// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE22F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C8,
// with speed grade 8, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "hsc")
  (DATE "08/30/2016 22:36:33")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.352:0.352:0.352) (0.438:0.438:0.438))
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.535:1.535:1.535) (1.414:1.414:1.414))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datad (0.246:0.246:0.246) (0.271:0.271:0.271))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.009:2.009:2.009) (1.888:1.888:1.888))
        (PORT datad (1.199:1.199:1.199) (1.132:1.132:1.132))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_pclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.19:2.19:2.19) (2.222:2.222:2.222))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_slcs_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.766:7.766:7.766) (8.111:8.111:8.111))
        (IOPATH i o (2.923:2.923:2.923) (3.043:3.043:3.043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_slwr_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.388:7.388:7.388) (7.94:7.94:7.94))
        (IOPATH i o (2.923:2.923:2.923) (3.043:3.043:3.043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_slrd_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.855:7.855:7.855) (8.19:8.19:8.19))
        (IOPATH i o (2.923:2.923:2.923) (3.043:3.043:3.043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_sloe_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.36:7.36:7.36) (7.864:7.864:7.864))
        (IOPATH i o (2.923:2.923:2.923) (3.043:3.043:3.043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_pktend_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.77:7.77:7.77) (8.092:8.092:8.092))
        (IOPATH i o (2.923:2.923:2.923) (3.043:3.043:3.043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_a\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.327:7.327:7.327) (8.072:8.072:8.072))
        (IOPATH i o (2.988:2.988:2.988) (3.106:3.106:3.106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_a\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7.064:7.064:7.064) (7.996:7.996:7.996))
        (IOPATH i o (2.843:2.843:2.843) (2.947:2.947:2.947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.424:1.424:1.424) (1.329:1.329:1.329))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.493:4.493:4.493) (4.006:4.006:4.006))
        (PORT oe (7.947:7.947:7.947) (7.194:7.194:7.194))
        (IOPATH i o (3.106:3.106:3.106) (2.988:2.988:2.988))
        (IOPATH oe o (3.115:3.115:3.115) (2.937:2.937:2.937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.276:4.276:4.276) (3.869:3.869:3.869))
        (PORT oe (7.947:7.947:7.947) (7.194:7.194:7.194))
        (IOPATH i o (3.106:3.106:3.106) (2.988:2.988:2.988))
        (IOPATH oe o (3.115:3.115:3.115) (2.937:2.937:2.937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.508:4.508:4.508) (4.125:4.125:4.125))
        (PORT oe (7.958:7.958:7.958) (7.205:7.205:7.205))
        (IOPATH i o (3.106:3.106:3.106) (2.988:2.988:2.988))
        (IOPATH oe o (3.115:3.115:3.115) (2.937:2.937:2.937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.348:2.348:2.348) (2.225:2.225:2.225))
        (PORT oe (5.895:5.895:5.895) (5.31:5.31:5.31))
        (IOPATH i o (5.169:5.169:5.169) (4.716:4.716:4.716))
        (IOPATH oe o (5.177:5.177:5.177) (4.661:4.661:4.661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.53:4.53:4.53) (4.096:4.096:4.096))
        (PORT oe (8.058:8.058:8.058) (7.318:7.318:7.318))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.375:4.375:4.375) (3.877:3.877:3.877))
        (PORT oe (7.957:7.957:7.957) (7.201:7.201:7.201))
        (IOPATH i o (3.106:3.106:3.106) (2.988:2.988:2.988))
        (IOPATH oe o (3.115:3.115:3.115) (2.937:2.937:2.937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.504:4.504:4.504) (4.01:4.01:4.01))
        (PORT oe (7.983:7.983:7.983) (7.209:7.209:7.209))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.3:4.3:4.3) (3.994:3.994:3.994))
        (PORT oe (8.058:8.058:8.058) (7.318:7.318:7.318))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.471:4.471:4.471) (3.971:3.971:3.971))
        (PORT oe (7.983:7.983:7.983) (7.209:7.209:7.209))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.524:4.524:4.524) (4.047:4.047:4.047))
        (PORT oe (7.983:7.983:7.983) (7.209:7.209:7.209))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.477:4.477:4.477) (3.997:3.997:3.997))
        (PORT oe (7.983:7.983:7.983) (7.209:7.209:7.209))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.57:4.57:4.57) (4.235:4.235:4.235))
        (PORT oe (7.949:7.949:7.949) (7.192:7.192:7.192))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.279:2.279:2.279) (2.066:2.066:2.066))
        (PORT oe (6.024:6.024:6.024) (5.493:5.493:5.493))
        (IOPATH i o (5.27:5.27:5.27) (4.8:4.8:4.8))
        (IOPATH oe o (5.307:5.307:5.307) (4.768:4.768:4.768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.637:4.637:4.637) (4.204:4.204:4.204))
        (PORT oe (8.021:8.021:8.021) (7.266:7.266:7.266))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.515:4.515:4.515) (4.154:4.154:4.154))
        (PORT oe (8.021:8.021:8.021) (7.266:7.266:7.266))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.539:4.539:4.539) (4.108:4.108:4.108))
        (PORT oe (8.076:8.076:8.076) (7.296:7.296:7.296))
        (IOPATH i o (2.947:2.947:2.947) (2.843:2.843:2.843))
        (IOPATH oe o (2.955:2.955:2.955) (2.802:2.802:2.802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.421:4.421:4.421) (4.069:4.069:4.069))
        (PORT oe (8.009:8.009:8.009) (7.271:7.271:7.271))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.243:2.243:2.243) (1.948:1.948:1.948))
        (PORT oe (5.987:5.987:5.987) (5.395:5.395:5.395))
        (IOPATH i o (5.27:5.27:5.27) (4.8:4.8:4.8))
        (IOPATH oe o (5.307:5.307:5.307) (4.768:4.768:4.768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.333:4.333:4.333) (3.977:3.977:3.977))
        (PORT oe (8.022:8.022:8.022) (7.297:7.297:7.297))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.404:4.404:4.404) (4.267:4.267:4.267))
        (PORT oe (7.949:7.949:7.949) (7.192:7.192:7.192))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.44:4.44:4.44) (4.029:4.029:4.029))
        (PORT oe (8.022:8.022:8.022) (7.297:7.297:7.297))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.411:4.411:4.411) (4.103:4.103:4.103))
        (PORT oe (8.102:8.102:8.102) (7.444:7.444:7.444))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.422:4.422:4.422) (3.986:3.986:3.986))
        (PORT oe (7.949:7.949:7.949) (7.192:7.192:7.192))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.416:4.416:4.416) (3.989:3.989:3.989))
        (PORT oe (8.022:8.022:8.022) (7.297:7.297:7.297))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.455:4.455:4.455) (4.095:4.095:4.095))
        (PORT oe (8.02:8.02:8.02) (7.243:7.243:7.243))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.456:4.456:4.456) (4.111:4.111:4.111))
        (PORT oe (8.101:8.101:8.101) (7.397:7.397:7.397))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.498:4.498:4.498) (4.114:4.114:4.114))
        (PORT oe (8.101:8.101:8.101) (7.397:7.397:7.397))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.419:4.419:4.419) (4.079:4.079:4.079))
        (PORT oe (7.972:7.972:7.972) (7.202:7.202:7.202))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.459:4.459:4.459) (4.054:4.054:4.054))
        (PORT oe (8.061:8.061:8.061) (7.317:7.317:7.317))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.637:4.637:4.637) (4.225:4.225:4.225))
        (PORT oe (8.007:8.007:8.007) (7.226:7.226:7.226))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.425:4.425:4.425) (4.277:4.277:4.277))
        (PORT oe (8.086:8.086:8.086) (7.343:7.343:7.343))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE fx3_db\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4.597:4.597:4.597) (4.119:4.119:4.119))
        (PORT oe (7.997:7.997:7.997) (7.219:7.219:7.219))
        (IOPATH i o (3.043:3.043:3.043) (2.923:2.923:2.923))
        (IOPATH oe o (3.077:3.077:3.077) (2.907:2.907:2.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3.323:3.323:3.323) (4.081:4.081:4.081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ext_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE ext_clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.19:0.19:0.19) (0.179:0.179:0.179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ext_rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE ext_rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.19:0.19:0.19) (0.179:0.179:0.179))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1_sys_ctrl\|rst_r1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.932:1.932:1.932) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.966:1.966:1.966) (1.94:1.94:1.94))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1_sys_ctrl\|rst_r2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1_sys_ctrl\|rst_r2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.932:1.932:1.932) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.966:1.966:1.966) (1.94:1.94:1.94))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u1_sys_ctrl\|rst_r2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.993:0.993:0.993) (0.965:0.965:0.965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (1.584:1.584:1.584) (1.584:1.584:1.584))
        (PORT inclk[0] (2.362:2.362:2.362) (2.362:2.362:2.362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[4\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.347:2.347:2.347) (2.313:2.313:2.313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.404:0.404:0.404) (0.501:0.501:0.501))
        (PORT datab (0.633:0.633:0.633) (0.663:0.663:0.663))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll_lock_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.753:1.753:1.753) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|locked)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.404:1.404:1.404) (1.593:1.593:1.593))
        (PORT datad (0.901:0.901:0.901) (0.893:0.893:0.893))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1_sys_ctrl\|sys_rst_nr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.934:1.934:1.934))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1_sys_ctrl\|sys_rst_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.603:1.603:1.603) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.629:0.629:0.629) (0.686:0.686:0.686))
        (PORT datab (0.633:0.633:0.633) (0.663:0.663:0.663))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.461:0.461:0.461))
        (PORT datab (0.633:0.633:0.633) (0.663:0.663:0.663))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.396:0.396:0.396) (0.483:0.483:0.483))
        (PORT datab (0.633:0.633:0.633) (0.662:0.662:0.662))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.64:0.64:0.64) (0.685:0.685:0.685))
        (PORT datab (0.632:0.632:0.632) (0.662:0.662:0.662))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.673:0.673:0.673))
        (PORT datab (0.632:0.632:0.632) (0.661:0.661:0.661))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.607:0.607:0.607) (0.641:0.641:0.641))
        (PORT datab (0.632:0.632:0.632) (0.661:0.661:0.661))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.645:0.645:0.645) (0.683:0.683:0.683))
        (PORT datab (0.631:0.631:0.631) (0.661:0.661:0.661))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.473:0.473:0.473))
        (PORT datab (0.631:0.631:0.631) (0.66:0.66:0.66))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.451:0.451:0.451))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.605:0.605:0.605) (0.638:0.638:0.638))
        (PORT datab (0.392:0.392:0.392) (0.475:0.475:0.475))
        (PORT datac (0.335:0.335:0.335) (0.424:0.424:0.424))
        (PORT datad (0.327:0.327:0.327) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_flaga\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_REST)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.881:0.881:0.881) (0.848:0.848:0.848))
        (PORT datab (0.411:0.411:0.411) (0.501:0.501:0.501))
        (PORT datac (0.536:0.536:0.536) (0.574:0.574:0.574))
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fxstate\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.646:0.646:0.646) (0.658:0.658:0.658))
        (PORT datab (0.401:0.401:0.401) (0.503:0.503:0.503))
        (PORT datac (0.353:0.353:0.353) (0.457:0.457:0.457))
        (PORT datad (0.898:0.898:0.898) (0.909:0.909:0.909))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_RSOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.284:3.284:3.284) (3.339:3.339:3.339))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.492:0.492:0.492) (0.47:0.47:0.47))
        (PORT datab (0.573:0.573:0.573) (0.603:0.603:0.603))
        (PORT datad (5.762:5.762:5.762) (5.783:5.783:5.783))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4.516:4.516:4.516) (4.695:4.695:4.695))
        (PORT datac (0.338:0.338:0.338) (0.428:0.428:0.428))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_dir\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.573:0.573:0.573) (0.603:0.603:0.603))
        (PORT datad (0.371:0.371:0.371) (0.459:0.459:0.459))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_dir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.461:1.461:1.461) (1.402:1.402:1.402))
        (PORT datab (0.764:0.764:0.764) (0.697:0.697:0.697))
        (PORT datad (0.89:0.89:0.89) (0.864:0.864:0.864))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_WRIT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.459:0.459:0.459))
        (PORT datab (0.359:0.359:0.359) (0.436:0.436:0.436))
        (PORT datac (0.574:0.574:0.574) (0.625:0.625:0.625))
        (PORT datad (0.353:0.353:0.353) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.295:0.295:0.295) (0.336:0.336:0.336))
        (PORT datab (1.301:1.301:1.301) (1.258:1.258:1.258))
        (PORT datac (0.339:0.339:0.339) (0.431:0.431:0.431))
        (PORT datad (0.259:0.259:0.259) (0.284:0.284:0.284))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fifo_rdreq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.988:0.988:0.988) (0.987:0.987:0.987))
        (PORT datab (0.699:0.699:0.699) (0.715:0.715:0.715))
        (PORT datac (0.586:0.586:0.586) (0.634:0.634:0.634))
        (PORT datad (0.922:0.922:0.922) (0.93:0.93:0.93))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.605:0.605:0.605))
        (PORT datab (0.688:0.688:0.688) (0.72:0.72:0.72))
        (PORT datac (1.216:1.216:1.216) (1.192:1.192:1.192))
        (PORT datad (0.608:0.608:0.608) (0.664:0.664:0.664))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.673:0.673:0.673))
        (PORT datab (0.393:0.393:0.393) (0.477:0.477:0.477))
        (PORT datac (0.336:0.336:0.336) (0.425:0.425:0.425))
        (PORT datad (0.345:0.345:0.345) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.277:0.277:0.277) (0.301:0.301:0.301))
        (PORT datac (0.539:0.539:0.539) (0.524:0.524:0.524))
        (PORT datad (0.61:0.61:0.61) (0.644:0.644:0.644))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.644:0.644:0.644) (0.701:0.701:0.701))
        (PORT datad (0.24:0.24:0.24) (0.259:0.259:0.259))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.304:3.304:3.304) (3.374:3.374:3.374))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.221:1.221:1.221) (1.198:1.198:1.198))
        (PORT datad (0.31:0.31:0.31) (0.386:0.386:0.386))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.403:0.403:0.403) (0.5:0.5:0.5))
        (PORT datab (0.375:0.375:0.375) (0.462:0.462:0.462))
        (PORT datac (0.255:0.255:0.255) (0.294:0.294:0.294))
        (PORT datad (0.252:0.252:0.252) (0.277:0.277:0.277))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.314:0.314:0.314))
        (PORT datab (0.649:0.649:0.649) (0.708:0.708:0.708))
        (PORT datad (0.522:0.522:0.522) (0.511:0.511:0.511))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.304:3.304:3.304) (3.374:3.374:3.374))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.56:0.56:0.56) (0.606:0.606:0.606))
        (PORT datab (0.648:0.648:0.648) (0.706:0.706:0.706))
        (PORT datac (1.217:1.217:1.217) (1.193:1.193:1.193))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.205:3.205:3.205) (3.257:3.257:3.257))
        (PORT ena (1.331:1.331:1.331) (1.273:1.273:1.273))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.403:0.403:0.403) (0.5:0.5:0.5))
        (PORT datab (0.375:0.375:0.375) (0.462:0.462:0.462))
        (PORT datac (0.255:0.255:0.255) (0.293:0.293:0.293))
        (PORT datad (0.253:0.253:0.253) (0.277:0.277:0.277))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.413:0.413:0.413) (0.503:0.503:0.503))
        (PORT datac (0.536:0.536:0.536) (0.573:0.573:0.573))
        (PORT datad (0.53:0.53:0.53) (0.552:0.552:0.552))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.46:1.46:1.46) (1.401:1.401:1.401))
        (PORT datac (0.331:0.331:0.331) (0.417:0.417:0.417))
        (PORT datad (0.24:0.24:0.24) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_WSOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|delaycnt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.588:0.588:0.588) (0.622:0.622:0.622))
        (PORT datab (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datad (0.901:0.901:0.901) (0.881:0.881:0.881))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|delaycnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.284:3.284:3.284) (3.339:3.339:3.339))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|delaycnt\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.913:0.913:0.913) (0.899:0.899:0.899))
        (PORT datad (0.37:0.37:0.37) (0.457:0.457:0.457))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|delaycnt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.588:0.588:0.588) (0.622:0.622:0.622))
        (PORT datab (0.394:0.394:0.394) (0.488:0.488:0.488))
        (PORT datad (0.492:0.492:0.492) (0.464:0.464:0.464))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|delaycnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.284:3.284:3.284) (3.339:3.339:3.339))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.398:0.398:0.398) (0.505:0.505:0.505))
        (PORT datab (0.394:0.394:0.394) (0.495:0.495:0.495))
        (PORT datac (0.544:0.544:0.544) (0.567:0.567:0.567))
        (PORT datad (0.901:0.901:0.901) (0.913:0.913:0.913))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_flagb\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.64:5.64:5.64) (5.689:5.689:5.689))
        (PORT datab (0.754:0.754:0.754) (0.687:0.687:0.687))
        (PORT datad (0.357:0.357:0.357) (0.431:0.431:0.431))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_READ)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.494:0.494:0.494) (0.473:0.473:0.473))
        (PORT datac (0.548:0.548:0.548) (0.569:0.569:0.569))
        (PORT datad (5.837:5.837:5.837) (5.852:5.852:5.852))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_RDLY)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|delaycnt\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.961:0.961:0.961) (0.96:0.96:0.96))
        (PORT datad (0.899:0.899:0.899) (0.878:0.878:0.878))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|delaycnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.284:3.284:3.284) (3.339:3.339:3.339))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.387:0.387:0.387) (0.48:0.48:0.48))
        (PORT datad (0.353:0.353:0.353) (0.443:0.443:0.443))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|delaycnt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.49:0.49:0.49) (0.477:0.477:0.477))
        (PORT datab (0.398:0.398:0.398) (0.5:0.5:0.5))
        (PORT datad (0.489:0.489:0.489) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|delaycnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.284:3.284:3.284) (3.339:3.339:3.339))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.383:0.383:0.383) (0.475:0.475:0.475))
        (PORT datac (0.354:0.354:0.354) (0.458:0.458:0.458))
        (PORT datad (0.356:0.356:0.356) (0.446:0.446:0.446))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.435:0.435:0.435))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.927:0.927:0.927) (0.938:0.938:0.938))
        (PORT datac (0.924:0.924:0.924) (0.918:0.918:0.918))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.494:1.494:1.494) (1.409:1.409:1.409))
        (PORT datab (0.873:0.873:0.873) (0.859:0.859:0.859))
        (PORT datac (0.575:0.575:0.575) (0.618:0.618:0.618))
        (PORT datad (0.581:0.581:0.581) (0.617:0.617:0.617))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|num\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|num\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT sclr (1.187:1.187:1.187) (1.229:1.229:1.229))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.919:0.919:0.919) (0.901:0.901:0.901))
        (PORT datab (0.667:0.667:0.667) (0.691:0.691:0.691))
        (PORT datac (0.619:0.619:0.619) (0.649:0.649:0.649))
        (PORT datad (0.575:0.575:0.575) (0.614:0.614:0.614))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.286:0.286:0.286) (0.317:0.317:0.317))
        (PORT datac (0.922:0.922:0.922) (0.916:0.916:0.916))
        (PORT datad (0.246:0.246:0.246) (0.272:0.272:0.272))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\[13\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.502:0.502:0.502))
        (PORT datab (0.277:0.277:0.277) (0.301:0.301:0.301))
        (PORT datac (0.761:0.761:0.761) (0.694:0.694:0.694))
        (PORT datad (0.896:0.896:0.896) (0.907:0.907:0.907))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.284:3.284:3.284) (3.339:3.339:3.339))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.218:1.218:1.218) (1.195:1.195:1.195))
        (PORT datad (0.31:0.31:0.31) (0.387:0.387:0.387))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.553:1.553:1.553) (1.463:1.463:1.463))
        (PORT datad (1.561:1.561:1.561) (1.478:1.478:1.478))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.676:5.676:5.676) (5.634:5.634:5.634))
        (PORT datad (1.595:1.595:1.595) (1.476:1.476:1.476))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.013:2.013:2.013) (2.02:2.02:2.02))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.436:0.436:0.436))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.449:0.449:0.449))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.481:0.481:0.481))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.363:2.363:2.363) (2.342:2.342:2.342))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (PORT ena (2.29:2.29:2.29) (2.126:2.126:2.126))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.436:0.436:0.436))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.593:1.593:1.593) (1.48:1.48:1.48))
        (PORT datad (6.033:6.033:6.033) (5.935:5.935:5.935))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.851:0.851:0.851) (0.806:0.806:0.806))
        (PORT datad (5.879:5.879:5.879) (5.856:5.856:5.856))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.008:3.008:3.008) (3.037:3.037:3.037))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.652:1.652:1.652) (1.556:1.556:1.556))
        (PORT datad (5.819:5.819:5.819) (5.856:5.856:5.856))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.831:5.831:5.831) (5.764:5.764:5.764))
        (PORT datad (1.604:1.604:1.604) (1.477:1.477:1.477))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.655:1.655:1.655) (1.559:1.559:1.559))
        (PORT datad (5.695:5.695:5.695) (5.695:5.695:5.695))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.638:1.638:1.638) (1.527:1.527:1.527))
        (PORT datad (5.815:5.815:5.815) (5.73:5.73:5.73))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.013:2.013:2.013) (2.02:2.02:2.02))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.851:0.851:0.851) (0.806:0.806:0.806))
        (PORT datad (6.034:6.034:6.034) (6.106:6.106:6.106))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.008:3.008:3.008) (3.037:3.037:3.037))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.596:5.596:5.596) (5.569:5.569:5.569))
        (PORT datad (1.611:1.611:1.611) (1.507:1.507:1.507))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.973:0.973:0.973) (0.966:0.966:0.966))
        (PORT d[1] (1.346:1.346:1.346) (1.295:1.295:1.295))
        (PORT d[2] (1.336:1.336:1.336) (1.292:1.292:1.292))
        (PORT d[3] (0.957:0.957:0.957) (0.953:0.953:0.953))
        (PORT d[4] (1.357:1.357:1.357) (1.331:1.331:1.331))
        (PORT d[5] (0.991:0.991:0.991) (0.96:0.96:0.96))
        (PORT d[6] (0.95:0.95:0.95) (0.944:0.944:0.944))
        (PORT d[7] (1.724:1.724:1.724) (1.638:1.638:1.638))
        (PORT d[8] (0.973:0.973:0.973) (0.959:0.959:0.959))
        (PORT clk (2.342:2.342:2.342) (2.372:2.372:2.372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.026:2.026:2.026) (1.883:1.883:1.883))
        (PORT d[1] (1.34:1.34:1.34) (1.281:1.281:1.281))
        (PORT d[2] (1.794:1.794:1.794) (1.693:1.693:1.693))
        (PORT d[3] (1.805:1.805:1.805) (1.717:1.717:1.717))
        (PORT d[4] (1.765:1.765:1.765) (1.686:1.686:1.686))
        (PORT d[5] (1.767:1.767:1.767) (1.682:1.682:1.682))
        (PORT d[6] (1.354:1.354:1.354) (1.315:1.315:1.315))
        (PORT d[7] (2.044:2.044:2.044) (1.899:1.899:1.899))
        (PORT d[8] (1.414:1.414:1.414) (1.367:1.367:1.367))
        (PORT d[9] (1.349:1.349:1.349) (1.321:1.321:1.321))
        (PORT clk (2.338:2.338:2.338) (2.367:2.367:2.367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.949:1.949:1.949) (1.738:1.738:1.738))
        (PORT clk (2.338:2.338:2.338) (2.367:2.367:2.367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.342:2.342:2.342) (2.372:2.372:2.372))
        (PORT d[0] (2.656:2.656:2.656) (2.452:2.452:2.452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.343:2.343:2.343) (2.373:2.373:2.373))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.343:2.343:2.343) (2.373:2.373:2.373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.343:2.343:2.343) (2.373:2.373:2.373))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.343:2.343:2.343) (2.373:2.373:2.373))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.396:1.396:1.396) (1.366:1.366:1.366))
        (PORT d[1] (1.752:1.752:1.752) (1.66:1.66:1.66))
        (PORT d[2] (1.806:1.806:1.806) (1.735:1.735:1.735))
        (PORT d[3] (1.344:1.344:1.344) (1.269:1.269:1.269))
        (PORT d[4] (1.617:1.617:1.617) (1.523:1.523:1.523))
        (PORT d[5] (1.034:1.034:1.034) (1.026:1.026:1.026))
        (PORT d[6] (1.725:1.725:1.725) (1.652:1.652:1.652))
        (PORT d[7] (1.653:1.653:1.653) (1.571:1.571:1.571))
        (PORT d[8] (1.788:1.788:1.788) (1.708:1.708:1.708))
        (PORT d[9] (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT clk (2.292:2.292:2.292) (2.281:2.281:2.281))
        (PORT ena (2.71:2.71:2.71) (2.517:2.517:2.517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.292:2.292:2.292) (2.281:2.281:2.281))
        (PORT d[0] (2.71:2.71:2.71) (2.517:2.517:2.517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.293:2.293:2.293) (2.282:2.282:2.282))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.293:2.293:2.293) (2.282:2.282:2.282))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.293:2.293:2.293) (2.282:2.282:2.282))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.654:1.654:1.654) (1.558:1.558:1.558))
        (PORT datac (5.74:5.74:5.74) (5.784:5.784:5.784))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.637:1.637:1.637) (1.527:1.527:1.527))
        (PORT datad (5.864:5.864:5.864) (5.931:5.931:5.931))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.013:2.013:2.013) (2.02:2.02:2.02))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.727:5.727:5.727) (5.723:5.723:5.723))
        (PORT datad (1.611:1.611:1.611) (1.507:1.507:1.507))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.899:5.899:5.899) (6.098:6.098:6.098))
        (PORT datad (1.166:1.166:1.166) (1.077:1.077:1.077))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.905:2.905:2.905) (2.963:2.963:2.963))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.82:5.82:5.82) (5.858:5.858:5.858))
        (PORT datad (1.164:1.164:1.164) (1.075:1.075:1.075))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.905:2.905:2.905) (2.963:2.963:2.963))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.894:5.894:5.894) (5.871:5.871:5.871))
        (PORT datad (1.568:1.568:1.568) (1.435:1.435:1.435))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.155:1.155:1.155) (1.072:1.072:1.072))
        (PORT datad (5.774:5.774:5.774) (5.697:5.697:5.697))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.314:2.314:2.314) (2.336:2.336:2.336))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.861:0.861:0.861) (0.805:0.805:0.805))
        (PORT datad (5.819:5.819:5.819) (5.82:5.82:5.82))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.306:3.306:3.306) (3.356:3.356:3.356))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.85:0.85:0.85) (0.804:0.804:0.804))
        (PORT datad (5.941:5.941:5.941) (6.009:6.009:6.009))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.008:3.008:3.008) (3.037:3.037:3.037))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.428:1.428:1.428) (1.377:1.377:1.377))
        (PORT d[1] (2.192:2.192:2.192) (2.1:2.1:2.1))
        (PORT d[2] (1.335:1.335:1.335) (1.299:1.299:1.299))
        (PORT d[3] (1.224:1.224:1.224) (1.159:1.159:1.159))
        (PORT d[4] (0.953:0.953:0.953) (0.923:0.923:0.923))
        (PORT d[5] (0.995:0.995:0.995) (0.975:0.975:0.975))
        (PORT d[6] (1.57:1.57:1.57) (1.489:1.489:1.489))
        (PORT d[7] (1.293:1.293:1.293) (1.228:1.228:1.228))
        (PORT d[8] (1.384:1.384:1.384) (1.336:1.336:1.336))
        (PORT clk (2.332:2.332:2.332) (2.357:2.357:2.357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.007:2.007:2.007) (1.863:1.863:1.863))
        (PORT d[1] (1.295:1.295:1.295) (1.229:1.229:1.229))
        (PORT d[2] (2.176:2.176:2.176) (2.04:2.04:2.04))
        (PORT d[3] (2.129:2.129:2.129) (2.017:2.017:2.017))
        (PORT d[4] (1.707:1.707:1.707) (1.63:1.63:1.63))
        (PORT d[5] (1.302:1.302:1.302) (1.256:1.256:1.256))
        (PORT d[6] (1.627:1.627:1.627) (1.526:1.526:1.526))
        (PORT d[7] (1.314:1.314:1.314) (1.264:1.264:1.264))
        (PORT d[8] (2.171:2.171:2.171) (2.058:2.058:2.058))
        (PORT d[9] (1.738:1.738:1.738) (1.683:1.683:1.683))
        (PORT clk (2.328:2.328:2.328) (2.352:2.352:2.352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.71:2.71:2.71) (2.431:2.431:2.431))
        (PORT clk (2.328:2.328:2.328) (2.352:2.352:2.352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.332:2.332:2.332) (2.357:2.357:2.357))
        (PORT d[0] (3.065:3.065:3.065) (2.822:2.822:2.822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.358:2.358:2.358))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.358:2.358:2.358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.358:2.358:2.358))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.358:2.358:2.358))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.371:1.371:1.371) (1.315:1.315:1.315))
        (PORT d[1] (1.356:1.356:1.356) (1.293:1.293:1.293))
        (PORT d[2] (0.943:0.943:0.943) (0.931:0.931:0.931))
        (PORT d[3] (1.969:1.969:1.969) (1.83:1.83:1.83))
        (PORT d[4] (1.597:1.597:1.597) (1.48:1.48:1.48))
        (PORT d[5] (1.439:1.439:1.439) (1.408:1.408:1.408))
        (PORT d[6] (1.387:1.387:1.387) (1.334:1.334:1.334))
        (PORT d[7] (0.977:0.977:0.977) (0.967:0.967:0.967))
        (PORT d[8] (1.328:1.328:1.328) (1.281:1.281:1.281))
        (PORT d[9] (1.743:1.743:1.743) (1.654:1.654:1.654))
        (PORT clk (2.282:2.282:2.282) (2.266:2.266:2.266))
        (PORT ena (2.284:2.284:2.284) (2.127:2.127:2.127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.266:2.266:2.266))
        (PORT d[0] (2.284:2.284:2.284) (2.127:2.127:2.127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.251:1.251:1.251) (1.154:1.154:1.154))
        (PORT datac (5.989:5.989:5.989) (6.106:6.106:6.106))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.649:2.649:2.649) (2.643:2.643:2.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.498:1.498:1.498) (1.368:1.368:1.368))
        (PORT datad (6.006:6.006:6.006) (6.083:6.083:6.083))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.905:2.905:2.905) (2.963:2.963:2.963))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.852:5.852:5.852) (5.801:5.801:5.801))
        (PORT datac (1.553:1.553:1.553) (1.443:1.443:1.443))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.924:5.924:5.924) (5.934:5.934:5.934))
        (PORT datad (1.595:1.595:1.595) (1.475:1.475:1.475))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.013:2.013:2.013) (2.02:2.02:2.02))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.656:1.656:1.656) (1.561:1.561:1.561))
        (PORT datad (5.83:5.83:5.83) (5.823:5.823:5.823))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.551:1.551:1.551) (1.441:1.441:1.441))
        (PORT datad (5.967:5.967:5.967) (6.09:6.09:6.09))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.554:5.554:5.554) (5.666:5.666:5.666))
        (PORT datad (1.115:1.115:1.115) (1.029:1.029:1.029))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.314:2.314:2.314) (2.336:2.336:2.336))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.895:5.895:5.895) (5.936:5.936:5.936))
        (PORT datad (1.61:1.61:1.61) (1.506:1.506:1.506))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.684:1.684:1.684) (1.643:1.643:1.643))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.896:5.896:5.896) (5.974:5.974:5.974))
        (PORT datad (1.604:1.604:1.604) (1.477:1.477:1.477))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.148:2.148:2.148) (2.15:2.15:2.15))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.301:1.301:1.301) (1.238:1.238:1.238))
        (PORT d[1] (1.658:1.658:1.658) (1.566:1.566:1.566))
        (PORT d[2] (0.96:0.96:0.96) (0.932:0.932:0.932))
        (PORT d[3] (1.38:1.38:1.38) (1.332:1.332:1.332))
        (PORT d[4] (1.375:1.375:1.375) (1.339:1.339:1.339))
        (PORT d[5] (1.322:1.322:1.322) (1.26:1.26:1.26))
        (PORT d[6] (1.747:1.747:1.747) (1.649:1.649:1.649))
        (PORT d[7] (1.705:1.705:1.705) (1.65:1.65:1.65))
        (PORT d[8] (1.349:1.349:1.349) (1.295:1.295:1.295))
        (PORT clk (2.332:2.332:2.332) (2.358:2.358:2.358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.695:1.695:1.695) (1.574:1.574:1.574))
        (PORT d[1] (1.718:1.718:1.718) (1.639:1.639:1.639))
        (PORT d[2] (1.348:1.348:1.348) (1.29:1.29:1.29))
        (PORT d[3] (2.176:2.176:2.176) (2.06:2.06:2.06))
        (PORT d[4] (1.685:1.685:1.685) (1.581:1.581:1.581))
        (PORT d[5] (1.307:1.307:1.307) (1.261:1.261:1.261))
        (PORT d[6] (1.65:1.65:1.65) (1.549:1.549:1.549))
        (PORT d[7] (1.319:1.319:1.319) (1.269:1.269:1.269))
        (PORT d[8] (1.801:1.801:1.801) (1.719:1.719:1.719))
        (PORT d[9] (1.369:1.369:1.369) (1.318:1.318:1.318))
        (PORT clk (2.328:2.328:2.328) (2.353:2.353:2.353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.313:2.313:2.313) (2.08:2.08:2.08))
        (PORT clk (2.328:2.328:2.328) (2.353:2.353:2.353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.332:2.332:2.332) (2.358:2.358:2.358))
        (PORT d[0] (3.311:3.311:3.311) (3.02:3.02:3.02))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.359:2.359:2.359))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.359:2.359:2.359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.359:2.359:2.359))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.333:2.333:2.333) (2.359:2.359:2.359))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.676:1.676:1.676) (1.59:1.59:1.59))
        (PORT d[1] (1.324:1.324:1.324) (1.274:1.274:1.274))
        (PORT d[2] (0.946:0.946:0.946) (0.935:0.935:0.935))
        (PORT d[3] (1.97:1.97:1.97) (1.831:1.831:1.831))
        (PORT d[4] (1.557:1.557:1.557) (1.452:1.452:1.452))
        (PORT d[5] (1.679:1.679:1.679) (1.604:1.604:1.604))
        (PORT d[6] (1.384:1.384:1.384) (1.339:1.339:1.339))
        (PORT d[7] (1.221:1.221:1.221) (1.167:1.167:1.167))
        (PORT d[8] (2.169:2.169:2.169) (2.068:2.068:2.068))
        (PORT d[9] (1.713:1.713:1.713) (1.625:1.625:1.625))
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (PORT ena (2.251:2.251:2.251) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (PORT d[0] (2.251:2.251:2.251) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.848:0.848:0.848) (0.802:0.802:0.802))
        (PORT datad (5.883:5.883:5.883) (5.945:5.945:5.945))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.008:3.008:3.008) (3.037:3.037:3.037))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.92:5.92:5.92) (5.949:5.949:5.949))
        (PORT datad (1.568:1.568:1.568) (1.435:1.435:1.435))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.539:2.539:2.539) (2.557:2.557:2.557))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.498:1.498:1.498) (1.368:1.368:1.368))
        (PORT datad (5.996:5.996:5.996) (6.291:6.291:6.291))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.905:2.905:2.905) (2.963:2.963:2.963))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.851:0.851:0.851) (0.806:0.806:0.806))
        (PORT datad (5.967:5.967:5.967) (6.038:6.038:6.038))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.008:3.008:3.008) (3.037:3.037:3.037))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_db\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_rdb\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.637:1.637:1.637) (1.526:1.526:1.526))
        (PORT datad (5.952:5.952:5.952) (5.877:5.877:5.877))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_rdb\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.013:2.013:2.013) (2.02:2.02:2.02))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.324:1.324:1.324) (1.284:1.284:1.284))
        (PORT d[1] (1.018:1.018:1.018) (0.994:0.994:0.994))
        (PORT d[2] (1.324:1.324:1.324) (1.275:1.275:1.275))
        (PORT d[3] (1.005:1.005:1.005) (1.001:1.001:1.001))
        (PORT d[4] (1.392:1.392:1.392) (1.349:1.349:1.349))
        (PORT clk (2.331:2.331:2.331) (2.357:2.357:2.357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.02:2.02:2.02) (1.877:1.877:1.877))
        (PORT d[1] (2.1:2.1:2.1) (1.994:1.994:1.994))
        (PORT d[2] (2.499:2.499:2.499) (2.326:2.326:2.326))
        (PORT d[3] (2.158:2.158:2.158) (2.04:2.04:2.04))
        (PORT d[4] (1.76:1.76:1.76) (1.68:1.68:1.68))
        (PORT d[5] (1.755:1.755:1.755) (1.668:1.668:1.668))
        (PORT d[6] (1.299:1.299:1.299) (1.245:1.245:1.245))
        (PORT d[7] (2.032:2.032:2.032) (1.885:1.885:1.885))
        (PORT d[8] (1.755:1.755:1.755) (1.672:1.672:1.672))
        (PORT d[9] (2.122:2.122:2.122) (1.982:1.982:1.982))
        (PORT clk (2.327:2.327:2.327) (2.352:2.352:2.352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.971:1.971:1.971) (1.783:1.783:1.783))
        (PORT clk (2.327:2.327:2.327) (2.352:2.352:2.352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.331:2.331:2.331) (2.357:2.357:2.357))
        (PORT d[0] (2.677:2.677:2.677) (2.496:2.496:2.496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.332:2.332:2.332) (2.358:2.358:2.358))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.332:2.332:2.332) (2.358:2.358:2.358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.332:2.332:2.332) (2.358:2.358:2.358))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.332:2.332:2.332) (2.358:2.358:2.358))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1:1:1) (0.986:0.986:0.986))
        (PORT d[1] (1.393:1.393:1.393) (1.347:1.347:1.347))
        (PORT d[2] (0.984:0.984:0.984) (0.988:0.988:0.988))
        (PORT d[3] (1.542:1.542:1.542) (1.44:1.44:1.44))
        (PORT d[4] (1.285:1.285:1.285) (1.233:1.233:1.233))
        (PORT d[5] (1.392:1.392:1.392) (1.364:1.364:1.364))
        (PORT d[6] (1.688:1.688:1.688) (1.618:1.618:1.618))
        (PORT d[7] (1.607:1.607:1.607) (1.503:1.503:1.503))
        (PORT d[8] (1.063:1.063:1.063) (1.055:1.055:1.055))
        (PORT d[9] (1.72:1.72:1.72) (1.644:1.644:1.644))
        (PORT clk (2.281:2.281:2.281) (2.266:2.266:2.266))
        (PORT ena (1.91:1.91:1.91) (1.813:1.813:1.813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.266:2.266:2.266))
        (PORT d[0] (1.91:1.91:1.91) (1.813:1.813:1.813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u3_usb_controller\|loopback_fifo_inst\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl_e_fx3_pclk.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.365:0.365:0.365) (0.335:0.335:0.335))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.2:0.2:0.2) (0.2:0.2:0.2))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.122:0.122:0.122))
      (HOLD d (posedge clk) (0.101:0.101:0.101))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl_e_fx3_pclk.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.342:0.342:0.342) (0.319:0.319:0.319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.122:0.122:0.122))
      (HOLD d (posedge clk) (0.101:0.101:0.101))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.396:0.396:0.396) (0.503:0.503:0.503))
        (PORT datab (0.395:0.395:0.395) (0.488:0.488:0.488))
        (PORT datac (0.352:0.352:0.352) (0.456:0.456:0.456))
        (PORT datad (0.345:0.345:0.345) (0.435:0.435:0.435))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slcs_n\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.928:0.928:0.928) (0.94:0.94:0.94))
        (PORT datac (0.915:0.915:0.915) (0.918:0.918:0.918))
        (PORT datad (0.762:0.762:0.762) (0.711:0.711:0.711))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.288:0.288:0.288) (0.323:0.323:0.323))
        (PORT datab (0.284:0.284:0.284) (0.316:0.316:0.316))
        (PORT datac (1.476:1.476:1.476) (1.428:1.428:1.428))
        (PORT datad (0.579:0.579:0.579) (0.613:0.613:0.613))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slcs_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.596:0.596:0.596))
        (PORT datac (0.832:0.832:0.832) (0.827:0.827:0.827))
        (PORT datad (0.876:0.876:0.876) (0.829:0.829:0.829))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slcs_n\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.917:0.917:0.917) (0.932:0.932:0.932))
        (PORT datab (0.516:0.516:0.516) (0.512:0.512:0.512))
        (PORT datac (0.262:0.262:0.262) (0.288:0.288:0.288))
        (PORT datad (0.942:0.942:0.942) (0.931:0.931:0.931))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.386:0.386:0.386) (0.478:0.478:0.478))
        (PORT datac (0.353:0.353:0.353) (0.456:0.456:0.456))
        (PORT datad (0.352:0.352:0.352) (0.441:0.441:0.441))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.927:0.927:0.927) (0.909:0.909:0.909))
        (PORT datab (1.199:1.199:1.199) (1.172:1.172:1.172))
        (PORT datac (0.916:0.916:0.916) (0.92:0.92:0.92))
        (PORT datad (0.787:0.787:0.787) (0.728:0.728:0.728))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.964:0.964:0.964) (0.953:0.953:0.953))
        (PORT datad (0.938:0.938:0.938) (0.919:0.919:0.919))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.965:0.965:0.965) (0.973:0.973:0.973))
        (PORT datab (0.286:0.286:0.286) (0.318:0.318:0.318))
        (PORT datac (0.237:0.237:0.237) (0.263:0.263:0.263))
        (PORT datad (0.763:0.763:0.763) (0.711:0.711:0.711))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.965:0.965:0.965) (0.955:0.955:0.955))
        (PORT datad (0.938:0.938:0.938) (0.918:0.918:0.918))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.306:0.306:0.306) (0.337:0.337:0.337))
        (PORT datab (0.925:0.925:0.925) (0.936:0.936:0.936))
        (PORT datac (0.923:0.923:0.923) (0.928:0.928:0.928))
        (PORT datad (0.274:0.274:0.274) (0.295:0.295:0.295))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.256:1.256:1.256) (1.145:1.145:1.145))
        (PORT datab (0.287:0.287:0.287) (0.319:0.319:0.319))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.263:0.263:0.263) (0.28:0.28:0.28))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_slcs_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT ena (1.33:1.33:1.33) (1.272:1.272:1.272))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slwr_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.596:0.596:0.596))
        (PORT datab (0.603:0.603:0.603) (0.575:0.575:0.575))
        (PORT datac (0.842:0.842:0.842) (0.832:0.832:0.832))
        (PORT datad (0.877:0.877:0.877) (0.829:0.829:0.829))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_slwr_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT ena (1.33:1.33:1.33) (1.272:1.272:1.272))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slrd_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.874:0.874:0.874) (0.885:0.885:0.885))
        (PORT datad (0.943:0.943:0.943) (0.933:0.933:0.933))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_slrd_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT ena (1.33:1.33:1.33) (1.272:1.272:1.272))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.012:1.012:1.012) (0.99:0.99:0.99))
        (PORT datab (0.78:0.78:0.78) (0.734:0.734:0.734))
        (PORT datac (0.874:0.874:0.874) (0.885:0.885:0.885))
        (PORT datad (0.859:0.859:0.859) (0.854:0.854:0.854))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_sloe_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT ena (1.33:1.33:1.33) (1.272:1.272:1.272))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_pktend_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.584:0.584:0.584))
        (PORT datad (0.877:0.877:0.877) (0.829:0.829:0.829))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_pktend_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.472:3.472:3.472) (3.518:3.518:3.518))
        (PORT ena (1.33:1.33:1.33) (1.272:1.272:1.272))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.382:0.382:0.382) (0.475:0.475:0.475))
        (PORT datab (0.917:0.917:0.917) (0.904:0.904:0.904))
        (PORT datac (0.544:0.544:0.544) (0.564:0.564:0.564))
        (PORT datad (0.356:0.356:0.356) (0.431:0.431:0.431))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.454:0.454:0.454))
        (PORT datac (0.335:0.335:0.335) (0.425:0.425:0.425))
        (PORT datad (0.241:0.241:0.241) (0.26:0.26:0.26))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.239:0.239:0.239) (0.266:0.266:0.266))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.855:0.855:0.855) (0.785:0.785:0.785))
        (PORT datab (0.924:0.924:0.924) (0.935:0.935:0.935))
        (PORT datac (0.923:0.923:0.923) (0.928:0.928:0.928))
        (PORT datad (0.867:0.867:0.867) (0.863:0.863:0.863))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.885:0.885:0.885) (0.899:0.899:0.899))
        (PORT datad (1.14:1.14:1.14) (1.124:1.124:1.124))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.599:0.599:0.599))
        (PORT datab (0.28:0.28:0.28) (0.306:0.306:0.306))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.272:0.272:0.272) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (PORT ena (1.609:1.609:1.609) (1.497:1.497:1.497))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u3_usb_controller\|fx3_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.989:2.989:2.989) (3.013:3.013:3.013))
        (PORT ena (1.609:1.609:1.609) (1.497:1.497:1.497))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.348:2.348:2.348) (2.313:2.313:2.313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[0\]\~69)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.417:0.417:0.417))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.263:3.263:3.263) (3.306:3.306:3.306))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.408:0.408:0.408))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.41:0.41:0.41))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[20\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[21\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[22\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u2_led_controller\|cnt\[23\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.449:0.449:0.449))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u2_led_controller\|cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (3.887:3.887:3.887) (3.995:3.995:3.995))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.686:0.686:0.686) (0.732:0.732:0.732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.686:0.686:0.686) (0.732:0.732:0.732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.686:0.686:0.686) (0.732:0.732:0.732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.651:1.651:1.651) (1.852:1.852:1.852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.637:0.637:0.637) (0.649:0.649:0.649))
        (PORT datac (2.388:2.388:2.388) (2.668:2.668:2.668))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.247:0.247:0.247) (0.272:0.272:0.272))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.49:2.49:2.49) (2.755:2.755:2.755))
        (PORT datad (0.571:0.571:0.571) (0.589:0.589:0.589))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.436:0.436:0.436))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (3.092:3.092:3.092) (3.397:3.397:3.397))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (PORT datad (2.441:2.441:2.441) (2.692:2.692:2.692))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.424:0.424:0.424))
        (PORT datad (0.307:0.307:0.307) (0.381:0.381:0.381))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (3.092:3.092:3.092) (3.397:3.397:3.397))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.497:2.497:2.497) (2.761:2.761:2.761))
        (PORT datac (0.304:0.304:0.304) (0.389:0.389:0.389))
        (PORT datad (0.324:0.324:0.324) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.5:2.5:2.5) (2.763:2.763:2.763))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.301:0.301:0.301) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.17:2.17:2.17) (2.409:2.409:2.409))
        (PORT datac (1.545:1.545:1.545) (1.534:1.534:1.534))
        (PORT datad (0.332:0.332:0.332) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (2.784:2.784:2.784) (3.088:3.088:3.088))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.17:2.17:2.17) (2.41:2.41:2.41))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.169:2.169:2.169) (2.409:2.409:2.409))
        (PORT datab (0.353:0.353:0.353) (0.439:0.439:0.439))
        (PORT datac (0.311:0.311:0.311) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.427:2.427:2.427) (2.711:2.711:2.711))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (3.338:3.338:3.338) (3.105:3.105:3.105))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (3.338:3.338:3.338) (3.105:3.105:3.105))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.453:0.453:0.453))
        (PORT datab (2.426:2.426:2.426) (2.71:2.71:2.71))
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.45:0.45:0.45))
        (PORT datab (1.002:1.002:1.002) (0.99:0.99:0.99))
        (PORT datad (0.54:0.54:0.54) (0.56:0.56:0.56))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (3.092:3.092:3.092) (3.397:3.397:3.397))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.448:0.448:0.448))
        (PORT datab (0.364:0.364:0.364) (0.441:0.441:0.441))
        (PORT datac (0.953:0.953:0.953) (0.955:0.955:0.955))
        (PORT datad (2.44:2.44:2.44) (2.691:2.691:2.691))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.636:0.636:0.636) (0.647:0.647:0.647))
        (PORT datac (2.391:2.391:2.391) (2.67:2.67:2.67))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.595:1.595:1.595) (1.57:1.57:1.57))
        (PORT datad (0.313:0.313:0.313) (0.397:0.397:0.397))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (2.784:2.784:2.784) (3.088:3.088:3.088))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.984:0.984:0.984) (0.989:0.989:0.989))
        (PORT datab (2.008:2.008:2.008) (2.015:2.015:2.015))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.572:2.572:2.572) (2.647:2.647:2.647))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.395:0.395:0.395))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.573:0.573:0.573) (0.605:0.605:0.605))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.532:0.532:0.532) (0.554:0.554:0.554))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.306:0.306:0.306) (0.389:0.389:0.389))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.436:0.436:0.436))
        (PORT datab (0.344:0.344:0.344) (0.423:0.423:0.423))
        (PORT datac (0.301:0.301:0.301) (0.384:0.384:0.384))
        (PORT datad (0.308:0.308:0.308) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.703:1.703:1.703) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.327:0.327:0.327))
        (PORT datab (0.355:0.355:0.355) (0.442:0.442:0.442))
        (PORT datac (0.248:0.248:0.248) (0.279:0.279:0.279))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.612:1.612:1.612) (1.501:1.501:1.501))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.171:2.171:2.171) (2.411:2.411:2.411))
        (PORT datab (0.352:0.352:0.352) (0.438:0.438:0.438))
        (PORT datac (0.311:0.311:0.311) (0.4:0.4:0.4))
        (PORT datad (1.628:1.628:1.628) (1.541:1.541:1.541))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.404:0.404:0.404) (0.508:0.508:0.508))
        (PORT datad (0.857:0.857:0.857) (0.79:0.79:0.79))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (1.365:1.365:1.365) (1.343:1.343:1.343))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (1.344:1.344:1.344) (1.313:1.313:1.313))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.831:1.831:1.831) (1.812:1.812:1.812))
        (PORT datac (0.597:0.597:0.597) (0.633:0.633:0.633))
        (PORT datad (0.592:0.592:0.592) (0.636:0.636:0.636))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.464:0.464:0.464))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.36:0.36:0.36) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.826:0.826:0.826) (0.763:0.763:0.763))
        (PORT datab (1.611:1.611:1.611) (1.55:1.55:1.55))
        (PORT datac (0.613:0.613:0.613) (0.645:0.645:0.645))
        (PORT datad (1.789:1.789:1.789) (1.759:1.759:1.759))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.572:1.572:1.572) (1.515:1.515:1.515))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.831:1.831:1.831) (1.813:1.813:1.813))
        (PORT datab (0.647:0.647:0.647) (0.671:0.671:0.671))
        (PORT datad (0.341:0.341:0.341) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.572:1.572:1.572) (1.515:1.515:1.515))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.961:0.961:0.961) (0.934:0.934:0.934))
        (PORT datab (0.387:0.387:0.387) (0.481:0.481:0.481))
        (PORT datad (0.915:0.915:0.915) (0.894:0.894:0.894))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.925:0.925:0.925) (0.847:0.847:0.847))
        (PORT datab (0.407:0.407:0.407) (0.512:0.512:0.512))
        (PORT datad (0.486:0.486:0.486) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.607:1.607:1.607) (1.576:1.576:1.576))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.984:0.984:0.984))
        (PORT datac (0.3:0.3:0.3) (0.382:0.382:0.382))
        (PORT datad (1.792:1.792:1.792) (1.751:1.751:1.751))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.374:0.374:0.374) (0.465:0.465:0.465))
        (PORT datab (0.402:0.402:0.402) (0.506:0.506:0.506))
        (PORT datac (0.238:0.238:0.238) (0.265:0.265:0.265))
        (PORT datad (1.793:1.793:1.793) (1.752:1.752:1.752))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.563:0.563:0.563) (0.586:0.586:0.586))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.376:0.376:0.376))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.869:1.869:1.869) (1.864:1.864:1.864))
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (PORT datad (0.568:0.568:0.568) (0.584:0.584:0.584))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.401:1.401:1.401) (1.353:1.353:1.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.869:1.869:1.869) (1.864:1.864:1.864))
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (PORT datad (0.306:0.306:0.306) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.401:1.401:1.401) (1.353:1.353:1.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (1.023:1.023:1.023) (1.067:1.067:1.067))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.831:1.831:1.831) (1.813:1.813:1.813))
        (PORT datab (0.667:0.667:0.667) (0.685:0.685:0.685))
        (PORT datad (0.553:0.553:0.553) (0.592:0.592:0.592))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.572:1.572:1.572) (1.515:1.515:1.515))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.602:0.602:0.602) (0.658:0.658:0.658))
        (PORT datac (0.323:0.323:0.323) (0.402:0.402:0.402))
        (PORT datad (1.825:1.825:1.825) (1.811:1.811:1.811))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.401:1.401:1.401) (1.353:1.353:1.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.869:1.869:1.869) (1.864:1.864:1.864))
        (PORT datac (0.324:0.324:0.324) (0.402:0.402:0.402))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.401:1.401:1.401) (1.353:1.353:1.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.869:1.869:1.869) (1.864:1.864:1.864))
        (PORT datac (0.323:0.323:0.323) (0.402:0.402:0.402))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.401:1.401:1.401) (1.353:1.353:1.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.868:1.868:1.868) (1.863:1.863:1.863))
        (PORT datab (0.592:0.592:0.592) (0.641:0.641:0.641))
        (PORT datac (0.295:0.295:0.295) (0.374:0.374:0.374))
        (PORT datad (0.461:0.461:0.461) (0.435:0.435:0.435))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.313:0.313:0.313))
        (PORT datab (1.307:1.307:1.307) (1.26:1.26:1.26))
        (PORT datad (0.483:0.483:0.483) (0.45:0.45:0.45))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.607:1.607:1.607) (1.576:1.576:1.576))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (0.81:0.81:0.81) (0.9:0.9:0.9))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.254:1.254:1.254) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.633:0.633:0.633) (0.646:0.646:0.646))
        (PORT datac (0.322:0.322:0.322) (0.401:0.401:0.401))
        (PORT datad (1.825:1.825:1.825) (1.811:1.811:1.811))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.606:1.606:1.606) (1.569:1.569:1.569))
        (PORT ena (1.401:1.401:1.401) (1.353:1.353:1.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.636:0.636:0.636))
        (PORT datab (0.387:0.387:0.387) (0.481:0.481:0.481))
        (PORT datac (0.898:0.898:0.898) (0.885:0.885:0.885))
        (PORT datad (0.916:0.916:0.916) (0.895:0.895:0.895))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.926:0.926:0.926) (0.848:0.848:0.848))
        (PORT datab (0.407:0.407:0.407) (0.512:0.512:0.512))
        (PORT datad (0.485:0.485:0.485) (0.453:0.453:0.453))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.607:1.607:1.607) (1.576:1.576:1.576))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.611:0.611:0.611) (0.634:0.634:0.634))
        (PORT datab (0.386:0.386:0.386) (0.48:0.48:0.48))
        (PORT datac (0.876:0.876:0.876) (0.854:0.854:0.854))
        (PORT datad (0.635:0.635:0.635) (0.665:0.665:0.665))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.263:0.263:0.263) (0.289:0.289:0.289))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.904:0.904:0.904) (0.897:0.897:0.897))
        (PORT datab (0.806:0.806:0.806) (0.736:0.736:0.736))
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.311:2.311:2.311) (2.364:2.364:2.364))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (1.197:1.197:1.197) (1.138:1.138:1.138))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.704:0.704:0.704) (0.722:0.722:0.722))
        (PORT clrn (1.607:1.607:1.607) (1.576:1.576:1.576))
        (PORT sload (2.592:2.592:2.592) (2.616:2.616:2.616))
        (PORT ena (2.048:2.048:2.048) (1.982:1.982:1.982))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.254:1.254:1.254) (1.273:1.273:1.273))
        (PORT datab (1.347:1.347:1.347) (1.31:1.31:1.31))
        (PORT datac (1.265:1.265:1.265) (1.248:1.248:1.248))
        (PORT datad (1.653:1.653:1.653) (1.567:1.567:1.567))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.538:1.538:1.538) (1.525:1.525:1.525))
        (PORT datac (1.485:1.485:1.485) (1.481:1.481:1.481))
        (PORT datad (1.156:1.156:1.156) (1.075:1.075:1.075))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.328:0.328:0.328))
        (PORT datab (0.354:0.354:0.354) (0.441:0.441:0.441))
        (PORT datac (0.246:0.246:0.246) (0.278:0.278:0.278))
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.695:1.695:1.695) (1.655:1.655:1.655))
        (PORT ena (1.612:1.612:1.612) (1.501:1.501:1.501))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.351:1.351:1.351) (1.336:1.336:1.336))
        (PORT datad (2.43:2.43:2.43) (2.683:2.683:2.683))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.933:0.933:0.933) (0.943:0.943:0.943))
        (PORT datab (0.96:0.96:0.96) (0.93:0.93:0.93))
        (PORT datac (0.311:0.311:0.311) (0.403:0.403:0.403))
        (PORT datad (0.236:0.236:0.236) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.977:0.977:0.977) (0.982:0.982:0.982))
        (PORT datab (2.011:2.011:2.011) (2.017:2.017:2.017))
        (PORT datac (2.336:2.336:2.336) (2.633:2.633:2.633))
        (PORT datad (0.365:0.365:0.365) (0.466:0.466:0.466))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.917:0.917:0.917) (0.847:0.847:0.847))
        (PORT datab (0.883:0.883:0.883) (0.894:0.894:0.894))
        (PORT datac (0.321:0.321:0.321) (0.399:0.399:0.399))
        (PORT datad (2.435:2.435:2.435) (2.687:2.687:2.687))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.496:0.496:0.496))
        (PORT datab (0.283:0.283:0.283) (0.31:0.31:0.31))
        (PORT datad (0.446:0.446:0.446) (0.409:0.409:0.409))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (2.061:2.061:2.061) (1.978:1.978:1.978))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.724:0.724:0.724) (0.791:0.791:0.791))
        (PORT datab (0.979:0.979:0.979) (1.007:1.007:1.007))
        (PORT datac (1.197:1.197:1.197) (1.229:1.229:1.229))
        (PORT datad (0.648:0.648:0.648) (0.704:0.704:0.704))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.226:1.226:1.226) (1.235:1.235:1.235))
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.433:0.433:0.433))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.724:0.724:0.724) (0.789:0.789:0.789))
        (PORT datab (1.221:1.221:1.221) (1.256:1.256:1.256))
        (PORT datac (0.936:0.936:0.936) (0.968:0.968:0.968))
        (PORT datad (0.652:0.652:0.652) (0.709:0.709:0.709))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.697:0.697:0.697) (0.766:0.766:0.766))
        (PORT datab (1.22:1.22:1.22) (1.255:1.255:1.255))
        (PORT datac (0.936:0.936:0.936) (0.967:0.967:0.967))
        (PORT datad (0.976:0.976:0.976) (0.993:0.993:0.993))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.723:0.723:0.723) (0.789:0.789:0.789))
        (PORT datab (1.038:1.038:1.038) (1.044:1.044:1.044))
        (PORT datac (0.929:0.929:0.929) (0.96:0.96:0.96))
        (PORT datad (0.646:0.646:0.646) (0.702:0.702:0.702))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.034:1.034:1.034) (1.038:1.038:1.038))
        (PORT datac (0.936:0.936:0.936) (0.967:0.967:0.967))
        (PORT datad (0.652:0.652:0.652) (0.708:0.708:0.708))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.916:0.916:0.916) (0.878:0.878:0.878))
        (PORT datab (0.556:0.556:0.556) (0.581:0.581:0.581))
        (PORT datac (0.563:0.563:0.563) (0.578:0.578:0.578))
        (PORT datad (0.555:0.555:0.555) (0.569:0.569:0.569))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.637:0.637:0.637))
        (PORT datab (0.555:0.555:0.555) (0.586:0.586:0.586))
        (PORT datac (0.527:0.527:0.527) (0.547:0.547:0.547))
        (PORT datad (0.549:0.549:0.549) (0.566:0.566:0.566))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.817:0.817:0.817) (0.805:0.805:0.805))
        (PORT datab (0.558:0.558:0.558) (0.584:0.584:0.584))
        (PORT datac (0.532:0.532:0.532) (0.549:0.549:0.549))
        (PORT datad (0.501:0.501:0.501) (0.526:0.526:0.526))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.574:0.574:0.574) (0.602:0.602:0.602))
        (PORT datab (0.883:0.883:0.883) (0.853:0.853:0.853))
        (PORT datac (0.843:0.843:0.843) (0.815:0.815:0.815))
        (PORT datad (0.551:0.551:0.551) (0.568:0.568:0.568))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.313:0.313:0.313))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.237:0.237:0.237) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.212:1.212:1.212) (1.116:1.116:1.116))
        (PORT datac (0.274:0.274:0.274) (0.305:0.305:0.305))
        (PORT datad (1.14:1.14:1.14) (1.052:1.052:1.052))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.217:1.217:1.217) (1.252:1.252:1.252))
        (PORT datac (0.27:0.27:0.27) (0.299:0.299:0.299))
        (PORT datad (0.236:0.236:0.236) (0.254:0.254:0.254))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.016:1.016:1.016) (1.031:1.031:1.031))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.588:0.588:0.588) (0.608:0.608:0.608))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.447:0.447:0.447))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.015:1.015:1.015) (1.029:1.029:1.029))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.586:0.586:0.586) (0.607:0.607:0.607))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.448:0.448:0.448))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.015:1.015:1.015) (1.029:1.029:1.029))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.586:0.586:0.586) (0.607:0.607:0.607))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.983:0.983:0.983) (1.014:1.014:1.014))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.555:0.555:0.555) (0.592:0.592:0.592))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.871:0.871:0.871))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.449:0.449:0.449))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.01:1.01:1.01) (1.028:1.028:1.028))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.584:0.584:0.584) (0.615:0.615:0.615))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.986:0.986:0.986) (1.015:1.015:1.015))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.561:0.561:0.561) (0.602:0.602:0.602))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.988:0.988:0.988) (1.011:1.011:1.011))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.562:0.562:0.562) (0.598:0.598:0.598))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.795:0.795:0.795) (0.871:0.871:0.871))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.458:0.458:0.458))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.31:1.31:1.31) (1.285:1.285:1.285))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.902:0.902:0.902) (0.872:0.872:0.872))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.457:0.457:0.457))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.013:1.013:1.013) (1.032:1.032:1.032))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.587:0.587:0.587) (0.619:0.619:0.619))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.457:0.457:0.457))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.344:1.344:1.344) (1.316:1.316:1.316))
        (PORT sclr (1.795:1.795:1.795) (1.763:1.763:1.763))
        (PORT sload (2.012:2.012:2.012) (2.011:2.011:2.011))
        (PORT ena (2.035:2.035:2.035) (2.068:2.068:2.068))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.023:1.023:1.023) (1.041:1.041:1.041))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.596:0.596:0.596) (0.62:0.62:0.62))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.448:0.448:0.448))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.012:1.012:1.012) (1.026:1.026:1.026))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.584:0.584:0.584) (0.604:0.604:0.604))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.449:0.449:0.449))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.012:1.012:1.012) (1.026:1.026:1.026))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.585:0.585:0.585) (0.604:0.604:0.604))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.985:0.985:0.985) (1.019:1.019:1.019))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.558:0.558:0.558) (0.597:0.597:0.597))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.795:0.795:0.795) (0.871:0.871:0.871))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.369:0.369:0.369) (0.45:0.45:0.45))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.007:1.007:1.007) (1.025:1.025:1.025))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.582:0.582:0.582) (0.612:0.612:0.612))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.986:0.986:0.986) (1.015:1.015:1.015))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.562:0.562:0.562) (0.603:0.603:0.603))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.988:0.988:0.988) (1.012:1.012:1.012))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.563:0.563:0.563) (0.6:0.6:0.6))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.564:0.564:0.564) (0.6:0.6:0.6))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.459:0.459:0.459))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.589:0.589:0.589) (0.621:0.621:0.621))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (3.378:3.378:3.378) (3.507:3.507:3.507))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.87:0.87:0.87))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.013:1.013:1.013) (1.032:1.032:1.032))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.794:0.794:0.794) (0.871:0.871:0.871))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.988:0.988:0.988) (1.012:1.012:1.012))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.795:0.795:0.795) (0.871:0.871:0.871))
        (PORT sclr (1.823:1.823:1.823) (1.796:1.796:1.796))
        (PORT sload (1.991:1.991:1.991) (1.984:1.984:1.984))
        (PORT ena (1.962:1.962:1.962) (1.981:1.981:1.981))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.856:0.856:0.856) (0.834:0.834:0.834))
        (PORT datab (0.54:0.54:0.54) (0.572:0.572:0.572))
        (PORT datac (0.532:0.532:0.532) (0.549:0.549:0.549))
        (PORT datad (0.52:0.52:0.52) (0.539:0.539:0.539))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.81:0.81:0.81) (0.799:0.799:0.799))
        (PORT datab (0.615:0.615:0.615) (0.619:0.619:0.619))
        (PORT datac (0.564:0.564:0.564) (0.58:0.58:0.58))
        (PORT datad (0.52:0.52:0.52) (0.538:0.538:0.538))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.623:0.623:0.623) (0.634:0.634:0.634))
        (PORT datab (0.959:0.959:0.959) (0.914:0.914:0.914))
        (PORT datac (0.857:0.857:0.857) (0.822:0.822:0.822))
        (PORT datad (0.535:0.535:0.535) (0.559:0.559:0.559))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.635:0.635:0.635))
        (PORT datab (0.568:0.568:0.568) (0.588:0.588:0.588))
        (PORT datac (0.516:0.516:0.516) (0.549:0.549:0.549))
        (PORT datad (0.547:0.547:0.547) (0.563:0.563:0.563))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.313:0.313:0.313))
        (PORT datab (0.28:0.28:0.28) (0.305:0.305:0.305))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.24:0.24:0.24) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.214:1.214:1.214) (1.118:1.118:1.118))
        (PORT datab (1.176:1.176:1.176) (1.091:1.091:1.091))
        (PORT datac (0.271:0.271:0.271) (0.302:0.302:0.302))
        (PORT datad (0.265:0.265:0.265) (0.282:0.282:0.282))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.665:1.665:1.665) (1.559:1.559:1.559))
        (PORT datab (1.282:1.282:1.282) (1.273:1.273:1.273))
        (PORT datad (0.509:0.509:0.509) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.279:1.279:1.279) (1.269:1.269:1.269))
        (PORT datac (1.366:1.366:1.366) (1.284:1.284:1.284))
        (PORT datad (0.524:0.524:0.524) (0.554:0.554:0.554))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.189:1.189:1.189) (1.204:1.204:1.204))
        (PORT datad (0.549:0.549:0.549) (0.588:0.588:0.588))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.879:1.879:1.879) (1.878:1.878:1.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.188:1.188:1.188) (1.204:1.204:1.204))
        (PORT datac (0.304:0.304:0.304) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.879:1.879:1.879) (1.878:1.878:1.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.189:1.189:1.189) (1.205:1.205:1.205))
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.879:1.879:1.879) (1.878:1.878:1.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.187:1.187:1.187) (1.203:1.203:1.203))
        (PORT datad (0.519:0.519:0.519) (0.541:0.541:0.541))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.879:1.879:1.879) (1.878:1.878:1.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.189:1.189:1.189) (1.205:1.205:1.205))
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.879:1.879:1.879) (1.878:1.878:1.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.187:1.187:1.187) (1.202:1.202:1.202))
        (PORT datac (0.306:0.306:0.306) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.879:1.879:1.879) (1.878:1.878:1.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.673:0.673:0.673))
        (PORT datab (1.281:1.281:1.281) (1.271:1.271:1.271))
        (PORT datac (1.367:1.367:1.367) (1.285:1.285:1.285))
        (PORT datad (0.521:0.521:0.521) (0.551:0.551:0.551))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.227:1.227:1.227) (1.235:1.235:1.235))
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.439:0.439:0.439))
        (PORT datac (1.225:1.225:1.225) (1.233:1.233:1.233))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.225:1.225:1.225) (1.232:1.232:1.232))
        (PORT datad (0.522:0.522:0.522) (0.534:0.534:0.534))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.882:1.882:1.882) (1.869:1.869:1.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.723:0.723:0.723) (0.788:0.788:0.788))
        (PORT datac (0.938:0.938:0.938) (0.97:0.97:0.97))
        (PORT datad (0.654:0.654:0.654) (0.711:0.711:0.711))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.726:0.726:0.726) (0.793:0.793:0.793))
        (PORT datab (2.632:2.632:2.632) (2.7:2.7:2.7))
        (PORT datac (0.935:0.935:0.935) (0.966:0.966:0.966))
        (PORT datad (0.652:0.652:0.652) (0.708:0.708:0.708))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.256:1.256:1.256) (1.274:1.274:1.274))
        (PORT datac (0.274:0.274:0.274) (0.304:0.304:0.304))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.727:0.727:0.727) (0.794:0.794:0.794))
        (PORT datab (0.981:0.981:0.981) (1.009:1.009:1.009))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.65:0.65:0.65) (0.706:0.706:0.706))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.727:0.727:0.727) (0.794:0.794:0.794))
        (PORT datab (0.979:0.979:0.979) (1.007:1.007:1.007))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (0.649:0.649:0.649) (0.705:0.705:0.705))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.902:0.902:0.902) (0.917:0.917:0.917))
        (PORT datac (1.175:1.175:1.175) (1.163:1.163:1.163))
        (PORT datad (0.548:0.548:0.548) (0.588:0.588:0.588))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.437:0.437:0.437))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.177:1.177:1.177) (1.165:1.165:1.165))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (0.346:0.346:0.346) (0.426:0.426:0.426))
        (PORT datac (1.172:1.172:1.172) (1.159:1.159:1.159))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.416:0.416:0.416))
        (PORT datac (1.18:1.18:1.18) (1.168:1.168:1.168))
        (PORT datad (0.521:0.521:0.521) (0.542:0.542:0.542))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.336:0.336:0.336) (0.412:0.412:0.412))
        (PORT datac (1.181:1.181:1.181) (1.169:1.169:1.169))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.435:0.435:0.435))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (1.174:1.174:1.174) (1.162:1.162:1.162))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.452:0.452:0.452))
        (PORT datab (0.337:0.337:0.337) (0.413:0.413:0.413))
        (PORT datac (1.173:1.173:1.173) (1.16:1.16:1.16))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.936:1.936:1.936) (1.876:1.876:1.876))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.346:0.346:0.346) (0.426:0.426:0.426))
        (PORT datac (1.191:1.191:1.191) (1.179:1.179:1.179))
        (PORT datad (0.584:0.584:0.584) (0.617:0.617:0.617))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.901:1.901:1.901) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.44:0.44:0.44))
        (PORT datac (1.198:1.198:1.198) (1.187:1.187:1.187))
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.901:1.901:1.901) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (1.196:1.196:1.196) (1.185:1.185:1.185))
        (PORT datad (0.522:0.522:0.522) (0.534:0.534:0.534))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.901:1.901:1.901) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.437:0.437:0.437))
        (PORT datac (1.193:1.193:1.193) (1.18:1.18:1.18))
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.901:1.901:1.901) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.413:0.413:0.413))
        (PORT datac (1.195:1.195:1.195) (1.183:1.183:1.183))
        (PORT datad (0.51:0.51:0.51) (0.537:0.537:0.537))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.901:1.901:1.901) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.194:1.194:1.194) (1.182:1.182:1.182))
        (PORT datad (0.521:0.521:0.521) (0.551:0.551:0.551))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.901:1.901:1.901) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.388:1.388:1.388) (1.341:1.341:1.341))
        (PORT datad (1.377:1.377:1.377) (1.357:1.357:1.357))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.384:0.384:0.384) (0.509:0.509:0.509))
        (PORT datac (0.351:0.351:0.351) (0.466:0.466:0.466))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.315:0.315:0.315) (0.352:0.352:0.352))
        (PORT datab (0.379:0.379:0.379) (0.487:0.487:0.487))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.365:1.365:1.365) (1.332:1.332:1.332))
        (PORT datab (1.386:1.386:1.386) (1.339:1.339:1.339))
        (PORT datac (1.25:1.25:1.25) (1.166:1.166:1.166))
        (PORT datad (1.375:1.375:1.375) (1.355:1.355:1.355))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.3:1.3:1.3) (1.294:1.294:1.294))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.543:0.543:0.543) (0.548:0.548:0.548))
        (PORT datab (0.355:0.355:0.355) (0.438:0.438:0.438))
        (PORT datad (0.247:0.247:0.247) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.3:1.3:1.3) (1.294:1.294:1.294))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.52:0.52:0.52))
        (PORT datab (0.397:0.397:0.397) (0.51:0.51:0.51))
        (PORT datad (0.466:0.466:0.466) (0.44:0.44:0.44))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.3:1.3:1.3) (1.294:1.294:1.294))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.511:0.511:0.511))
        (PORT datac (0.334:0.334:0.334) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.544:0.544:0.544) (0.549:0.549:0.549))
        (PORT datab (0.286:0.286:0.286) (0.315:0.315:0.315))
        (PORT datac (0.35:0.35:0.35) (0.466:0.466:0.466))
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.314:0.314:0.314) (0.351:0.351:0.351))
        (PORT datab (0.397:0.397:0.397) (0.51:0.51:0.51))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.3:1.3:1.3) (1.294:1.294:1.294))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.322:1.322:1.322) (1.311:1.311:1.311))
        (PORT datad (0.311:0.311:0.311) (0.391:0.391:0.391))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.51:0.51:0.51))
        (PORT datab (0.377:0.377:0.377) (0.486:0.486:0.486))
        (PORT datac (0.35:0.35:0.35) (0.466:0.466:0.466))
        (PORT datad (0.262:0.262:0.262) (0.291:0.291:0.291))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.369:1.369:1.369) (1.362:1.362:1.362))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (2.294:2.294:2.294) (2.342:2.342:2.342))
        (PORT datad (0.499:0.499:0.499) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.39:1.39:1.39) (1.343:1.343:1.343))
        (PORT datac (1.254:1.254:1.254) (1.169:1.169:1.169))
        (PORT datad (1.379:1.379:1.379) (1.359:1.359:1.359))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.279:1.279:1.279) (1.214:1.214:1.214))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.522:0.522:0.522))
        (PORT datab (0.375:0.375:0.375) (0.483:0.483:0.483))
        (PORT datac (0.349:0.349:0.349) (0.465:0.465:0.465))
        (PORT datad (0.269:0.269:0.269) (0.298:0.298:0.298))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (0.276:0.276:0.276) (0.301:0.301:0.301))
        (PORT datac (1.326:1.326:1.326) (1.315:1.315:1.315))
        (PORT datad (0.498:0.498:0.498) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.279:1.279:1.279) (1.214:1.214:1.214))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.521:0.521:0.521))
        (PORT datab (0.375:0.375:0.375) (0.483:0.483:0.483))
        (PORT datac (0.349:0.349:0.349) (0.465:0.465:0.465))
        (PORT datad (0.268:0.268:0.268) (0.297:0.297:0.297))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.426:0.426:0.426))
        (PORT datab (0.28:0.28:0.28) (0.305:0.305:0.305))
        (PORT datac (1.323:1.323:1.323) (1.313:1.313:1.313))
        (PORT datad (0.502:0.502:0.502) (0.499:0.499:0.499))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.279:1.279:1.279) (1.214:1.214:1.214))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.519:0.519:0.519))
        (PORT datab (0.375:0.375:0.375) (0.483:0.483:0.483))
        (PORT datac (0.349:0.349:0.349) (0.465:0.465:0.465))
        (PORT datad (0.267:0.267:0.267) (0.297:0.297:0.297))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (1.325:1.325:1.325) (1.315:1.315:1.315))
        (PORT datad (0.499:0.499:0.499) (0.495:0.495:0.495))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.279:1.279:1.279) (1.214:1.214:1.214))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.432:1.432:1.432) (1.403:1.403:1.403))
        (PORT datad (1.277:1.277:1.277) (1.225:1.225:1.225))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.456:2.456:2.456) (2.468:2.468:2.468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.693:0.693:0.693) (0.762:0.762:0.762))
        (PORT datab (0.979:0.979:0.979) (1.007:1.007:1.007))
        (PORT datac (1.267:1.267:1.267) (1.249:1.249:1.249))
        (PORT datad (0.977:0.977:0.977) (0.995:0.995:0.995))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[284\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (2.688:2.688:2.688) (2.753:2.753:2.753))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[283\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[283\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[282\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[282\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[281\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[280\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[280\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[279\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[279\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[278\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[278\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.907:1.907:1.907))
        (PORT ena (1.667:1.667:1.667) (1.587:1.587:1.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[277\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.942:0.942:0.942) (0.932:0.932:0.932))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[277\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[276\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.912:0.912:0.912) (0.904:0.904:0.904))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[276\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[275\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (0.787:0.787:0.787) (0.857:0.857:0.857))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[274\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[274\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[273\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[273\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[272\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.376:0.376:0.376))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[272\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[271\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.396:0.396:0.396))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[271\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[270\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[269\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[269\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[268\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (0.974:0.974:0.974) (0.999:0.999:0.999))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.687:2.687:2.687) (2.546:2.546:2.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[267\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (1.028:1.028:1.028) (1.042:1.042:1.042))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[266\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[265\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (1.052:1.052:1.052) (1.085:1.085:1.085))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[264\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[263\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[263\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[262\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT asdata (1.037:1.037:1.037) (1.076:1.076:1.076))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[261\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.536:0.536:0.536))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[261\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.906:1.906:1.906))
        (PORT ena (2.973:2.973:2.973) (2.796:2.796:2.796))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[260\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.891:0.891:0.891) (0.891:0.891:0.891))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[260\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[259\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[259\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[258\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.88:0.88:0.88) (0.873:0.873:0.873))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[258\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[257\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[257\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[256\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[256\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[255\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[255\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[254\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[254\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[253\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[253\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[252\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT asdata (0.772:0.772:0.772) (0.849:0.849:0.849))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (2.343:2.343:2.343) (2.218:2.218:2.218))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[251\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.529:0.529:0.529) (0.55:0.55:0.55))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[251\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[250\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.527:0.527:0.527) (0.557:0.557:0.557))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[250\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[249\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[249\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[248\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[248\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[247\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT asdata (0.774:0.774:0.774) (0.856:0.856:0.856))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[246\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.376:0.376:0.376))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[246\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[245\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[245\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.8:2.8:2.8) (2.659:2.659:2.659))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[244\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.549:0.549:0.549) (0.571:0.571:0.571))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[244\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.752:2.752:2.752) (2.607:2.607:2.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[243\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.396:0.396:0.396))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[243\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.752:2.752:2.752) (2.607:2.607:2.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[242\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.192:1.192:1.192) (1.151:1.151:1.151))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[242\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[241\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[241\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[240\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.536:0.536:0.536) (0.554:0.554:0.554))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[240\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[239\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.563:0.563:0.563) (0.601:0.601:0.601))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[239\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[238\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.554:0.554:0.554) (0.597:0.597:0.597))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[238\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[237\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT asdata (1.057:1.057:1.057) (1.084:1.084:1.084))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[236\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (1.043:1.043:1.043) (1.082:1.082:1.082))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[235\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[235\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[234\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.384:0.384:0.384))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[234\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[233\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[233\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[232\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT asdata (1.028:1.028:1.028) (1.072:1.072:1.072))
        (PORT clrn (1.935:1.935:1.935) (1.903:1.903:1.903))
        (PORT ena (3.074:3.074:3.074) (2.906:2.906:2.906))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[231\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.553:0.553:0.553) (0.598:0.598:0.598))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[231\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[230\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[230\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (3.062:3.062:3.062) (2.892:2.892:2.892))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[229\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.526:0.526:0.526) (0.552:0.552:0.552))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[229\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (2.812:2.812:2.812) (2.673:2.673:2.673))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[228\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[228\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (2.812:2.812:2.812) (2.673:2.673:2.673))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[227\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[227\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (2.812:2.812:2.812) (2.673:2.673:2.673))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[226\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT asdata (0.776:0.776:0.776) (0.859:0.859:0.859))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (2.812:2.812:2.812) (2.673:2.673:2.673))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[225\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[225\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (2.812:2.812:2.812) (2.673:2.673:2.673))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[224\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.936:1.936:1.936))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (2.812:2.812:2.812) (2.673:2.673:2.673))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[223\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.159:1.159:1.159) (1.104:1.104:1.104))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[223\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (PORT ena (3.242:3.242:3.242) (3.049:3.049:3.049))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[222\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[222\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (PORT ena (3.242:3.242:3.242) (3.049:3.049:3.049))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[221\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.534:0.534:0.534) (0.547:0.547:0.547))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[221\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (PORT ena (3.282:3.282:3.282) (3.072:3.072:3.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[220\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT asdata (1.011:1.011:1.011) (1.027:1.027:1.027))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (PORT ena (3.282:3.282:3.282) (3.072:3.072:3.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[219\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT asdata (0.789:0.789:0.789) (0.859:0.859:0.859))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (PORT ena (3.282:3.282:3.282) (3.072:3.072:3.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[218\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (PORT ena (3.282:3.282:3.282) (3.072:3.072:3.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[217\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[217\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (PORT ena (3.282:3.282:3.282) (3.072:3.072:3.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[216\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[216\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (PORT ena (3.282:3.282:3.282) (3.072:3.072:3.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[215\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.927:0.927:0.927) (0.922:0.922:0.922))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[215\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[214\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[214\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[213\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[213\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[212\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[212\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[211\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.395:0.395:0.395))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[211\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[210\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[210\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[209\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[209\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.914:1.914:1.914))
        (PORT ena (2.829:2.829:2.829) (2.661:2.661:2.661))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[208\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.557:0.557:0.557) (0.584:0.584:0.584))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[208\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.915:1.915:1.915))
        (PORT ena (2.785:2.785:2.785) (2.62:2.62:2.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[207\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.936:1.936:1.936))
        (PORT asdata (0.768:0.768:0.768) (0.843:0.843:0.843))
        (PORT clrn (1.948:1.948:1.948) (1.915:1.915:1.915))
        (PORT ena (2.785:2.785:2.785) (2.62:2.62:2.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[206\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[206\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.915:1.915:1.915))
        (PORT ena (2.785:2.785:2.785) (2.62:2.62:2.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[205\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[205\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.915:1.915:1.915))
        (PORT ena (2.785:2.785:2.785) (2.62:2.62:2.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[204\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[204\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.915:1.915:1.915))
        (PORT ena (2.785:2.785:2.785) (2.62:2.62:2.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[203\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.305:1.305:1.305) (1.271:1.271:1.271))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[203\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[202\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.333:0.333:0.333) (0.407:0.407:0.407))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[202\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[201\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[201\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[200\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[200\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[199\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[199\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[198\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[197\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[197\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.427:2.427:2.427) (2.323:2.323:2.323))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[196\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.532:0.532:0.532) (0.562:0.562:0.562))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[196\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.425:2.425:2.425) (2.321:2.321:2.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[195\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.385:0.385:0.385))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[195\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.425:2.425:2.425) (2.321:2.321:2.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[194\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.425:2.425:2.425) (2.321:2.321:2.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[193\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[193\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.425:2.425:2.425) (2.321:2.321:2.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[192\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.786:0.786:0.786) (0.855:0.855:0.855))
        (PORT clrn (1.947:1.947:1.947) (1.915:1.915:1.915))
        (PORT ena (2.425:2.425:2.425) (2.321:2.321:2.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[191\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.897:0.897:0.897) (0.896:0.896:0.896))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[191\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.73:2.73:2.73) (2.587:2.587:2.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[190\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.388:0.388:0.388))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[190\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.73:2.73:2.73) (2.587:2.587:2.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[189\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[189\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (2.73:2.73:2.73) (2.587:2.587:2.587))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[188\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.955:0.955:0.955) (0.936:0.936:0.936))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[188\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[187\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[187\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[186\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[186\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[185\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[185\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[184\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT asdata (0.777:0.777:0.777) (0.861:0.861:0.861))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[183\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[183\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[182\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT asdata (1.043:1.043:1.043) (1.052:1.052:1.052))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.442:2.442:2.442) (2.334:2.334:2.334))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[181\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT asdata (1.035:1.035:1.035) (1.061:1.061:1.061))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.691:2.691:2.691) (2.544:2.544:2.544))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[180\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[180\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.691:2.691:2.691) (2.544:2.544:2.544))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[179\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[179\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.691:2.691:2.691) (2.544:2.544:2.544))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[178\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[178\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.691:2.691:2.691) (2.544:2.544:2.544))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[177\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[177\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.691:2.691:2.691) (2.544:2.544:2.544))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[176\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[176\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (2.691:2.691:2.691) (2.544:2.544:2.544))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[175\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.526:0.526:0.526) (0.554:0.554:0.554))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[175\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.95:1.95:1.95) (1.918:1.918:1.918))
        (PORT ena (2.738:2.738:2.738) (2.569:2.569:2.569))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[174\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT asdata (0.787:0.787:0.787) (0.857:0.857:0.857))
        (PORT clrn (1.95:1.95:1.95) (1.918:1.918:1.918))
        (PORT ena (2.738:2.738:2.738) (2.569:2.569:2.569))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[173\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (PORT clrn (1.95:1.95:1.95) (1.918:1.918:1.918))
        (PORT ena (2.738:2.738:2.738) (2.569:2.569:2.569))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[172\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.39:0.39:0.39))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[172\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.95:1.95:1.95) (1.918:1.918:1.918))
        (PORT ena (2.738:2.738:2.738) (2.569:2.569:2.569))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[171\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[171\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.95:1.95:1.95) (1.918:1.918:1.918))
        (PORT ena (2.738:2.738:2.738) (2.569:2.569:2.569))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[170\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.524:0.524:0.524) (0.544:0.544:0.544))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[170\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[169\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.544:0.544:0.544) (0.563:0.563:0.563))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[169\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.426:2.426:2.426) (2.303:2.303:2.303))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[168\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[168\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.426:2.426:2.426) (2.303:2.303:2.303))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[167\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[167\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.426:2.426:2.426) (2.303:2.303:2.303))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[166\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.938:1.938:1.938))
        (PORT asdata (0.776:0.776:0.776) (0.858:0.858:0.858))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.426:2.426:2.426) (2.303:2.303:2.303))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[165\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[165\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.426:2.426:2.426) (2.303:2.303:2.303))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[164\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.549:0.549:0.549) (0.574:0.574:0.574))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[164\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[163\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT asdata (0.777:0.777:0.777) (0.86:0.86:0.86))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[162\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT asdata (0.983:0.983:0.983) (1.004:1.004:1.004))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[161\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[161\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[160\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.537:0.537:0.537) (0.566:0.566:0.566))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[160\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[159\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT asdata (1.005:1.005:1.005) (1.013:1.013:1.013))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[158\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[158\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.927:1.927:1.927) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.918:1.918:1.918))
        (PORT ena (2.421:2.421:2.421) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[157\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT asdata (1.63:1.63:1.63) (1.58:1.58:1.58))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[156\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[156\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[155\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT asdata (0.787:0.787:0.787) (0.856:0.856:0.856))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[154\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.395:0.395:0.395))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[154\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[153\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[153\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[152\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.534:0.534:0.534) (0.547:0.547:0.547))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[152\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.73:2.73:2.73) (2.572:2.572:2.572))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[151\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.532:0.532:0.532) (0.561:0.561:0.561))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[151\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[150\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[150\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[149\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[149\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.692:2.692:2.692) (2.549:2.549:2.549))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[148\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.545:0.545:0.545) (0.571:0.571:0.571))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[148\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.73:2.73:2.73) (2.572:2.572:2.572))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[147\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[147\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.73:2.73:2.73) (2.572:2.572:2.572))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[146\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[146\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.73:2.73:2.73) (2.572:2.572:2.572))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[145\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[145\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.73:2.73:2.73) (2.572:2.572:2.572))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[144\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.928:1.928:1.928) (1.939:1.939:1.939))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.73:2.73:2.73) (2.572:2.572:2.572))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[143\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.361:1.361:1.361) (1.305:1.305:1.305))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.377:2.377:2.377) (2.239:2.239:2.239))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[142\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.377:2.377:2.377) (2.239:2.239:2.239))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[141\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.377:2.377:2.377) (2.239:2.239:2.239))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT asdata (0.789:0.789:0.789) (0.859:0.859:0.859))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.377:2.377:2.377) (2.239:2.239:2.239))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT asdata (0.778:0.778:0.778) (0.859:0.859:0.859))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.377:2.377:2.377) (2.239:2.239:2.239))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[138\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.377:2.377:2.377) (2.239:2.239:2.239))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.519:0.519:0.519) (0.542:0.542:0.542))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.522:0.522:0.522) (0.549:0.549:0.549))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.332:0.332:0.332) (0.406:0.406:0.406))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.907:1.907:1.907))
        (PORT ena (2.334:2.334:2.334) (2.207:2.207:2.207))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.944:0.944:0.944) (0.93:0.93:0.93))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.903:1.903:1.903))
        (PORT ena (3.718:3.718:3.718) (3.504:3.504:3.504))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.903:1.903:1.903))
        (PORT ena (3.718:3.718:3.718) (3.504:3.504:3.504))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (0.983:0.983:0.983) (1.005:1.005:1.005))
        (PORT clrn (1.937:1.937:1.937) (1.903:1.903:1.903))
        (PORT ena (3.718:3.718:3.718) (3.504:3.504:3.504))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.903:1.903:1.903))
        (PORT ena (3.718:3.718:3.718) (3.504:3.504:3.504))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.903:1.903:1.903))
        (PORT ena (3.718:3.718:3.718) (3.504:3.504:3.504))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.878:0.878:0.878) (0.876:0.876:0.876))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.395:0.395:0.395))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (3.705:3.705:3.705) (3.486:3.486:3.486))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.931:0.931:0.931) (0.925:0.925:0.925))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.911:1.911:1.911))
        (PORT ena (3.28:3.28:3.28) (3.09:3.09:3.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.932:1.932:1.932))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (PORT clrn (1.944:1.944:1.944) (1.911:1.911:1.911))
        (PORT ena (3.28:3.28:3.28) (3.09:3.09:3.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.911:1.911:1.911))
        (PORT ena (3.28:3.28:3.28) (3.09:3.09:3.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.334:0.334:0.334) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.911:1.911:1.911))
        (PORT ena (3.28:3.28:3.28) (3.09:3.09:3.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.911:1.911:1.911))
        (PORT ena (3.28:3.28:3.28) (3.09:3.09:3.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.911:1.911:1.911))
        (PORT ena (3.28:3.28:3.28) (3.09:3.09:3.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT asdata (0.984:0.984:0.984) (0.999:0.999:0.999))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.385:0.385:0.385))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.39:0.39:0.39))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.91:1.91:1.91))
        (PORT ena (2.831:2.831:2.831) (2.691:2.691:2.691))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.554:0.554:0.554) (0.572:0.572:0.572))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT asdata (0.776:0.776:0.776) (0.859:0.859:0.859))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.909:1.909:1.909))
        (PORT ena (4.179:4.179:4.179) (3.931:3.931:3.931))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.153:1.153:1.153) (1.185:1.185:1.185))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.904:1.904:1.904))
        (PORT ena (4.039:4.039:4.039) (3.766:3.766:3.766))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.925:1.925:1.925))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (PORT clrn (1.938:1.938:1.938) (1.904:1.904:1.904))
        (PORT ena (4.039:4.039:4.039) (3.766:3.766:3.766))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.904:1.904:1.904))
        (PORT ena (4.039:4.039:4.039) (3.766:3.766:3.766))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (1.341:1.341:1.341) (1.337:1.337:1.337))
        (PORT clrn (1.935:1.935:1.935) (1.902:1.902:1.902))
        (PORT ena (3.987:3.987:3.987) (3.714:3.714:3.714))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.935:1.935:1.935) (1.902:1.902:1.902))
        (PORT ena (3.987:3.987:3.987) (3.714:3.714:3.714))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.902:1.902:1.902))
        (PORT ena (3.987:3.987:3.987) (3.714:3.714:3.714))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.902:1.902:1.902))
        (PORT ena (3.987:3.987:3.987) (3.714:3.714:3.714))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.935:1.935:1.935) (1.902:1.902:1.902))
        (PORT ena (3.987:3.987:3.987) (3.714:3.714:3.714))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.92:1.92:1.92))
        (PORT asdata (1.386:1.386:1.386) (1.368:1.368:1.368))
        (PORT clrn (1.932:1.932:1.932) (1.899:1.899:1.899))
        (PORT ena (4.015:4.015:4.015) (3.751:3.751:3.751))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.899:1.899:1.899))
        (PORT ena (4.015:4.015:4.015) (3.751:3.751:3.751))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.92:1.92:1.92))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.932:1.932:1.932) (1.899:1.899:1.899))
        (PORT ena (4.015:4.015:4.015) (3.751:3.751:3.751))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.899:1.899:1.899))
        (PORT ena (4.015:4.015:4.015) (3.751:3.751:3.751))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.899:1.899:1.899))
        (PORT ena (4.015:4.015:4.015) (3.751:3.751:3.751))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.899:1.899:1.899))
        (PORT ena (4.015:4.015:4.015) (3.751:3.751:3.751))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.877:0.877:0.877) (0.881:0.881:0.881))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.396:0.396:0.396))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.968:0.968:0.968) (0.952:0.952:0.952))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.329:0.329:0.329) (0.402:0.402:0.402))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.397:0.397:0.397))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.906:1.906:1.906))
        (PORT ena (3.71:3.71:3.71) (3.487:3.487:3.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.903:0.903:0.903) (0.89:0.89:0.89))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.909:1.909:1.909))
        (PORT ena (2.414:2.414:2.414) (2.309:2.309:2.309))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.909:1.909:1.909))
        (PORT ena (2.414:2.414:2.414) (2.309:2.309:2.309))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.922:1.922:1.922) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.944:1.944:1.944) (1.909:1.909:1.909))
        (PORT ena (2.414:2.414:2.414) (2.309:2.309:2.309))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.227:1.227:1.227) (1.176:1.176:1.176))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (3.605:3.605:3.605) (3.353:3.353:3.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.383:0.383:0.383))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (3.605:3.605:3.605) (3.353:3.353:3.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (3.605:3.605:3.605) (3.353:3.353:3.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.929:1.929:1.929))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (3.605:3.605:3.605) (3.353:3.353:3.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.929:1.929:1.929))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.941:1.941:1.941) (1.908:1.908:1.908))
        (PORT ena (3.605:3.605:3.605) (3.353:3.353:3.353))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.534:0.534:0.534) (0.547:0.547:0.547))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.396:0.396:0.396))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.928:1.928:1.928))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (PORT clrn (1.94:1.94:1.94) (1.908:1.908:1.908))
        (PORT ena (3.609:3.609:3.609) (3.359:3.359:3.359))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.885:0.885:0.885) (0.89:0.89:0.89))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (PORT ena (3.279:3.279:3.279) (3.083:3.083:3.083))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (PORT ena (3.279:3.279:3.279) (3.083:3.083:3.083))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (PORT ena (3.279:3.279:3.279) (3.083:3.083:3.083))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (PORT ena (3.279:3.279:3.279) (3.083:3.083:3.083))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.935:0.935:0.935) (0.928:0.928:0.928))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (0.789:0.789:0.789) (0.859:0.859:0.859))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.395:0.395:0.395))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.934:1.934:1.934) (1.901:1.901:1.901))
        (PORT ena (3.06:3.06:3.06) (2.878:2.878:2.878))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.909:0.909:0.909) (0.918:0.918:0.918))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (PORT ena (3.279:3.279:3.279) (3.083:3.083:3.083))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (PORT ena (3.279:3.279:3.279) (3.083:3.083:3.083))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.32:1.32:1.32) (1.282:1.282:1.282))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (0.78:0.78:0.78) (0.864:0.864:0.864))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.708:2.708:2.708) (2.536:2.536:2.536))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (1.011:1.011:1.011) (1.022:1.022:1.022))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (0.77:0.77:0.77) (0.847:0.847:0.847))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.394:0.394:0.394))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (0.774:0.774:0.774) (0.857:0.857:0.857))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT asdata (0.788:0.788:0.788) (0.858:0.858:0.858))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.94:1.94:1.94))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.951:1.951:1.951) (1.919:1.919:1.919))
        (PORT ena (2.451:2.451:2.451) (2.335:2.335:2.335))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.294:1.294:1.294) (1.267:1.267:1.267))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.37:2.37:2.37) (2.356:2.356:2.356))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.239:2.239:2.239) (2.072:2.072:2.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.37:2.37:2.37) (2.356:2.356:2.356))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.239:2.239:2.239) (2.072:2.072:2.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.37:2.37:2.37) (2.356:2.356:2.356))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.239:2.239:2.239) (2.072:2.072:2.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.52:0.52:0.52) (0.552:0.552:0.552))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.37:2.37:2.37) (2.356:2.356:2.356))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.239:2.239:2.239) (2.072:2.072:2.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.518:0.518:0.518) (0.539:0.539:0.539))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.37:2.37:2.37) (2.356:2.356:2.356))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.239:2.239:2.239) (2.072:2.072:2.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.37:2.37:2.37) (2.356:2.356:2.356))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.239:2.239:2.239) (2.072:2.072:2.072))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.527:0.527:0.527) (0.549:0.549:0.549))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.466:2.466:2.466) (2.356:2.356:2.356))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.466:2.466:2.466) (2.356:2.356:2.356))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.927:1.927:1.927))
        (PORT asdata (0.77:0.77:0.77) (0.845:0.845:0.845))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.466:2.466:2.466) (2.356:2.356:2.356))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.389:0.389:0.389))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.466:2.466:2.466) (2.356:2.356:2.356))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.917:1.917:1.917) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.94:1.94:1.94) (1.906:1.906:1.906))
        (PORT ena (2.466:2.466:2.466) (2.356:2.356:2.356))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.534:0.534:0.534) (0.557:0.557:0.557))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.519:0.519:0.519) (0.552:0.552:0.552))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.517:0.517:0.517) (0.542:0.542:0.542))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.983:0.983:0.983) (1.004:1.004:1.004))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.885:0.885:0.885) (0.873:0.873:0.873))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.517:0.517:0.517) (0.538:0.538:0.538))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.388:0.388:0.388))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.384:0.384:0.384))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.379:0.379:0.379))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.922:1.922:1.922))
        (PORT asdata (1.034:1.034:1.034) (1.047:1.047:1.047))
        (PORT clrn (1.935:1.935:1.935) (1.902:1.902:1.902))
        (PORT ena (3.984:3.984:3.984) (3.729:3.729:3.729))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.893:0.893:0.893) (0.892:0.892:0.892))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.9:1.9:1.9))
        (PORT ena (4.082:4.082:4.082) (3.812:3.812:3.812))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.572:0.572:0.572) (0.59:0.59:0.59))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.382:0.382:0.382))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT asdata (0.766:0.766:0.766) (0.842:0.842:0.842))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.376:0.376:0.376))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.933:1.933:1.933) (1.901:1.901:1.901))
        (PORT ena (3.72:3.72:3.72) (3.484:3.484:3.484))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.915:0.915:0.915) (0.901:0.901:0.901))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.466:2.466:2.466) (2.355:2.355:2.355))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (1.025:1.025:1.025) (1.034:1.034:1.034))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.392:0.392:0.392))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (PORT ena (2.435:2.435:2.435) (2.332:2.332:2.332))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (1.68:1.68:1.68) (1.626:1.626:1.626))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.988:0.988:0.988) (1.012:1.012:1.012))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.77:0.77:0.77) (0.846:0.846:0.846))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.976:0.976:0.976) (1.004:1.004:1.004))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.989:0.989:0.989) (1.008:1.008:1.008))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT asdata (1.428:1.428:1.428) (1.406:1.406:1.406))
        (PORT clrn (1.945:1.945:1.945) (1.91:1.91:1.91))
        (PORT ena (1.913:1.913:1.913) (1.784:1.784:1.784))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (1.404:1.404:1.404) (1.391:1.391:1.391))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.985:0.985:0.985) (1.001:1.001:1.001))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.99:0.99:0.99) (1.009:1.009:1.009))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (1.023:1.023:1.023) (1.04:1.04:1.04))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.969:1.969:1.969) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.61:0.61:0.61) (0.621:0.621:0.621))
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.562:0.562:0.562) (0.586:0.586:0.586))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.557:0.557:0.557) (0.578:0.578:0.578))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.996:0.996:0.996) (0.978:0.978:0.978))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.562:0.562:0.562) (0.586:0.586:0.586))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.549:0.549:0.549) (0.583:0.583:0.583))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.423:0.423:0.423))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.561:0.561:0.561) (0.597:0.597:0.597))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT asdata (0.764:0.764:0.764) (0.833:0.833:0.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.69:5.69:5.69) (5.662:5.662:5.662))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.998:0.998:0.998) (1.011:1.011:1.011))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.432:0.432:0.432))
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (PORT datac (0.531:0.531:0.531) (0.553:0.553:0.553))
        (PORT datad (0.526:0.526:0.526) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.568:0.568:0.568) (0.6:0.6:0.6))
        (PORT datab (0.364:0.364:0.364) (0.442:0.442:0.442))
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (PORT datad (0.443:0.443:0.443) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.677:5.677:5.677) (5.782:5.782:5.782))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.558:0.558:0.558) (0.593:0.593:0.593))
        (PORT datac (1.565:1.565:1.565) (1.473:1.473:1.473))
        (PORT datad (0.513:0.513:0.513) (0.534:0.534:0.534))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (2.032:2.032:2.032) (1.932:1.932:1.932))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.491:0.491:0.491) (0.469:0.469:0.469))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (1.565:1.565:1.565) (1.473:1.473:1.473))
        (PORT datad (0.521:0.521:0.521) (0.553:0.553:0.553))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.971:5.971:5.971) (6.1:6.1:6.1))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.768:0.768:0.768) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.571:0.571:0.571) (0.607:0.607:0.607))
        (PORT datab (0.353:0.353:0.353) (0.441:0.441:0.441))
        (PORT datac (0.301:0.301:0.301) (0.386:0.386:0.386))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.437:0.437:0.437))
        (PORT datab (0.352:0.352:0.352) (0.44:0.44:0.44))
        (PORT datac (0.296:0.296:0.296) (0.375:0.375:0.375))
        (PORT datad (0.448:0.448:0.448) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.788:5.788:5.788) (5.735:5.735:5.735))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.788:1.788:1.788) (1.704:1.704:1.704))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.519:0.519:0.519) (0.55:0.55:0.55))
        (PORT datad (0.302:0.302:0.302) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.987:0.987:0.987) (1.009:1.009:1.009))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.482:0.482:0.482) (0.475:0.475:0.475))
        (PORT datab (0.337:0.337:0.337) (0.413:0.413:0.413))
        (PORT datac (0.521:0.521:0.521) (0.552:0.552:0.552))
        (PORT datad (1.295:1.295:1.295) (1.267:1.267:1.267))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.551:0.551:0.551) (0.587:0.587:0.587))
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (PORT datac (1.286:1.286:1.286) (1.247:1.247:1.247))
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.727:5.727:5.727) (6.025:6.025:6.025))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT asdata (2.059:2.059:2.059) (2.002:2.002:2.002))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.558:0.558:0.558) (0.592:0.592:0.592))
        (PORT datab (0.558:0.558:0.558) (0.585:0.585:0.585))
        (PORT datac (1.592:1.592:1.592) (1.544:1.544:1.544))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.55:0.55:0.55) (0.579:0.579:0.579))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (1.592:1.592:1.592) (1.544:1.544:1.544))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.848:5.848:5.848) (5.833:5.833:5.833))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.769:0.769:0.769) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.433:0.433:0.433))
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (PORT datac (0.302:0.302:0.302) (0.384:0.384:0.384))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (0.481:0.481:0.481) (0.463:0.463:0.463))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.312:0.312:0.312) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.781:5.781:5.781) (5.756:5.756:5.756))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT asdata (0.768:0.768:0.768) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.925:0.925:0.925) (0.922:0.922:0.922))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.516:0.516:0.516) (0.538:0.538:0.538))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (0.347:0.347:0.347) (0.428:0.428:0.428))
        (PORT datac (0.784:0.784:0.784) (0.705:0.705:0.705))
        (PORT datad (0.885:0.885:0.885) (0.873:0.873:0.873))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.588:5.588:5.588) (5.678:5.678:5.678))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT asdata (1.338:1.338:1.338) (1.328:1.328:1.328))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.433:0.433:0.433))
        (PORT datab (0.557:0.557:0.557) (0.593:0.593:0.593))
        (PORT datac (0.871:0.871:0.871) (0.869:0.869:0.869))
        (PORT datad (0.303:0.303:0.303) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.922:0.922:0.922) (0.897:0.897:0.897))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.871:0.871:0.871) (0.87:0.87:0.87))
        (PORT datad (0.519:0.519:0.519) (0.551:0.551:0.551))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (PORT datab (0.933:0.933:0.933) (0.915:0.915:0.915))
        (PORT datac (0.85:0.85:0.85) (0.847:0.847:0.847))
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.553:5.553:5.553) (5.714:5.714:5.714))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.979:0.979:0.979) (1.007:1.007:1.007))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.574:0.574:0.574) (0.602:0.602:0.602))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.512:0.512:0.512) (0.549:0.549:0.549))
        (PORT datad (0.316:0.316:0.316) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.583:0.583:0.583))
        (PORT datab (0.279:0.279:0.279) (0.304:0.304:0.304))
        (PORT datac (0.515:0.515:0.515) (0.552:0.552:0.552))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.852:5.852:5.852) (5.748:5.748:5.748))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.989:0.989:0.989) (1.006:1.006:1.006))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.451:0.451:0.451))
        (PORT datab (0.344:0.344:0.344) (0.425:0.425:0.425))
        (PORT datac (0.522:0.522:0.522) (0.548:0.548:0.548))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.449:0.449:0.449))
        (PORT datab (0.544:0.544:0.544) (0.575:0.575:0.575))
        (PORT datac (0.525:0.525:0.525) (0.551:0.551:0.551))
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.955:5.955:5.955) (5.887:5.887:5.887))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.436:0.436:0.436))
        (PORT datab (0.911:0.911:0.911) (0.881:0.881:0.881))
        (PORT datac (0.539:0.539:0.539) (0.557:0.557:0.557))
        (PORT datad (0.303:0.303:0.303) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (1.006:1.006:1.006) (1.016:1.016:1.016))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.315:0.315:0.315))
        (PORT datab (0.553:0.553:0.553) (0.572:0.572:0.572))
        (PORT datac (0.544:0.544:0.544) (0.564:0.564:0.564))
        (PORT datad (0.325:0.325:0.325) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.962:0.962:0.962) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.879:5.879:5.879) (5.928:5.928:5.928))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.573:0.573:0.573) (0.6:0.6:0.6))
        (PORT datab (0.343:0.343:0.343) (0.424:0.424:0.424))
        (PORT datac (0.513:0.513:0.513) (0.541:0.541:0.541))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.981:0.981:0.981) (0.999:0.999:0.999))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.471:0.471:0.471))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (0.518:0.518:0.518) (0.546:0.546:0.546))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.863:0.863:0.863) (0.835:0.835:0.835))
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (PORT datad (0.293:0.293:0.293) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.868:5.868:5.868) (5.901:5.901:5.901))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.612:0.612:0.612))
        (PORT datab (0.953:0.953:0.953) (0.942:0.942:0.942))
        (PORT datac (0.798:0.798:0.798) (0.785:0.785:0.785))
        (PORT datad (0.879:0.879:0.879) (0.867:0.867:0.867))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT asdata (1.266:1.266:1.266) (1.243:1.243:1.243))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.834:0.834:0.834))
        (PORT datab (0.941:0.941:0.941) (0.918:0.918:0.918))
        (PORT datac (0.237:0.237:0.237) (0.263:0.263:0.263))
        (PORT datad (0.501:0.501:0.501) (0.523:0.523:0.523))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\[1\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.627:1.627:1.627) (1.552:1.552:1.552))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.266:1.266:1.266) (1.156:1.156:1.156))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.433:0.433:0.433))
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (PORT datac (0.301:0.301:0.301) (0.384:0.384:0.384))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.909:1.909:1.909))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.489:0.489:0.489) (0.479:0.479:0.479))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_a\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.319:0.319:0.319) (0.396:0.396:0.396))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.448:1.448:1.448) (1.324:1.324:1.324))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.446:0.446:0.446))
        (PORT datab (0.346:0.346:0.346) (0.427:0.427:0.427))
        (PORT datac (0.557:0.557:0.557) (0.58:0.58:0.58))
        (PORT datad (0.307:0.307:0.307) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.909:1.909:1.909))
        (PORT asdata (1.024:1.024:1.024) (1.038:1.038:1.038))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.314:0.314:0.314))
        (PORT datab (0.54:0.54:0.54) (0.576:0.576:0.576))
        (PORT datac (0.555:0.555:0.555) (0.577:0.577:0.577))
        (PORT datad (0.313:0.313:0.313) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.653:5.653:5.653) (5.654:5.654:5.654))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.314:0.314:0.314) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT asdata (0.769:0.769:0.769) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.315:0.315:0.315))
        (PORT datab (0.539:0.539:0.539) (0.574:0.574:0.574))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.311:0.311:0.311) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.588:0.588:0.588))
        (PORT datab (0.334:0.334:0.334) (0.41:0.41:0.41))
        (PORT datac (0.294:0.294:0.294) (0.371:0.371:0.371))
        (PORT datad (0.511:0.511:0.511) (0.534:0.534:0.534))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.255:1.255:1.255) (1.157:1.157:1.157))
        (PORT datab (1.185:1.185:1.185) (1.062:1.062:1.062))
        (PORT datac (1.546:1.546:1.546) (1.431:1.431:1.431))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.28:1.28:1.28) (1.256:1.256:1.256))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.77:0.77:0.77) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.573:0.573:0.573) (0.604:0.604:0.604))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.304:0.304:0.304) (0.386:0.386:0.386))
        (PORT datad (0.315:0.315:0.315) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.553:0.553:0.553) (0.584:0.584:0.584))
        (PORT datab (0.28:0.28:0.28) (0.306:0.306:0.306))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.311:0.311:0.311) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.153:1.153:1.153) (1.129:1.129:1.129))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.629:0.629:0.629) (0.652:0.652:0.652))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.302:0.302:0.302) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.769:0.769:0.769) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.635:0.635:0.635) (0.658:0.658:0.658))
        (PORT datab (0.279:0.279:0.279) (0.305:0.305:0.305))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.804:0.804:0.804) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.912:0.912:0.912) (0.903:0.903:0.903))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.448:0.448:0.448))
        (PORT datab (0.583:0.583:0.583) (0.602:0.602:0.602))
        (PORT datac (0.302:0.302:0.302) (0.384:0.384:0.384))
        (PORT datad (0.322:0.322:0.322) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.452:0.452:0.452))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.304:0.304:0.304) (0.388:0.388:0.388))
        (PORT datad (0.802:0.802:0.802) (0.712:0.712:0.712))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.311:1.311:1.311) (1.271:1.271:1.271))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.447:0.447:0.447))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.301:0.301:0.301) (0.386:0.386:0.386))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.497:0.497:0.497) (0.481:0.481:0.481))
        (PORT datab (0.344:0.344:0.344) (0.425:0.425:0.425))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.314:0.314:0.314) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.584:0.584:0.584))
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (PORT datac (0.55:0.55:0.55) (0.567:0.567:0.567))
        (PORT datad (0.948:0.948:0.948) (0.942:0.942:0.942))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.207:1.207:1.207) (1.156:1.156:1.156))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.448:0.448:0.448))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.384:0.384:0.384))
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.449:0.449:0.449))
        (PORT datab (0.279:0.279:0.279) (0.304:0.304:0.304))
        (PORT datac (0.304:0.304:0.304) (0.388:0.388:0.388))
        (PORT datad (0.776:0.776:0.776) (0.745:0.745:0.745))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.193:1.193:1.193) (1.126:1.126:1.126))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.313:0.313:0.313) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.435:0.435:0.435))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.452:0.452:0.452) (0.439:0.439:0.439))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.263:1.263:1.263) (1.217:1.217:1.217))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.584:0.584:0.584) (0.613:0.613:0.613))
        (PORT datab (0.341:0.341:0.341) (0.42:0.42:0.42))
        (PORT datac (0.322:0.322:0.322) (0.401:0.401:0.401))
        (PORT datad (0.302:0.302:0.302) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.58:0.58:0.58) (0.597:0.597:0.597))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.581:0.581:0.581) (0.604:0.604:0.604))
        (PORT datab (0.541:0.541:0.541) (0.499:0.499:0.499))
        (PORT datac (0.298:0.298:0.298) (0.377:0.377:0.377))
        (PORT datad (0.584:0.584:0.584) (0.601:0.601:0.601))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.936:0.936:0.936) (0.928:0.928:0.928))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT asdata (0.978:0.978:0.978) (1.004:1.004:1.004))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.582:0.582:0.582) (0.606:0.606:0.606))
        (PORT datab (0.345:0.345:0.345) (0.427:0.427:0.427))
        (PORT datac (0.511:0.511:0.511) (0.546:0.546:0.546))
        (PORT datad (0.521:0.521:0.521) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (0.568:0.568:0.568) (0.6:0.6:0.6))
        (PORT datac (0.51:0.51:0.51) (0.546:0.546:0.546))
        (PORT datad (0.452:0.452:0.452) (0.429:0.429:0.429))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.919:0.919:0.919) (0.922:0.922:0.922))
        (PORT datab (0.334:0.334:0.334) (0.41:0.41:0.41))
        (PORT datac (0.549:0.549:0.549) (0.573:0.573:0.573))
        (PORT datad (0.293:0.293:0.293) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (1.545:1.545:1.545) (1.485:1.485:1.485))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.575:0.575:0.575) (0.615:0.615:0.615))
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (PORT datac (0.516:0.516:0.516) (0.539:0.539:0.539))
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.984:0.984:0.984) (0.998:0.998:0.998))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.562:0.562:0.562) (0.59:0.59:0.59))
        (PORT datab (0.489:0.489:0.489) (0.473:0.473:0.473))
        (PORT datac (0.298:0.298:0.298) (0.377:0.377:0.377))
        (PORT datad (0.532:0.532:0.532) (0.561:0.561:0.561))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.203:1.203:1.203) (1.139:1.139:1.139))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datab (0.344:0.344:0.344) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.387:0.387:0.387))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.314:0.314:0.314))
        (PORT datab (0.345:0.345:0.345) (0.427:0.427:0.427))
        (PORT datac (0.502:0.502:0.502) (0.535:0.535:0.535))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.146:1.146:1.146) (1.113:1.113:1.113))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.979:0.979:0.979) (0.997:0.997:0.997))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.578:0.578:0.578) (0.601:0.601:0.601))
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (PORT datac (0.512:0.512:0.512) (0.539:0.539:0.539))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.55:0.55:0.55) (0.58:0.58:0.58))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.513:0.513:0.513) (0.54:0.54:0.54))
        (PORT datad (0.314:0.314:0.314) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.822:0.822:0.822) (0.801:0.801:0.801))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.77:0.77:0.77) (0.847:0.847:0.847))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.304:0.304:0.304) (0.389:0.389:0.389))
        (PORT datad (0.545:0.545:0.545) (0.571:0.571:0.571))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.85:0.85:0.85) (0.824:0.824:0.824))
        (PORT datab (0.347:0.347:0.347) (0.429:0.429:0.429))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.546:0.546:0.546) (0.572:0.572:0.572))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.596:0.596:0.596) (0.608:0.608:0.608))
        (PORT datab (0.334:0.334:0.334) (0.41:0.41:0.41))
        (PORT datac (0.506:0.506:0.506) (0.524:0.524:0.524))
        (PORT datad (0.293:0.293:0.293) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT asdata (1.437:1.437:1.437) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT asdata (0.979:0.979:0.979) (1.009:1.009:1.009))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.512:0.512:0.512) (0.551:0.551:0.551))
        (PORT datad (0.323:0.323:0.323) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.601:0.601:0.601))
        (PORT datab (0.576:0.576:0.576) (0.609:0.609:0.609))
        (PORT datac (0.296:0.296:0.296) (0.375:0.375:0.375))
        (PORT datad (0.451:0.451:0.451) (0.428:0.428:0.428))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.893:0.893:0.893) (0.887:0.887:0.887))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.558:0.558:0.558) (0.592:0.592:0.592))
        (PORT datab (0.35:0.35:0.35) (0.437:0.437:0.437))
        (PORT datac (0.517:0.517:0.517) (0.545:0.545:0.545))
        (PORT datad (0.302:0.302:0.302) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT asdata (0.984:0.984:0.984) (1.003:1.003:1.003))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.314:0.314:0.314))
        (PORT datab (0.353:0.353:0.353) (0.441:0.441:0.441))
        (PORT datac (0.517:0.517:0.517) (0.545:0.545:0.545))
        (PORT datad (0.793:0.793:0.793) (0.772:0.772:0.772))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (1.39:1.39:1.39) (1.378:1.378:1.378))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.569:0.569:0.569) (0.604:0.604:0.604))
        (PORT datab (1.208:1.208:1.208) (1.163:1.163:1.163))
        (PORT datac (0.302:0.302:0.302) (0.387:0.387:0.387))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.436:0.436:0.436))
        (PORT datab (1.211:1.211:1.211) (1.166:1.166:1.166))
        (PORT datac (0.447:0.447:0.447) (0.419:0.419:0.419))
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.88:0.88:0.88) (0.896:0.896:0.896))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT asdata (0.77:0.77:0.77) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.435:0.435:0.435))
        (PORT datab (0.353:0.353:0.353) (0.441:0.441:0.441))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.504:0.504:0.504) (0.535:0.535:0.535))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.426:0.426:0.426))
        (PORT datab (0.352:0.352:0.352) (0.44:0.44:0.44))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.443:0.443:0.443) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (PORT datac (0.799:0.799:0.799) (0.779:0.779:0.779))
        (PORT datad (0.507:0.507:0.507) (0.528:0.528:0.528))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.89:0.89:0.89) (0.829:0.829:0.829))
        (PORT datab (0.49:0.49:0.49) (0.465:0.465:0.465))
        (PORT datac (0.731:0.731:0.731) (0.657:0.657:0.657))
        (PORT datad (0.45:0.45:0.45) (0.429:0.429:0.429))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.082:1.082:1.082) (1.033:1.033:1.033))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (0.767:0.767:0.767) (0.84:0.84:0.84))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.435:0.435:0.435))
        (PORT datab (0.344:0.344:0.344) (0.423:0.423:0.423))
        (PORT datac (0.3:0.3:0.3) (0.383:0.383:0.383))
        (PORT datad (0.316:0.316:0.316) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.427:0.427:0.427))
        (PORT datab (0.351:0.351:0.351) (0.434:0.434:0.434))
        (PORT datac (0.306:0.306:0.306) (0.389:0.389:0.389))
        (PORT datad (0.444:0.444:0.444) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (1.371:1.371:1.371) (1.366:1.366:1.366))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.433:0.433:0.433))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.384:0.384:0.384))
        (PORT datad (0.556:0.556:0.556) (0.583:0.583:0.583))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.55:0.55:0.55) (0.584:0.584:0.584))
        (PORT datab (0.279:0.279:0.279) (0.304:0.304:0.304))
        (PORT datac (0.304:0.304:0.304) (0.388:0.388:0.388))
        (PORT datad (0.558:0.558:0.558) (0.586:0.586:0.586))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.337:1.337:1.337) (1.29:1.29:1.29))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datab (0.344:0.344:0.344) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.387:0.387:0.387))
        (PORT datad (0.312:0.312:0.312) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.555:0.555:0.555) (0.58:0.58:0.58))
        (PORT datab (0.348:0.348:0.348) (0.43:0.43:0.43))
        (PORT datac (0.239:0.239:0.239) (0.266:0.266:0.266))
        (PORT datad (0.318:0.318:0.318) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (1.338:1.338:1.338) (1.324:1.324:1.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.447:0.447:0.447))
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (0.771:0.771:0.771) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.492:0.492:0.492) (0.469:0.469:0.469))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (0.305:0.305:0.305) (0.389:0.389:0.389))
        (PORT datad (0.315:0.315:0.315) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.553:0.553:0.553) (0.59:0.59:0.59))
        (PORT datab (0.335:0.335:0.335) (0.411:0.411:0.411))
        (PORT datac (0.291:0.291:0.291) (0.368:0.368:0.368))
        (PORT datad (0.537:0.537:0.537) (0.557:0.557:0.557))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.56:0.56:0.56) (0.583:0.583:0.583))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.433:0.433:0.433))
        (PORT datab (0.345:0.345:0.345) (0.425:0.425:0.425))
        (PORT datac (0.921:0.921:0.921) (0.923:0.923:0.923))
        (PORT datad (0.525:0.525:0.525) (0.554:0.554:0.554))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (1.388:1.388:1.388) (1.382:1.382:1.382))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.491:0.491:0.491) (0.469:0.469:0.469))
        (PORT datab (0.84:0.84:0.84) (0.812:0.812:0.812))
        (PORT datac (0.921:0.921:0.921) (0.924:0.924:0.924))
        (PORT datad (0.529:0.529:0.529) (0.559:0.559:0.559))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.891:0.891:0.891) (0.899:0.899:0.899))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.558:0.558:0.558) (0.594:0.594:0.594))
        (PORT datab (0.566:0.566:0.566) (0.6:0.6:0.6))
        (PORT datac (0.304:0.304:0.304) (0.389:0.389:0.389))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.771:0.771:0.771) (0.847:0.847:0.847))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.438:0.438:0.438))
        (PORT datab (0.278:0.278:0.278) (0.302:0.302:0.302))
        (PORT datac (0.5:0.5:0.5) (0.531:0.531:0.531))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.913:0.913:0.913) (0.896:0.896:0.896))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.431:0.431:0.431))
        (PORT datab (0.342:0.342:0.342) (0.423:0.423:0.423))
        (PORT datac (0.301:0.301:0.301) (0.383:0.383:0.383))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.768:0.768:0.768) (0.841:0.841:0.841))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.284:0.284:0.284) (0.317:0.317:0.317))
        (PORT datab (0.857:0.857:0.857) (0.827:0.827:0.827))
        (PORT datac (0.306:0.306:0.306) (0.389:0.389:0.389))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.942:0.942:0.942) (0.935:0.935:0.935))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.574:0.574:0.574) (0.601:0.601:0.601))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.437:0.437:0.437))
        (PORT datab (0.49:0.49:0.49) (0.475:0.475:0.475))
        (PORT datac (0.296:0.296:0.296) (0.375:0.375:0.375))
        (PORT datad (0.332:0.332:0.332) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.595:0.595:0.595) (0.607:0.607:0.607))
        (PORT datab (0.542:0.542:0.542) (0.564:0.564:0.564))
        (PORT datac (0.292:0.292:0.292) (0.369:0.369:0.369))
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.214:1.214:1.214) (1.18:1.18:1.18))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (1.08:1.08:1.08) (1.101:1.101:1.101))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.592:0.592:0.592) (0.647:0.647:0.647))
        (PORT datab (0.936:0.936:0.936) (0.922:0.922:0.922))
        (PORT datac (0.611:0.611:0.611) (0.642:0.642:0.642))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.658:0.658:0.658) (0.679:0.679:0.679))
        (PORT datab (0.364:0.364:0.364) (0.441:0.441:0.441))
        (PORT datac (0.561:0.561:0.561) (0.614:0.614:0.614))
        (PORT datad (1.43:1.43:1.43) (1.288:1.288:1.288))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.149:1.149:1.149) (1.116:1.116:1.116))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (0.772:0.772:0.772) (0.847:0.847:0.847))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.655:0.655:0.655) (0.678:0.678:0.678))
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (PORT datac (0.306:0.306:0.306) (0.389:0.389:0.389))
        (PORT datad (0.554:0.554:0.554) (0.597:0.597:0.597))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.653:0.653:0.653) (0.676:0.676:0.676))
        (PORT datab (0.28:0.28:0.28) (0.306:0.306:0.306))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.558:0.558:0.558) (0.6:0.6:0.6))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.911:1.911:1.911))
        (PORT asdata (1.88:1.88:1.88) (1.841:1.841:1.841))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.435:0.435:0.435))
        (PORT datab (0.355:0.355:0.355) (0.437:0.437:0.437))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.302:0.302:0.302) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.911:1.911:1.911))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.437:0.437:0.437))
        (PORT datab (0.281:0.281:0.281) (0.306:0.306:0.306))
        (PORT datac (0.51:0.51:0.51) (0.535:0.535:0.535))
        (PORT datad (0.31:0.31:0.31) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.573:1.573:1.573) (1.489:1.489:1.489))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (0.777:0.777:0.777) (0.856:0.856:0.856))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.567:0.567:0.567) (0.603:0.603:0.603))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.312:0.312:0.312) (0.4:0.4:0.4))
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.568:0.568:0.568) (0.604:0.604:0.604))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.31:0.31:0.31) (0.398:0.398:0.398))
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.42:0.42:0.42))
        (PORT datab (0.64:0.64:0.64) (0.663:0.663:0.663))
        (PORT datac (0.294:0.294:0.294) (0.371:0.371:0.371))
        (PORT datad (0.833:0.833:0.833) (0.823:0.823:0.823))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.946:0.946:0.946) (0.936:0.936:0.936))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.43:0.43:0.43))
        (PORT datab (0.359:0.359:0.359) (0.436:0.436:0.436))
        (PORT datac (0.322:0.322:0.322) (0.4:0.4:0.4))
        (PORT datad (0.53:0.53:0.53) (0.553:0.553:0.553))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT asdata (0.789:0.789:0.789) (0.859:0.859:0.859))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.575:0.575:0.575) (0.611:0.611:0.611))
        (PORT datab (1.223:1.223:1.223) (1.111:1.111:1.111))
        (PORT datac (0.543:0.543:0.543) (0.569:0.569:0.569))
        (PORT datad (0.499:0.499:0.499) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.23:1.23:1.23) (1.193:1.193:1.193))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.578:0.578:0.578) (0.601:0.601:0.601))
        (PORT datab (1.199:1.199:1.199) (1.146:1.146:1.146))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.302:0.302:0.302) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT asdata (0.771:0.771:0.771) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.494:0.494:0.494) (0.473:0.473:0.473))
        (PORT datab (1.2:1.2:1.2) (1.148:1.148:1.148))
        (PORT datac (0.305:0.305:0.305) (0.389:0.389:0.389))
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.626:1.626:1.626) (1.555:1.555:1.555))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.433:0.433:0.433))
        (PORT datab (0.354:0.354:0.354) (0.443:0.443:0.443))
        (PORT datac (0.302:0.302:0.302) (0.387:0.387:0.387))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.436:0.436:0.436))
        (PORT datab (0.354:0.354:0.354) (0.443:0.443:0.443))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (0.441:0.441:0.441) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT asdata (1.419:1.419:1.419) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.442:0.442:0.442))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.32:0.32:0.32) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datab (0.345:0.345:0.345) (0.426:0.426:0.426))
        (PORT datac (1.095:1.095:1.095) (0.983:0.983:0.983))
        (PORT datad (0.313:0.313:0.313) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.579:0.579:0.579))
        (PORT datab (0.533:0.533:0.533) (0.561:0.561:0.561))
        (PORT datac (1.172:1.172:1.172) (1.101:1.101:1.101))
        (PORT datad (0.294:0.294:0.294) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.241:1.241:1.241) (1.163:1.163:1.163))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (1.056:1.056:1.056) (0.94:0.94:0.94))
        (PORT datad (0.805:0.805:0.805) (0.755:0.755:0.755))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.956:0.956:0.956) (0.95:0.95:0.95))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (0.77:0.77:0.77) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.436:0.436:0.436))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.304:0.304:0.304) (0.388:0.388:0.388))
        (PORT datad (0.323:0.323:0.323) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.635:0.635:0.635) (0.681:0.681:0.681))
        (PORT datab (0.595:0.595:0.595) (0.626:0.626:0.626))
        (PORT datac (0.306:0.306:0.306) (0.39:0.39:0.39))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.414:1.414:1.414) (1.41:1.41:1.41))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.434:0.434:0.434))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.315:0.315:0.315) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.449:0.449:0.449))
        (PORT datab (0.866:0.866:0.866) (0.844:0.844:0.844))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.243:1.243:1.243) (1.271:1.271:1.271))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (1.022:1.022:1.022) (1.052:1.052:1.052))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.437:0.437:0.437))
        (PORT datab (0.612:0.612:0.612) (0.621:0.621:0.621))
        (PORT datac (0.555:0.555:0.555) (0.595:0.595:0.595))
        (PORT datad (0.558:0.558:0.558) (0.584:0.584:0.584))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.63:0.63:0.63) (0.645:0.645:0.645))
        (PORT datab (0.825:0.825:0.825) (0.807:0.807:0.807))
        (PORT datac (0.557:0.557:0.557) (0.596:0.596:0.596))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (1.948:1.948:1.948) (1.926:1.926:1.926))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (0.767:0.767:0.767) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.355:0.355:0.355) (0.438:0.438:0.438))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.435:0.435:0.435))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (0.449:0.449:0.449) (0.421:0.421:0.421))
        (PORT datad (0.313:0.313:0.313) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.591:0.591:0.591) (0.602:0.602:0.602))
        (PORT datab (0.334:0.334:0.334) (0.41:0.41:0.41))
        (PORT datac (0.499:0.499:0.499) (0.522:0.522:0.522))
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.968:0.968:0.968) (0.959:0.959:0.959))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (0.787:0.787:0.787) (0.857:0.857:0.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.352:0.352:0.352) (0.44:0.44:0.44))
        (PORT datac (0.321:0.321:0.321) (0.4:0.4:0.4))
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.581:0.581:0.581) (0.604:0.604:0.604))
        (PORT datab (0.354:0.354:0.354) (0.442:0.442:0.442))
        (PORT datac (0.506:0.506:0.506) (0.529:0.529:0.529))
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.274:1.274:1.274) (1.232:1.232:1.232))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.434:0.434:0.434))
        (PORT datab (0.565:0.565:0.565) (0.597:0.597:0.597))
        (PORT datac (0.303:0.303:0.303) (0.387:0.387:0.387))
        (PORT datad (0.304:0.304:0.304) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.583:0.583:0.583))
        (PORT datab (0.565:0.565:0.565) (0.597:0.597:0.597))
        (PORT datac (0.305:0.305:0.305) (0.388:0.388:0.388))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (1.696:1.696:1.696) (1.645:1.645:1.645))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (0.769:0.769:0.769) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datab (0.605:0.605:0.605) (0.637:0.637:0.637))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.423:0.423:0.423))
        (PORT datab (0.487:0.487:0.487) (0.468:0.468:0.468))
        (PORT datac (0.304:0.304:0.304) (0.388:0.388:0.388))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fxstate\.FXS_REST\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.854:0.854:0.854) (0.805:0.805:0.805))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.577:0.577:0.577) (0.605:0.605:0.605))
        (PORT datab (0.609:0.609:0.609) (0.62:0.62:0.62))
        (PORT datac (0.302:0.302:0.302) (0.384:0.384:0.384))
        (PORT datad (0.321:0.321:0.321) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.313:0.313:0.313))
        (PORT datab (0.543:0.543:0.543) (0.574:0.574:0.574))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.551:0.551:0.551) (0.574:0.574:0.574))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (PORT datac (0.851:0.851:0.851) (0.845:0.845:0.845))
        (PORT datad (0.51:0.51:0.51) (0.532:0.532:0.532))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.951:0.951:0.951) (0.946:0.946:0.946))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.444:0.444:0.444))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.598:0.598:0.598) (0.636:0.636:0.636))
        (PORT datab (0.279:0.279:0.279) (0.305:0.305:0.305))
        (PORT datac (0.306:0.306:0.306) (0.389:0.389:0.389))
        (PORT datad (0.313:0.313:0.313) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT asdata (1.395:1.395:1.395) (1.392:1.392:1.392))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT asdata (0.767:0.767:0.767) (0.84:0.84:0.84))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.982:0.982:0.982) (0.968:0.968:0.968))
        (PORT datab (0.37:0.37:0.37) (0.454:0.454:0.454))
        (PORT datac (0.301:0.301:0.301) (0.383:0.383:0.383))
        (PORT datad (0.912:0.912:0.912) (0.901:0.901:0.901))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.595:0.595:0.595) (0.638:0.638:0.638))
        (PORT datab (0.371:0.371:0.371) (0.455:0.455:0.455))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.54:0.54:0.54) (0.507:0.507:0.507))
        (PORT datad (1.233:1.233:1.233) (1.153:1.153:1.153))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT asdata (2.409:2.409:2.409) (2.264:2.264:2.264))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.527:0.527:0.527) (0.556:0.556:0.556))
        (PORT datad (0.338:0.338:0.338) (0.419:0.419:0.419))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.946:0.946:0.946) (0.924:0.924:0.924))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.55:0.55:0.55) (0.517:0.517:0.517))
        (PORT datad (1.231:1.231:1.231) (1.15:1.15:1.15))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.582:1.582:1.582) (1.454:1.454:1.454))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.554:0.554:0.554) (0.586:0.586:0.586))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.441:0.441:0.441) (0.426:0.426:0.426))
        (PORT datad (1.233:1.233:1.233) (1.153:1.153:1.153))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.217:1.217:1.217) (1.125:1.125:1.125))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.433:0.433:0.433))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.455:0.455:0.455) (0.432:0.432:0.432))
        (PORT datad (1.229:1.229:1.229) (1.149:1.149:1.149))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.221:1.221:1.221) (1.134:1.134:1.134))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.484:0.484:0.484) (0.472:0.472:0.472))
        (PORT datad (1.233:1.233:1.233) (1.154:1.154:1.154))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.175:1.175:1.175) (1.102:1.102:1.102))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.554:0.554:0.554) (0.576:0.576:0.576))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.29:0.29:0.29) (0.33:0.33:0.33))
        (PORT datad (1.13:1.13:1.13) (1.034:1.034:1.034))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.19:1.19:1.19) (1.122:1.122:1.122))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.806:0.806:0.806) (0.73:0.73:0.73))
        (PORT datad (1.13:1.13:1.13) (1.034:1.034:1.034))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.738:0.738:0.738) (0.76:0.76:0.76))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.556:0.556:0.556) (0.585:0.585:0.585))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.516:0.516:0.516) (0.492:0.492:0.492))
        (PORT datad (1.232:1.232:1.232) (1.152:1.152:1.152))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.193:1.193:1.193) (1.116:1.116:1.116))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.584:0.584:0.584))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.286:0.286:0.286) (0.317:0.317:0.317))
        (PORT datad (1.131:1.131:1.131) (1.036:1.036:1.036))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.968:0.968:0.968) (0.941:0.941:0.941))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.487:0.487:0.487) (0.472:0.472:0.472))
        (PORT datad (1.232:1.232:1.232) (1.153:1.153:1.153))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.974:0.974:0.974) (0.945:0.945:0.945))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.538:0.538:0.538) (0.504:0.504:0.504))
        (PORT datad (1.233:1.233:1.233) (1.154:1.154:1.154))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.246:1.246:1.246) (1.165:1.165:1.165))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.488:0.488:0.488) (0.477:0.477:0.477))
        (PORT datad (1.234:1.234:1.234) (1.155:1.155:1.155))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.993:0.993:0.993) (0.957:0.957:0.957))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.693:1.693:1.693) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.389:0.389:0.389))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.807:0.807:0.807) (0.749:0.749:0.749))
        (PORT datab (0.485:0.485:0.485) (0.473:0.473:0.473))
        (PORT datac (0.809:0.809:0.809) (0.736:0.736:0.736))
        (PORT datad (0.446:0.446:0.446) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.291:0.291:0.291) (0.33:0.33:0.33))
        (PORT datab (0.285:0.285:0.285) (0.316:0.316:0.316))
        (PORT datac (0.264:0.264:0.264) (0.29:0.29:0.29))
        (PORT datad (0.737:0.737:0.737) (0.672:0.672:0.672))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (2.255:2.255:2.255) (2.07:2.07:2.07))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.24:0.24:0.24) (0.259:0.259:0.259))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.59:1.59:1.59) (1.472:1.472:1.472))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.568:0.568:0.568) (0.597:0.597:0.597))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.614:0.614:0.614) (0.619:0.619:0.619))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.493:0.493:0.493) (0.467:0.467:0.467))
        (PORT datad (0.812:0.812:0.812) (0.757:0.757:0.757))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.556:0.556:0.556) (0.581:0.581:0.581))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.486:0.486:0.486) (0.466:0.466:0.466))
        (PORT datad (0.812:0.812:0.812) (0.756:0.756:0.756))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.627:0.627:0.627))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.543:0.543:0.543) (0.502:0.502:0.502))
        (PORT datad (0.816:0.816:0.816) (0.761:0.761:0.761))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.626:0.626:0.626) (0.632:0.632:0.632))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.785:0.785:0.785) (0.705:0.705:0.705))
        (PORT datad (0.812:0.812:0.812) (0.757:0.757:0.757))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.239:0.239:0.239) (0.265:0.265:0.265))
        (PORT datad (0.766:0.766:0.766) (0.695:0.695:0.695))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.759:1.759:1.759) (1.67:1.67:1.67))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.627:0.627:0.627) (0.631:0.631:0.631))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.799:0.799:0.799) (0.737:0.737:0.737))
        (PORT datac (0.272:0.272:0.272) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.754:1.754:1.754) (1.665:1.665:1.665))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (1.221:1.221:1.221) (1.144:1.144:1.144))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (2.255:2.255:2.255) (2.07:2.07:2.07))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.59:1.59:1.59) (1.472:1.472:1.472))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.628:0.628:0.628) (0.642:0.642:0.642))
        (PORT datab (0.367:0.367:0.367) (0.45:0.45:0.45))
        (PORT datad (0.761:0.761:0.761) (0.746:0.746:0.746))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.24:0.24:0.24) (0.266:0.266:0.266))
        (PORT datad (0.767:0.767:0.767) (0.695:0.695:0.695))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.759:1.759:1.759) (1.67:1.67:1.67))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.559:0.559:0.559) (0.585:0.585:0.585))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.49:0.49:0.49) (0.472:0.472:0.472))
        (PORT datad (0.813:0.813:0.813) (0.757:0.757:0.757))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (1.278:1.278:1.278) (1.194:1.194:1.194))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (2.255:2.255:2.255) (2.07:2.07:2.07))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.59:1.59:1.59) (1.472:1.472:1.472))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.626:0.626:0.626) (0.637:0.637:0.637))
        (PORT datab (0.968:0.968:0.968) (0.942:0.942:0.942))
        (PORT datad (0.806:0.806:0.806) (0.766:0.766:0.766))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.471:0.471:0.471))
        (PORT datab (0.287:0.287:0.287) (0.315:0.315:0.315))
        (PORT datac (0.472:0.472:0.472) (0.443:0.443:0.443))
        (PORT datad (0.511:0.511:0.511) (0.533:0.533:0.533))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.94:0.94:0.94) (0.888:0.888:0.888))
        (PORT datab (0.305:0.305:0.305) (0.329:0.329:0.329))
        (PORT datac (0.805:0.805:0.805) (0.753:0.753:0.753))
        (PORT datad (0.29:0.29:0.29) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.632:0.632:0.632) (0.636:0.636:0.636))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.272:0.272:0.272) (0.303:0.303:0.303))
        (PORT datad (0.438:0.438:0.438) (0.416:0.416:0.416))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.754:1.754:1.754) (1.665:1.665:1.665))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.464:0.464:0.464))
        (PORT datab (0.365:0.365:0.365) (0.444:0.444:0.444))
        (PORT datac (0.329:0.329:0.329) (0.414:0.414:0.414))
        (PORT datad (0.331:0.331:0.331) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.459:0.459:0.459))
        (PORT datab (0.367:0.367:0.367) (0.447:0.447:0.447))
        (PORT datac (0.535:0.535:0.535) (0.565:0.565:0.565))
        (PORT datad (0.576:0.576:0.576) (0.593:0.593:0.593))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.638:0.638:0.638))
        (PORT datab (0.367:0.367:0.367) (0.449:0.449:0.449))
        (PORT datac (0.562:0.562:0.562) (0.585:0.585:0.585))
        (PORT datad (0.91:0.91:0.91) (0.895:0.895:0.895))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.472:0.472:0.472))
        (PORT datab (0.81:0.81:0.81) (0.74:0.74:0.74))
        (PORT datac (0.805:0.805:0.805) (0.74:0.74:0.74))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.312:0.312:0.312))
        (PORT datab (0.862:0.862:0.862) (0.827:0.827:0.827))
        (PORT datac (0.474:0.474:0.474) (0.455:0.455:0.455))
        (PORT datad (0.476:0.476:0.476) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.759:1.759:1.759) (1.67:1.67:1.67))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.566:0.566:0.566) (0.585:0.585:0.585))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.493:0.493:0.493) (0.467:0.467:0.467))
        (PORT datad (0.815:0.815:0.815) (0.76:0.76:0.76))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.576:0.576:0.576) (0.598:0.598:0.598))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.449:0.449:0.449) (0.436:0.436:0.436))
        (PORT datad (0.813:0.813:0.813) (0.758:0.758:0.758))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.494:0.494:0.494) (0.468:0.468:0.468))
        (PORT datad (0.813:0.813:0.813) (0.758:0.758:0.758))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.988:1.988:1.988) (1.871:1.871:1.871))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (0.901:0.901:0.901) (0.875:0.875:0.875))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.535:1.535:1.535) (1.427:1.427:1.427))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.601:0.601:0.601) (0.61:0.61:0.61))
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (PORT datad (0.328:0.328:0.328) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.59:1.59:1.59) (1.472:1.472:1.472))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (1.185:1.185:1.185) (1.109:1.109:1.109))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.535:1.535:1.535) (1.427:1.427:1.427))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.458:0.458:0.458))
        (PORT datab (0.588:0.588:0.588) (0.594:0.594:0.594))
        (PORT datad (0.327:0.327:0.327) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.241:0.241:0.241) (0.259:0.259:0.259))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.59:1.59:1.59) (1.472:1.472:1.472))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (1.175:1.175:1.175) (1.097:1.097:1.097))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.535:1.535:1.535) (1.427:1.427:1.427))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.464:0.464:0.464))
        (PORT datab (0.535:0.535:0.535) (0.563:0.563:0.563))
        (PORT datad (0.33:0.33:0.33) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.556:0.556:0.556) (0.569:0.569:0.569))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.535:1.535:1.535) (1.427:1.427:1.427))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (0.943:0.943:0.943) (0.903:0.903:0.903))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.535:1.535:1.535) (1.427:1.427:1.427))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.46:0.46:0.46))
        (PORT datab (0.332:0.332:0.332) (0.407:0.407:0.407))
        (PORT datad (0.578:0.578:0.578) (0.595:0.595:0.595))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.311:0.311:0.311))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (0.235:0.235:0.235) (0.261:0.261:0.261))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.402:0.402:0.402) (0.488:0.488:0.488))
        (PORT datac (0.804:0.804:0.804) (0.752:0.752:0.752))
        (PORT datad (0.483:0.483:0.483) (0.456:0.456:0.456))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.52:0.52:0.52))
        (PORT datab (0.496:0.496:0.496) (0.47:0.47:0.47))
        (PORT datac (0.445:0.445:0.445) (0.429:0.429:0.429))
        (PORT datad (0.445:0.445:0.445) (0.422:0.422:0.422))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.311:0.311:0.311))
        (PORT datab (0.47:0.47:0.47) (0.453:0.453:0.453))
        (PORT datac (0.847:0.847:0.847) (0.807:0.807:0.807))
        (PORT datad (0.237:0.237:0.237) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.316:0.316:0.316) (0.353:0.353:0.353))
        (PORT datab (0.329:0.329:0.329) (0.365:0.365:0.365))
        (PORT datac (0.362:0.362:0.362) (0.453:0.453:0.453))
        (PORT datad (0.87:0.87:0.87) (0.83:0.83:0.83))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.883:0.883:0.883) (0.834:0.834:0.834))
        (PORT datad (0.845:0.845:0.845) (0.792:0.792:0.792))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (1.317:1.317:1.317) (1.262:1.262:1.262))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.625:0.625:0.625) (0.644:0.644:0.644))
        (PORT datab (0.372:0.372:0.372) (0.454:0.454:0.454))
        (PORT datac (1.942:1.942:1.942) (1.806:1.806:1.806))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT asdata (1.665:1.665:1.665) (1.676:1.676:1.676))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT asdata (1.048:1.048:1.048) (1.071:1.071:1.071))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.677:0.677:0.677) (0.698:0.698:0.698))
        (PORT datab (0.343:0.343:0.343) (0.424:0.424:0.424))
        (PORT datac (0.58:0.58:0.58) (0.612:0.612:0.612))
        (PORT datad (0.302:0.302:0.302) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.449:0.449:0.449))
        (PORT datab (0.82:0.82:0.82) (0.812:0.812:0.812))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|regoutff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.477:0.477:0.477) (0.451:0.451:0.451))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (PORT datac (1.183:1.183:1.183) (1.148:1.148:1.148))
        (PORT datad (0.509:0.509:0.509) (0.53:0.53:0.53))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.269:1.269:1.269) (1.226:1.226:1.226))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.435:0.435:0.435))
        (PORT datab (0.352:0.352:0.352) (0.435:0.435:0.435))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.321:0.321:0.321) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.313:0.313:0.313))
        (PORT datab (0.543:0.543:0.543) (0.574:0.574:0.574))
        (PORT datac (0.304:0.304:0.304) (0.388:0.388:0.388))
        (PORT datad (0.313:0.313:0.313) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.9:0.9:0.9) (0.896:0.896:0.896))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.433:0.433:0.433))
        (PORT datab (0.345:0.345:0.345) (0.425:0.425:0.425))
        (PORT datac (0.303:0.303:0.303) (0.385:0.385:0.385))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT asdata (0.769:0.769:0.769) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.315:0.315:0.315))
        (PORT datab (0.539:0.539:0.539) (0.574:0.574:0.574))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.186:1.186:1.186) (1.21:1.21:1.21))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT asdata (1.016:1.016:1.016) (1.029:1.029:1.029))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.921:0.921:0.921) (0.924:0.924:0.924))
        (PORT datab (0.923:0.923:0.923) (0.928:0.928:0.928))
        (PORT datac (0.549:0.549:0.549) (0.572:0.572:0.572))
        (PORT datad (0.303:0.303:0.303) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.614:0.614:0.614) (0.623:0.623:0.623))
        (PORT datab (0.927:0.927:0.927) (0.932:0.932:0.932))
        (PORT datac (0.508:0.508:0.508) (0.532:0.532:0.532))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (1.636:1.636:1.636) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.611:0.611:0.611) (0.663:0.663:0.663))
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (PORT datac (0.303:0.303:0.303) (0.388:0.388:0.388))
        (PORT datad (0.512:0.512:0.512) (0.538:0.538:0.538))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.614:0.614:0.614) (0.666:0.666:0.666))
        (PORT datab (0.345:0.345:0.345) (0.427:0.427:0.427))
        (PORT datac (0.506:0.506:0.506) (0.534:0.534:0.534))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.42:0.42:0.42))
        (PORT datab (0.334:0.334:0.334) (0.411:0.411:0.411))
        (PORT datac (0.293:0.293:0.293) (0.37:0.37:0.37))
        (PORT datad (0.877:0.877:0.877) (0.872:0.872:0.872))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.813:0.813:0.813))
        (PORT datab (0.28:0.28:0.28) (0.306:0.306:0.306))
        (PORT datac (0.815:0.815:0.815) (0.763:0.763:0.763))
        (PORT datad (0.828:0.828:0.828) (0.771:0.771:0.771))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slcs_n\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.922:0.922:0.922) (0.895:0.895:0.895))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.394:1.394:1.394) (1.244:1.244:1.244))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.435:0.435:0.435))
        (PORT datab (0.344:0.344:0.344) (0.423:0.423:0.423))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.927:0.927:0.927) (0.921:0.921:0.921))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (0.345:0.345:0.345) (0.426:0.426:0.426))
        (PORT datac (0.451:0.451:0.451) (0.427:0.427:0.427))
        (PORT datad (0.927:0.927:0.927) (0.921:0.921:0.921))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_pktend_n\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.288:1.288:1.288) (1.244:1.244:1.244))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.265:0.265:0.265) (0.291:0.291:0.291))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.575:0.575:0.575) (0.602:0.602:0.602))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.436:0.436:0.436))
        (PORT datab (0.486:0.486:0.486) (0.468:0.468:0.468))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (0.329:0.329:0.329) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_flagd\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.669:0.669:0.669) (0.778:0.778:0.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.877:5.877:5.877) (5.736:5.736:5.736))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.56:0.56:0.56) (0.587:0.587:0.587))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.302:0.302:0.302) (0.387:0.387:0.387))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.868:0.868:0.868) (0.858:0.858:0.858))
        (PORT datab (0.343:0.343:0.343) (0.424:0.424:0.424))
        (PORT datac (0.518:0.518:0.518) (0.541:0.541:0.541))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.919:1.919:1.919))
        (PORT asdata (0.918:0.918:0.918) (0.896:0.896:0.896))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fx3_flagc\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.668:0.668:0.668) (0.777:0.777:0.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.786:5.786:5.786) (5.684:5.684:5.684))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.574:0.574:0.574) (0.602:0.602:0.602))
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (PORT datac (0.511:0.511:0.511) (0.548:0.548:0.548))
        (PORT datad (0.316:0.316:0.316) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT asdata (0.979:0.979:0.979) (1.006:1.006:1.006))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.553:0.553:0.553) (0.586:0.586:0.586))
        (PORT datac (0.829:0.829:0.829) (0.812:0.812:0.812))
        (PORT datad (0.314:0.314:0.314) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.602:0.602:0.602) (0.611:0.611:0.611))
        (PORT datab (0.335:0.335:0.335) (0.411:0.411:0.411))
        (PORT datad (0.539:0.539:0.539) (0.559:0.559:0.559))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slrd_n\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.854:1.854:1.854) (1.79:1.79:1.79))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.244:0.244:0.244) (0.265:0.265:0.265))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT asdata (1.372:1.372:1.372) (1.346:1.346:1.346))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.583:0.583:0.583) (0.613:0.613:0.613))
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (PORT datac (0.904:0.904:0.904) (0.887:0.887:0.887))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (0.482:0.482:0.482) (0.465:0.465:0.465))
        (PORT datac (0.903:0.903:0.903) (0.886:0.886:0.886))
        (PORT datad (0.314:0.314:0.314) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_slwr_n\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.848:1.848:1.848) (1.768:1.768:1.768))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.86:0.86:0.86) (0.793:0.793:0.793))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.911:1.911:1.911))
        (PORT asdata (0.982:0.982:0.982) (1.003:1.003:1.003))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datab (0.349:0.349:0.349) (0.432:0.432:0.432))
        (PORT datac (0.515:0.515:0.515) (0.544:0.544:0.544))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.426:0.426:0.426))
        (PORT datab (0.556:0.556:0.556) (0.582:0.582:0.582))
        (PORT datac (0.785:0.785:0.785) (0.702:0.702:0.702))
        (PORT datad (0.316:0.316:0.316) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_sloe_n\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.221:1.221:1.221) (1.17:1.17:1.17))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.796:0.796:0.796) (0.737:0.737:0.737))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.435:0.435:0.435))
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (0.345:0.345:0.345) (0.426:0.426:0.426))
        (PORT datac (0.451:0.451:0.451) (0.427:0.427:0.427))
        (PORT datad (0.316:0.316:0.316) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.572:1.572:1.572) (1.482:1.482:1.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.911:1.911:1.911))
        (PORT asdata (0.982:0.982:0.982) (1:1:1))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.56:0.56:0.56) (0.595:0.595:0.595))
        (PORT datab (1.001:1.001:1.001) (0.975:0.975:0.975))
        (PORT datac (0.515:0.515:0.515) (0.543:0.543:0.543))
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.582:0.582:0.582))
        (PORT datab (1.001:1.001:1.001) (0.975:0.975:0.975))
        (PORT datac (0.515:0.515:0.515) (0.543:0.543:0.543))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.422:0.422:0.422))
        (PORT datab (0.537:0.537:0.537) (0.567:0.567:0.567))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (0.855:0.855:0.855) (0.851:0.851:0.851))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2.061:2.061:2.061) (1.966:1.966:1.966))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.432:0.432:0.432))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.513:0.513:0.513) (0.54:0.54:0.54))
        (PORT datad (0.522:0.522:0.522) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.98:0.98:0.98) (0.999:0.999:0.999))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.494:0.494:0.494) (0.476:0.476:0.476))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.515:0.515:0.515) (0.542:0.542:0.542))
        (PORT datad (0.523:0.523:0.523) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.129:1.129:1.129) (1.091:1.091:1.091))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.569:0.569:0.569) (0.605:0.605:0.605))
        (PORT datab (0.344:0.344:0.344) (0.423:0.423:0.423))
        (PORT datac (1.152:1.152:1.152) (1.104:1.104:1.104))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.619:1.619:1.619) (1.562:1.562:1.562))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.315:0.315:0.315))
        (PORT datab (0.545:0.545:0.545) (0.576:0.576:0.576))
        (PORT datac (1.155:1.155:1.155) (1.107:1.107:1.107))
        (PORT datad (0.317:0.317:0.317) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.279:1.279:1.279) (1.259:1.259:1.259))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.982:0.982:0.982) (1.002:1.002:1.002))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.445:0.445:0.445))
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (PORT datac (0.514:0.514:0.514) (0.544:0.544:0.544))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.564:0.564:0.564) (0.598:0.598:0.598))
        (PORT datab (0.339:0.339:0.339) (0.416:0.416:0.416))
        (PORT datac (0.315:0.315:0.315) (0.406:0.406:0.406))
        (PORT datad (0.759:0.759:0.759) (0.693:0.693:0.693))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u3_usb_controller\|fx3_dir\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.246:1.246:1.246) (1.216:1.216:1.216))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.878:0.878:0.878) (0.825:0.825:0.825))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.576:0.576:0.576) (0.604:0.604:0.604))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.437:0.437:0.437))
        (PORT datab (0.279:0.279:0.279) (0.304:0.304:0.304))
        (PORT datac (0.507:0.507:0.507) (0.535:0.535:0.535))
        (PORT datad (0.332:0.332:0.332) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.422:0.422:0.422))
        (PORT datab (0.529:0.529:0.529) (0.555:0.555:0.555))
        (PORT datac (0.533:0.533:0.533) (0.555:0.555:0.555))
        (PORT datad (0.501:0.501:0.501) (0.525:0.525:0.525))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.642:5.642:5.642) (5.596:5.596:5.596))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT asdata (0.767:0.767:0.767) (0.841:0.841:0.841))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.444:0.444:0.444))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.3:0.3:0.3) (0.383:0.383:0.383))
        (PORT datad (0.322:0.322:0.322) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datab (0.479:0.479:0.479) (0.461:0.461:0.461))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.312:0.312:0.312) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.753:5.753:5.753) (5.798:5.798:5.798))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.433:0.433:0.433))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.301:0.301:0.301) (0.384:0.384:0.384))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.53:0.53:0.53) (0.532:0.532:0.532))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (0.307:0.307:0.307) (0.39:0.39:0.39))
        (PORT datad (0.315:0.315:0.315) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.594:5.594:5.594) (5.572:5.572:5.572))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.434:0.434:0.434))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.303:0.303:0.303) (0.387:0.387:0.387))
        (PORT datad (1.149:1.149:1.149) (1.18:1.18:1.18))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.437:0.437:0.437))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.843:0.843:0.843) (0.821:0.821:0.821))
        (PORT datad (1.15:1.15:1.15) (1.181:1.181:1.181))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.929:5.929:5.929) (5.811:5.811:5.811))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.433:0.433:0.433))
        (PORT datab (0.352:0.352:0.352) (0.439:0.439:0.439))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT asdata (0.767:0.767:0.767) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.438:0.438:0.438))
        (PORT datab (0.353:0.353:0.353) (0.441:0.441:0.441))
        (PORT datac (0.453:0.453:0.453) (0.426:0.426:0.426))
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.574:0.574:0.574))
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (PORT datac (0.865:0.865:0.865) (0.855:0.855:0.855))
        (PORT datad (0.293:0.293:0.293) (0.362:0.362:0.362))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.939:0.939:0.939) (0.87:0.87:0.87))
        (PORT datac (1.272:1.272:1.272) (1.176:1.176:1.176))
        (PORT datad (0.809:0.809:0.809) (0.758:0.758:0.758))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.199:1.199:1.199) (1.118:1.118:1.118))
        (PORT datab (0.95:0.95:0.95) (0.886:0.886:0.886))
        (PORT datac (1.092:1.092:1.092) (0.99:0.99:0.99))
        (PORT datad (1.256:1.256:1.256) (1.16:1.16:1.16))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.552:5.552:5.552) (5.602:5.602:5.602))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT asdata (0.77:0.77:0.77) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.977:0.977:0.977))
        (PORT datab (0.563:0.563:0.563) (0.595:0.595:0.595))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.303:0.303:0.303) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.981:0.981:0.981) (0.979:0.979:0.979))
        (PORT datab (0.552:0.552:0.552) (0.57:0.57:0.57))
        (PORT datac (0.305:0.305:0.305) (0.388:0.388:0.388))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.679:5.679:5.679) (5.733:5.733:5.733))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.948:0.948:0.948) (0.962:0.962:0.962))
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (PORT datac (0.302:0.302:0.302) (0.385:0.385:0.385))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT asdata (0.769:0.769:0.769) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.475:0.475:0.475))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.314:0.314:0.314) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.941:5.941:5.941) (6.039:6.039:6.039))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.642:0.642:0.642) (0.653:0.653:0.653))
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (PORT datac (0.301:0.301:0.301) (0.384:0.384:0.384))
        (PORT datad (0.311:0.311:0.311) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.11:1.11:1.11) (0.997:0.997:0.997))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.303:0.303:0.303) (0.386:0.386:0.386))
        (PORT datad (0.312:0.312:0.312) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.792:5.792:5.792) (5.839:5.839:5.839))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.431:0.431:0.431))
        (PORT datab (0.948:0.948:0.948) (0.942:0.942:0.942))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT asdata (0.767:0.767:0.767) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.488:0.488:0.488) (0.474:0.474:0.474))
        (PORT datab (0.346:0.346:0.346) (0.427:0.427:0.427))
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (PORT datad (0.885:0.885:0.885) (0.891:0.891:0.891))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.42:0.42:0.42))
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (PORT datac (0.924:0.924:0.924) (0.918:0.918:0.918))
        (PORT datad (0.293:0.293:0.293) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.865:5.865:5.865) (5.798:5.798:5.798))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT asdata (0.772:0.772:0.772) (0.847:0.847:0.847))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.452:0.452:0.452))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.306:0.306:0.306) (0.39:0.39:0.39))
        (PORT datad (0.551:0.551:0.551) (0.592:0.592:0.592))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.453:0.453:0.453))
        (PORT datab (0.537:0.537:0.537) (0.571:0.571:0.571))
        (PORT datac (0.307:0.307:0.307) (0.39:0.39:0.39))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.534:5.534:5.534) (5.492:5.492:5.492))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.447:0.447:0.447))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.303:0.303:0.303) (0.387:0.387:0.387))
        (PORT datad (0.313:0.313:0.313) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.434:0.434:0.434))
        (PORT datab (0.28:0.28:0.28) (0.305:0.305:0.305))
        (PORT datac (0.838:0.838:0.838) (0.839:0.839:0.839))
        (PORT datad (0.311:0.311:0.311) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.775:5.775:5.775) (5.723:5.723:5.723))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT asdata (0.769:0.769:0.769) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.434:0.434:0.434))
        (PORT datab (0.915:0.915:0.915) (0.916:0.916:0.916))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.589:0.589:0.589) (0.635:0.635:0.635))
        (PORT datab (0.918:0.918:0.918) (0.92:0.92:0.92))
        (PORT datac (0.306:0.306:0.306) (0.39:0.39:0.39))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.638:5.638:5.638) (5.627:5.627:5.627))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.436:0.436:0.436))
        (PORT datab (0.344:0.344:0.344) (0.424:0.424:0.424))
        (PORT datac (0.303:0.303:0.303) (0.388:0.388:0.388))
        (PORT datad (0.311:0.311:0.311) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.435:0.435:0.435))
        (PORT datab (0.356:0.356:0.356) (0.439:0.439:0.439))
        (PORT datac (0.543:0.543:0.543) (0.588:0.588:0.588))
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (PORT datab (0.896:0.896:0.896) (0.89:0.89:0.89))
        (PORT datac (1.12:1.12:1.12) (1.133:1.133:1.133))
        (PORT datad (0.293:0.293:0.293) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.798:5.798:5.798) (6.106:6.106:6.106))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT asdata (0.77:0.77:0.77) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.436:0.436:0.436))
        (PORT datab (1.284:1.284:1.284) (1.22:1.22:1.22))
        (PORT datac (0.304:0.304:0.304) (0.387:0.387:0.387))
        (PORT datad (0.303:0.303:0.303) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.864:0.864:0.864) (0.854:0.854:0.854))
        (PORT datab (1.288:1.288:1.288) (1.225:1.225:1.225))
        (PORT datac (0.302:0.302:0.302) (0.384:0.384:0.384))
        (PORT datad (0.24:0.24:0.24) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.882:5.882:5.882) (5.956:5.956:5.956))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.576:0.576:0.576) (0.603:0.603:0.603))
        (PORT datab (0.344:0.344:0.344) (0.425:0.425:0.425))
        (PORT datac (1.053:1.053:1.053) (1.082:1.082:1.082))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT asdata (1.52:1.52:1.52) (1.541:1.541:1.541))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.547:0.547:0.547) (0.514:0.514:0.514))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.055:1.055:1.055) (1.085:1.085:1.085))
        (PORT datad (0.313:0.313:0.313) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT asdata (6.332:6.332:6.332) (6.344:6.344:6.344))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT asdata (0.768:0.768:0.768) (0.843:0.843:0.843))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.602:0.602:0.602))
        (PORT datab (0.344:0.344:0.344) (0.425:0.425:0.425))
        (PORT datac (0.301:0.301:0.301) (0.386:0.386:0.386))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.436:0.436:0.436))
        (PORT datab (0.905:0.905:0.905) (0.88:0.88:0.88))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.314:0.314:0.314) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.681:5.681:5.681) (5.646:5.646:5.646))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.434:0.434:0.434))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.304:0.304:0.304) (0.389:0.389:0.389))
        (PORT datad (0.314:0.314:0.314) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT asdata (0.77:0.77:0.77) (0.846:0.846:0.846))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.357:0.357:0.357) (0.448:0.448:0.448))
        (PORT datab (0.346:0.346:0.346) (0.427:0.427:0.427))
        (PORT datac (0.237:0.237:0.237) (0.264:0.264:0.264))
        (PORT datad (0.547:0.547:0.547) (0.579:0.579:0.579))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.596:0.596:0.596) (0.608:0.608:0.608))
        (PORT datab (0.334:0.334:0.334) (0.41:0.41:0.41))
        (PORT datac (0.506:0.506:0.506) (0.524:0.524:0.524))
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.85:5.85:5.85) (5.916:5.916:5.916))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.449:0.449:0.449))
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (PORT datac (0.306:0.306:0.306) (0.39:0.39:0.39))
        (PORT datad (0.305:0.305:0.305) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT asdata (0.772:0.772:0.772) (0.847:0.847:0.847))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.541:0.541:0.541) (0.577:0.577:0.577))
        (PORT datac (0.307:0.307:0.307) (0.39:0.39:0.39))
        (PORT datad (0.316:0.316:0.316) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.835:5.835:5.835) (5.704:5.704:5.704))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.944:0.944:0.944) (0.94:0.94:0.94))
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (PORT datac (0.301:0.301:0.301) (0.384:0.384:0.384))
        (PORT datad (0.302:0.302:0.302) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.945:0.945:0.945) (0.941:0.941:0.941))
        (PORT datab (0.812:0.812:0.812) (0.739:0.739:0.739))
        (PORT datac (0.305:0.305:0.305) (0.388:0.388:0.388))
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.796:5.796:5.796) (5.825:5.825:5.825))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.447:0.447:0.447))
        (PORT datab (0.352:0.352:0.352) (0.434:0.434:0.434))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT asdata (0.768:0.768:0.768) (0.844:0.844:0.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.494:0.494:0.494) (0.475:0.475:0.475))
        (PORT datab (0.345:0.345:0.345) (0.426:0.426:0.426))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6.004:6.004:6.004) (6.041:6.041:6.041))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT asdata (0.769:0.769:0.769) (0.845:0.845:0.845))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.639:0.639:0.639) (0.648:0.648:0.648))
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (PORT datac (0.303:0.303:0.303) (0.388:0.388:0.388))
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.897:0.897:0.897) (0.879:0.879:0.879))
        (PORT datab (0.345:0.345:0.345) (0.426:0.426:0.426))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.331:0.331:0.331) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (PORT datab (0.882:0.882:0.882) (0.868:0.868:0.868))
        (PORT datac (0.909:0.909:0.909) (0.895:0.895:0.895))
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.898:0.898:0.898) (0.841:0.841:0.841))
        (PORT datab (1.293:1.293:1.293) (1.198:1.198:1.198))
        (PORT datac (0.828:0.828:0.828) (0.781:0.781:0.781))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.296:1.296:1.296) (1.273:1.273:1.273))
        (PORT datad (0.313:0.313:0.313) (0.394:0.394:0.394))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.853:0.853:0.853) (0.806:0.806:0.806))
        (PORT datab (0.277:0.277:0.277) (0.301:0.301:0.301))
        (PORT datac (1.146:1.146:1.146) (1.071:1.071:1.071))
        (PORT datad (0.447:0.447:0.447) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.937:1.937:1.937) (1.905:1.905:1.905))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.442:0.442:0.442))
        (PORT datab (0.349:0.349:0.349) (0.434:0.434:0.434))
        (PORT datad (0.966:0.966:0.966) (0.956:0.956:0.956))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.564:0.564:0.564) (0.59:0.59:0.59))
        (PORT datac (1.223:1.223:1.223) (1.148:1.148:1.148))
        (PORT datad (0.338:0.338:0.338) (0.418:0.418:0.418))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT asdata (1.585:1.585:1.585) (1.448:1.448:1.448))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (2.255:2.255:2.255) (2.07:2.07:2.07))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.337:0.337:0.337) (0.421:0.421:0.421))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.314:0.314:0.314))
        (PORT datab (0.304:0.304:0.304) (0.328:0.328:0.328))
        (PORT datac (0.801:0.801:0.801) (0.75:0.75:0.75))
        (PORT datad (0.247:0.247:0.247) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.313:0.313:0.313) (0.35:0.35:0.35))
        (PORT datab (0.33:0.33:0.33) (0.366:0.366:0.366))
        (PORT datac (0.358:0.358:0.358) (0.448:0.448:0.448))
        (PORT datad (0.868:0.868:0.868) (0.828:0.828:0.828))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.599:0.599:0.599) (0.634:0.634:0.634))
        (PORT datab (0.844:0.844:0.844) (0.789:0.789:0.789))
        (PORT datad (0.482:0.482:0.482) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.754:1.754:1.754) (1.665:1.665:1.665))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.62:0.62:0.62) (0.638:0.638:0.638))
        (PORT datab (0.925:0.925:0.925) (0.859:0.859:0.859))
        (PORT datad (0.942:0.942:0.942) (0.946:0.946:0.946))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (PORT ena (1.317:1.317:1.317) (1.262:1.262:1.262))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.844:0.844:0.844) (0.791:0.791:0.791))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.131:1.131:1.131))
        (PORT datab (0.805:0.805:0.805) (0.736:0.736:0.736))
        (PORT datad (0.446:0.446:0.446) (0.422:0.422:0.422))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.716:0.716:0.716) (0.65:0.65:0.65))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.47:0.47:0.47))
        (PORT datad (0.943:0.943:0.943) (0.948:0.948:0.948))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (2.026:2.026:2.026) (1.894:1.894:1.894))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.755:1.755:1.755) (1.672:1.672:1.672))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.265:0.265:0.265) (0.282:0.282:0.282))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.755:1.755:1.755) (1.672:1.672:1.672))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.478:0.478:0.478) (0.454:0.454:0.454))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.966:0.966:0.966) (0.938:0.938:0.938))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.972:1.972:1.972) (1.851:1.851:1.851))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.973:0.973:0.973) (0.944:0.944:0.944))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.972:1.972:1.972) (1.851:1.851:1.851))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.94:0.94:0.94) (0.943:0.943:0.943))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.525:1.525:1.525) (1.391:1.391:1.391))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.536:0.536:0.536) (0.56:0.56:0.56))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.805:0.805:0.805) (0.78:0.78:0.78))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.83:0.83:0.83) (0.792:0.792:0.792))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.051:1.051:1.051) (1.058:1.058:1.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.983:0.983:0.983) (1.008:1.008:1.008))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.049:1.049:1.049) (1.055:1.055:1.055))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.027:1.027:1.027) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.513:0.513:0.513) (0.542:0.542:0.542))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.902:0.902:0.902) (0.882:0.882:0.882))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.001:1.001:1.001) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.569:0.569:0.569) (0.586:0.586:0.586))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.299:1.299:1.299) (1.276:1.276:1.276))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.947:0.947:0.947) (0.944:0.944:0.944))
        (PORT datab (1.346:1.346:1.346) (1.317:1.317:1.317))
        (PORT datac (1.337:1.337:1.337) (1.299:1.299:1.299))
        (PORT datad (0.906:0.906:0.906) (0.858:0.858:0.858))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.433:0.433:0.433))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.345:1.345:1.345) (1.298:1.298:1.298))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.345:1.345:1.345) (1.298:1.298:1.298))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.346:1.346:1.346) (1.299:1.299:1.299))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.424:0.424:0.424))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.347:1.347:1.347) (1.3:1.3:1.3))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.433:0.433:0.433))
        (PORT datab (0.342:0.342:0.342) (0.425:0.425:0.425))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.444:0.444:0.444))
        (PORT datab (0.282:0.282:0.282) (0.313:0.313:0.313))
        (PORT datac (0.308:0.308:0.308) (0.397:0.397:0.397))
        (PORT datad (0.309:0.309:0.309) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.539:1.539:1.539) (1.43:1.43:1.43))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (1.615:1.615:1.615) (1.543:1.543:1.543))
        (PORT datad (0.258:0.258:0.258) (0.288:0.288:0.288))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.344:1.344:1.344) (1.296:1.296:1.296))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.435:0.435:0.435))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.344:1.344:1.344) (1.297:1.297:1.297))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.345:1.345:1.345) (1.297:1.297:1.297))
        (PORT sload (1.038:1.038:1.038) (1.124:1.124:1.124))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.309:0.309:0.309) (0.399:0.399:0.399))
        (PORT datad (0.311:0.311:0.311) (0.394:0.394:0.394))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.448:0.448:0.448))
        (PORT datab (0.288:0.288:0.288) (0.319:0.319:0.319))
        (PORT datac (0.239:0.239:0.239) (0.266:0.266:0.266))
        (PORT datad (0.783:0.783:0.783) (0.721:0.721:0.721))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.816:0.816:0.816) (0.884:0.884:0.884))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.436:0.436:0.436))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.816:0.816:0.816) (0.885:0.885:0.885))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.817:0.817:0.817) (0.886:0.886:0.886))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.818:0.818:0.818) (0.887:0.887:0.887))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.819:0.819:0.819) (0.888:0.888:0.888))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.821:0.821:0.821) (0.89:0.89:0.89))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.822:0.822:0.822) (0.891:0.891:0.891))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.822:0.822:0.822) (0.892:0.892:0.892))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.823:0.823:0.823) (0.893:0.893:0.893))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.824:0.824:0.824) (0.894:0.894:0.894))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.825:0.825:0.825) (0.895:0.895:0.895))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.519:0.519:0.519) (0.556:0.556:0.556))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.826:0.826:0.826) (0.896:0.896:0.896))
        (PORT sload (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (1.236:1.236:1.236) (1.17:1.17:1.17))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.265:0.265:0.265) (0.283:0.283:0.283))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.496:0.496:0.496) (0.522:0.522:0.522))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.614:1.614:1.614) (1.54:1.54:1.54))
        (PORT d[1] (1.39:1.39:1.39) (1.359:1.359:1.359))
        (PORT clk (2.32:2.32:2.32) (2.345:2.345:2.345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.593:2.593:2.593) (2.487:2.487:2.487))
        (PORT d[1] (4.079:4.079:4.079) (3.867:3.867:3.867))
        (PORT d[2] (1.754:1.754:1.754) (1.701:1.701:1.701))
        (PORT d[3] (4.219:4.219:4.219) (3.961:3.961:3.961))
        (PORT d[4] (1.399:1.399:1.399) (1.36:1.36:1.36))
        (PORT d[5] (1.707:1.707:1.707) (1.628:1.628:1.628))
        (PORT d[6] (2.849:2.849:2.849) (2.931:2.931:2.931))
        (PORT d[7] (3.479:3.479:3.479) (3.351:3.351:3.351))
        (PORT d[8] (3.084:3.084:3.084) (2.923:2.923:2.923))
        (PORT d[9] (2.078:2.078:2.078) (1.983:1.983:1.983))
        (PORT d[10] (2.593:2.593:2.593) (2.458:2.458:2.458))
        (PORT d[11] (2.161:2.161:2.161) (2.043:2.043:2.043))
        (PORT clk (2.316:2.316:2.316) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.72:1.72:1.72) (1.625:1.625:1.625))
        (PORT clk (2.316:2.316:2.316) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.345:2.345:2.345))
        (PORT d[0] (2.427:2.427:2.427) (2.339:2.339:2.339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.722:3.722:3.722) (3.532:3.532:3.532))
        (PORT d[1] (1.648:1.648:1.648) (1.574:1.574:1.574))
        (PORT d[2] (3.643:3.643:3.643) (3.438:3.438:3.438))
        (PORT d[3] (1.845:1.845:1.845) (1.771:1.771:1.771))
        (PORT d[4] (3.279:3.279:3.279) (3.316:3.316:3.316))
        (PORT d[5] (3.432:3.432:3.432) (3.292:3.292:3.292))
        (PORT d[6] (3.562:3.562:3.562) (3.443:3.443:3.443))
        (PORT d[7] (2.607:2.607:2.607) (2.541:2.541:2.541))
        (PORT d[8] (3.713:3.713:3.713) (3.519:3.519:3.519))
        (PORT d[9] (1.818:1.818:1.818) (1.755:1.755:1.755))
        (PORT d[10] (3.092:3.092:3.092) (3.093:3.093:3.093))
        (PORT d[11] (2.109:2.109:2.109) (1.978:1.978:1.978))
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (PORT ena (5.145:5.145:5.145) (4.959:4.959:4.959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (PORT d[0] (5.145:5.145:5.145) (4.959:4.959:4.959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.803:5.803:5.803) (5.783:5.783:5.783))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.628:5.628:5.628) (5.622:5.622:5.622))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.899:1.899:1.899) (1.907:1.907:1.907))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.868:0.868:0.868) (0.865:0.865:0.865))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.927:0.927:0.927) (0.929:0.929:0.929))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.794:1.794:1.794) (1.788:1.788:1.788))
        (PORT d[1] (1.712:1.712:1.712) (1.646:1.646:1.646))
        (PORT clk (2.316:2.316:2.316) (2.343:2.343:2.343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.16:2.16:2.16) (2.086:2.086:2.086))
        (PORT d[1] (3.281:3.281:3.281) (3.114:3.114:3.114))
        (PORT d[2] (1.736:1.736:1.736) (1.686:1.686:1.686))
        (PORT d[3] (3.505:3.505:3.505) (3.305:3.305:3.305))
        (PORT d[4] (2.62:2.62:2.62) (2.531:2.531:2.531))
        (PORT d[5] (2.187:2.187:2.187) (2.087:2.087:2.087))
        (PORT d[6] (2.803:2.803:2.803) (2.884:2.884:2.884))
        (PORT d[7] (2.632:2.632:2.632) (2.548:2.548:2.548))
        (PORT d[8] (2.681:2.681:2.681) (2.54:2.54:2.54))
        (PORT d[9] (2.072:2.072:2.072) (1.992:1.992:1.992))
        (PORT d[10] (2.396:2.396:2.396) (2.247:2.247:2.247))
        (PORT d[11] (2.086:2.086:2.086) (1.976:1.976:1.976))
        (PORT clk (2.312:2.312:2.312) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.508:3.508:3.508) (3.493:3.493:3.493))
        (PORT clk (2.312:2.312:2.312) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.316:2.316:2.316) (2.343:2.343:2.343))
        (PORT d[0] (4.216:4.216:4.216) (4.207:4.207:4.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.293:3.293:3.293) (3.143:3.143:3.143))
        (PORT d[1] (2.38:2.38:2.38) (2.252:2.252:2.252))
        (PORT d[2] (2.074:2.074:2.074) (1.968:1.968:1.968))
        (PORT d[3] (2.659:2.659:2.659) (2.527:2.527:2.527))
        (PORT d[4] (3.254:3.254:3.254) (3.295:3.295:3.295))
        (PORT d[5] (2.985:2.985:2.985) (2.873:2.873:2.873))
        (PORT d[6] (3.112:3.112:3.112) (3.014:3.014:3.014))
        (PORT d[7] (2.279:2.279:2.279) (2.235:2.235:2.235))
        (PORT d[8] (3.278:3.278:3.278) (3.113:3.113:3.113))
        (PORT d[9] (2.601:2.601:2.601) (2.487:2.487:2.487))
        (PORT d[10] (3.227:3.227:3.227) (3.192:3.192:3.192))
        (PORT d[11] (2.475:2.475:2.475) (2.319:2.319:2.319))
        (PORT clk (2.277:2.277:2.277) (2.262:2.262:2.262))
        (PORT ena (4.778:4.778:4.778) (4.617:4.617:4.617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.262:2.262:2.262))
        (PORT d[0] (4.778:4.778:4.778) (4.617:4.617:4.617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.263:2.263:2.263))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.263:2.263:2.263))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.263:2.263:2.263))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.539:1.539:1.539) (1.429:1.429:1.429))
        (PORT datab (3.613:3.613:3.613) (3.649:3.649:3.649))
        (PORT datad (0.257:0.257:0.257) (0.287:0.287:0.287))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.8:5.8:5.8) (5.777:5.777:5.777))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.725:5.725:5.725) (6.024:6.024:6.024))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.347:1.347:1.347) (1.305:1.305:1.305))
        (PORT d[1] (1.744:1.744:1.744) (1.679:1.679:1.679))
        (PORT clk (2.318:2.318:2.318) (2.342:2.342:2.342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.976:2.976:2.976) (2.84:2.84:2.84))
        (PORT d[1] (1.668:1.668:1.668) (1.597:1.597:1.597))
        (PORT d[2] (3.953:3.953:3.953) (3.687:3.687:3.687))
        (PORT d[3] (4:4:4) (3.761:3.761:3.761))
        (PORT d[4] (3.869:3.869:3.869) (3.76:3.76:3.76))
        (PORT d[5] (2.028:2.028:2.028) (1.939:1.939:1.939))
        (PORT d[6] (3.694:3.694:3.694) (3.771:3.771:3.771))
        (PORT d[7] (3.941:3.941:3.941) (3.791:3.791:3.791))
        (PORT d[8] (2.031:2.031:2.031) (1.915:1.915:1.915))
        (PORT d[9] (3.555:3.555:3.555) (3.342:3.342:3.342))
        (PORT d[10] (1.721:1.721:1.721) (1.669:1.669:1.669))
        (PORT d[11] (2.052:2.052:2.052) (1.953:1.953:1.953))
        (PORT clk (2.314:2.314:2.314) (2.337:2.337:2.337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.764:1.764:1.764) (1.666:1.666:1.666))
        (PORT clk (2.314:2.314:2.314) (2.337:2.337:2.337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.342:2.342:2.342))
        (PORT d[0] (2.436:2.436:2.436) (2.348:2.348:2.348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.343:2.343:2.343))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.343:2.343:2.343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.343:2.343:2.343))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.343:2.343:2.343))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.777:1.777:1.777) (1.715:1.715:1.715))
        (PORT d[1] (2.071:2.071:2.071) (1.944:1.944:1.944))
        (PORT d[2] (4.496:4.496:4.496) (4.239:4.239:4.239))
        (PORT d[3] (1.803:1.803:1.803) (1.728:1.728:1.728))
        (PORT d[4] (3.238:3.238:3.238) (3.279:3.279:3.279))
        (PORT d[5] (2.173:2.173:2.173) (2.095:2.095:2.095))
        (PORT d[6] (3.935:3.935:3.935) (3.794:3.794:3.794))
        (PORT d[7] (3.018:3.018:3.018) (2.922:2.922:2.922))
        (PORT d[8] (2.915:2.915:2.915) (2.725:2.725:2.725))
        (PORT d[9] (2.164:2.164:2.164) (2.051:2.051:2.051))
        (PORT d[10] (3.866:3.866:3.866) (3.813:3.813:3.813))
        (PORT d[11] (2.972:2.972:2.972) (2.86:2.86:2.86))
        (PORT clk (2.286:2.286:2.286) (2.27:2.27:2.27))
        (PORT ena (3.18:3.18:3.18) (3.011:3.011:3.011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.286:2.286:2.286) (2.27:2.27:2.27))
        (PORT d[0] (3.18:3.18:3.18) (3.011:3.011:3.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.271:2.271:2.271))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.271:2.271:2.271))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.271:2.271:2.271))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.689:5.689:5.689) (5.662:5.662:5.662))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.675:5.675:5.675) (5.78:5.78:5.78))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (0.976:0.976:0.976) (0.997:0.997:0.997))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.129:1.129:1.129) (1.083:1.083:1.083))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.383:1.383:1.383) (1.349:1.349:1.349))
        (PORT d[1] (2.027:2.027:2.027) (1.936:1.936:1.936))
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.829:1.829:1.829) (1.764:1.764:1.764))
        (PORT d[1] (4.095:4.095:4.095) (3.882:3.882:3.882))
        (PORT d[2] (1.362:1.362:1.362) (1.327:1.327:1.327))
        (PORT d[3] (1.24:1.24:1.24) (1.197:1.197:1.197))
        (PORT d[4] (1.752:1.752:1.752) (1.667:1.667:1.667))
        (PORT d[5] (2.069:2.069:2.069) (1.971:1.971:1.971))
        (PORT d[6] (4.114:4.114:4.114) (4.165:4.165:4.165))
        (PORT d[7] (3.545:3.545:3.545) (3.42:3.42:3.42))
        (PORT d[8] (3.478:3.478:3.478) (3.287:3.287:3.287))
        (PORT d[9] (2.029:2.029:2.029) (1.935:1.935:1.935))
        (PORT d[10] (1.355:1.355:1.355) (1.324:1.324:1.324))
        (PORT d[11] (1.636:1.636:1.636) (1.561:1.561:1.561))
        (PORT clk (2.318:2.318:2.318) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.064:2.064:2.064) (1.936:1.936:1.936))
        (PORT clk (2.318:2.318:2.318) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
        (PORT d[0] (2.433:2.433:2.433) (2.35:2.35:2.35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.355:1.355:1.355) (1.303:1.303:1.303))
        (PORT d[1] (1.337:1.337:1.337) (1.283:1.283:1.283))
        (PORT d[2] (1.369:1.369:1.369) (1.323:1.323:1.323))
        (PORT d[3] (1.442:1.442:1.442) (1.398:1.398:1.398))
        (PORT d[4] (3.253:3.253:3.253) (3.293:3.293:3.293))
        (PORT d[5] (1.438:1.438:1.438) (1.403:1.403:1.403))
        (PORT d[6] (3.532:3.532:3.532) (3.418:3.418:3.418))
        (PORT d[7] (3.062:3.062:3.062) (2.972:2.972:2.972))
        (PORT d[8] (4.002:4.002:4.002) (3.795:3.795:3.795))
        (PORT d[9] (1.391:1.391:1.391) (1.351:1.351:1.351))
        (PORT d[10] (3.486:3.486:3.486) (3.461:3.461:3.461))
        (PORT d[11] (1.374:1.374:1.374) (1.325:1.325:1.325))
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (PORT ena (2.79:2.79:2.79) (2.654:2.654:2.654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (PORT d[0] (2.79:2.79:2.79) (2.654:2.654:2.654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.794:5.794:5.794) (5.781:5.781:5.781))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.912:5.912:5.912) (5.792:5.792:5.792))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT asdata (0.763:0.763:0.763) (0.833:0.833:0.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.228:1.228:1.228) (1.182:1.182:1.182))
        (PORT d[1] (1.337:1.337:1.337) (1.291:1.291:1.291))
        (PORT clk (2.325:2.325:2.325) (2.351:2.351:2.351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.572:2.572:2.572) (2.46:2.46:2.46))
        (PORT d[1] (3.281:3.281:3.281) (3.349:3.349:3.349))
        (PORT d[2] (2.188:2.188:2.188) (2.092:2.092:2.092))
        (PORT d[3] (3.899:3.899:3.899) (3.646:3.646:3.646))
        (PORT d[4] (3.438:3.438:3.438) (3.358:3.358:3.358))
        (PORT d[5] (2.435:2.435:2.435) (2.323:2.323:2.323))
        (PORT d[6] (3.268:3.268:3.268) (3.367:3.367:3.367))
        (PORT d[7] (2.114:2.114:2.114) (2.029:2.029:2.029))
        (PORT d[8] (2.409:2.409:2.409) (2.263:2.263:2.263))
        (PORT d[9] (3.176:3.176:3.176) (2.99:2.99:2.99))
        (PORT d[10] (2.217:2.217:2.217) (2.135:2.135:2.135))
        (PORT d[11] (2.476:2.476:2.476) (2.353:2.353:2.353))
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.017:3.017:3.017) (2.997:2.997:2.997))
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.325:2.325:2.325) (2.351:2.351:2.351))
        (PORT d[0] (3.724:3.724:3.724) (3.711:3.711:3.711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.326:2.326:2.326) (2.352:2.352:2.352))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.326:2.326:2.326) (2.352:2.352:2.352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.326:2.326:2.326) (2.352:2.352:2.352))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.326:2.326:2.326) (2.352:2.352:2.352))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.162:3.162:3.162) (2.964:2.964:2.964))
        (PORT d[1] (2.865:2.865:2.865) (2.686:2.686:2.686))
        (PORT d[2] (2.575:2.575:2.575) (2.453:2.453:2.453))
        (PORT d[3] (2.677:2.677:2.677) (2.55:2.55:2.55))
        (PORT d[4] (3.363:3.363:3.363) (3.403:3.403:3.403))
        (PORT d[5] (2.608:2.608:2.608) (2.497:2.497:2.497))
        (PORT d[6] (2.897:2.897:2.897) (2.785:2.785:2.785))
        (PORT d[7] (2.853:2.853:2.853) (2.674:2.674:2.674))
        (PORT d[8] (2.491:2.491:2.491) (2.366:2.366:2.366))
        (PORT d[9] (2.952:2.952:2.952) (2.779:2.779:2.779))
        (PORT d[10] (2.675:2.675:2.675) (2.749:2.749:2.749))
        (PORT d[11] (2.566:2.566:2.566) (2.478:2.478:2.478))
        (PORT clk (2.286:2.286:2.286) (2.27:2.27:2.27))
        (PORT ena (3.228:3.228:3.228) (3.071:3.071:3.071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.286:2.286:2.286) (2.27:2.27:2.27))
        (PORT d[0] (3.228:3.228:3.228) (3.071:3.071:3.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.271:2.271:2.271))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.271:2.271:2.271))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.271:2.271:2.271))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.516:5.516:5.516) (5.565:5.565:5.565))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT asdata (1.405:1.405:1.405) (1.4:1.4:1.4))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.639:5.639:5.639) (5.815:5.815:5.815))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT asdata (0.76:0.76:0.76) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.018:1.018:1.018) (1.015:1.015:1.015))
        (PORT d[1] (1.011:1.011:1.011) (1.004:1.004:1.004))
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.823:1.823:1.823) (1.757:1.757:1.757))
        (PORT d[1] (1.226:1.226:1.226) (1.186:1.186:1.186))
        (PORT d[2] (1.618:1.618:1.618) (1.536:1.536:1.536))
        (PORT d[3] (1.252:1.252:1.252) (1.209:1.209:1.209))
        (PORT d[4] (2.108:2.108:2.108) (1.984:1.984:1.984))
        (PORT d[5] (2.023:2.023:2.023) (1.928:1.928:1.928))
        (PORT d[6] (4.113:4.113:4.113) (4.164:4.164:4.164))
        (PORT d[7] (3.515:3.515:3.515) (3.391:3.391:3.391))
        (PORT d[8] (1.722:1.722:1.722) (1.627:1.627:1.627))
        (PORT d[9] (2.013:2.013:2.013) (1.918:1.918:1.918))
        (PORT d[10] (1.441:1.441:1.441) (1.406:1.406:1.406))
        (PORT d[11] (1.65:1.65:1.65) (1.578:1.578:1.578))
        (PORT clk (2.318:2.318:2.318) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.693:1.693:1.693) (1.595:1.595:1.595))
        (PORT clk (2.318:2.318:2.318) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
        (PORT d[0] (2.4:2.4:2.4) (2.309:2.309:2.309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.758:1.758:1.758) (1.691:1.691:1.691))
        (PORT d[1] (2.042:2.042:2.042) (1.921:1.921:1.921))
        (PORT d[2] (1.737:1.737:1.737) (1.655:1.655:1.655))
        (PORT d[3] (1.843:1.843:1.843) (1.763:1.763:1.763))
        (PORT d[4] (3.247:3.247:3.247) (3.289:3.289:3.289))
        (PORT d[5] (2.104:2.104:2.104) (1.978:1.978:1.978))
        (PORT d[6] (4.033:4.033:4.033) (3.887:3.887:3.887))
        (PORT d[7] (2.99:2.99:2.99) (2.898:2.898:2.898))
        (PORT d[8] (1.701:1.701:1.701) (1.628:1.628:1.628))
        (PORT d[9] (2.168:2.168:2.168) (2.047:2.047:2.047))
        (PORT d[10] (3.499:3.499:3.499) (3.477:3.477:3.477))
        (PORT d[11] (3.35:3.35:3.35) (3.208:3.208:3.208))
        (PORT clk (2.289:2.289:2.289) (2.276:2.276:2.276))
        (PORT ena (2.751:2.751:2.751) (2.618:2.618:2.618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.276:2.276:2.276))
        (PORT d[0] (2.751:2.751:2.751) (2.618:2.618:2.618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.277:2.277:2.277))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.277:2.277:2.277))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.277:2.277:2.277))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.531:5.531:5.531) (5.634:5.634:5.634))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.866:5.866:5.866) (5.906:5.906:5.906))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.909:0.909:0.909) (0.908:0.908:0.908))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.339:1.339:1.339) (1.283:1.283:1.283))
        (PORT d[1] (1.337:1.337:1.337) (1.297:1.297:1.297))
        (PORT clk (2.318:2.318:2.318) (2.343:2.343:2.343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.577:2.577:2.577) (2.467:2.467:2.467))
        (PORT d[1] (3.169:3.169:3.169) (3.217:3.217:3.217))
        (PORT d[2] (3.465:3.465:3.465) (3.25:3.25:3.25))
        (PORT d[3] (3.976:3.976:3.976) (3.733:3.733:3.733))
        (PORT d[4] (3.457:3.457:3.457) (3.376:3.376:3.376))
        (PORT d[5] (2.053:2.053:2.053) (1.968:1.968:1.968))
        (PORT d[6] (3.67:3.67:3.67) (3.745:3.745:3.745))
        (PORT d[7] (2.526:2.526:2.526) (2.389:2.389:2.389))
        (PORT d[8] (2.424:2.424:2.424) (2.284:2.284:2.284))
        (PORT d[9] (3.557:3.557:3.557) (3.348:3.348:3.348))
        (PORT d[10] (2.145:2.145:2.145) (2.057:2.057:2.057))
        (PORT d[11] (2.074:2.074:2.074) (1.979:1.979:1.979))
        (PORT clk (2.314:2.314:2.314) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.133:2.133:2.133) (2.013:2.013:2.013))
        (PORT clk (2.314:2.314:2.314) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.343:2.343:2.343))
        (PORT d[0] (3.728:3.728:3.728) (3.725:3.725:3.725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.344:2.344:2.344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.211:2.211:2.211) (2.118:2.118:2.118))
        (PORT d[1] (2.471:2.471:2.471) (2.324:2.324:2.324))
        (PORT d[2] (2.226:2.226:2.226) (2.124:2.124:2.124))
        (PORT d[3] (2.258:2.258:2.258) (2.162:2.162:2.162))
        (PORT d[4] (3.283:3.283:3.283) (3.325:3.325:3.325))
        (PORT d[5] (2.204:2.204:2.204) (2.129:2.129:2.129))
        (PORT d[6] (2.423:2.423:2.423) (2.345:2.345:2.345))
        (PORT d[7] (2.444:2.444:2.444) (2.296:2.296:2.296))
        (PORT d[8] (3.325:3.325:3.325) (3.114:3.114:3.114))
        (PORT d[9] (2.609:2.609:2.609) (2.466:2.466:2.466))
        (PORT d[10] (3.366:3.366:3.366) (3.371:3.371:3.371))
        (PORT d[11] (2.575:2.575:2.575) (2.488:2.488:2.488))
        (PORT clk (2.278:2.278:2.278) (2.265:2.265:2.265))
        (PORT ena (2.819:2.819:2.819) (2.688:2.688:2.688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.265:2.265:2.265))
        (PORT d[0] (2.819:2.819:2.819) (2.688:2.688:2.688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.884:5.884:5.884) (5.958:5.958:5.958))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.615:5.615:5.615) (5.596:5.596:5.596))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.9:0.9:0.9) (0.902:0.902:0.902))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.808:1.808:1.808) (1.802:1.802:1.802))
        (PORT d[1] (1.478:1.478:1.478) (1.442:1.442:1.442))
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.796:1.796:1.796) (1.733:1.733:1.733))
        (PORT d[1] (4.091:4.091:4.091) (3.879:3.879:3.879))
        (PORT d[2] (1.731:1.731:1.731) (1.658:1.658:1.658))
        (PORT d[3] (4.333:4.333:4.333) (4.074:4.074:4.074))
        (PORT d[4] (1.382:1.382:1.382) (1.327:1.327:1.327))
        (PORT d[5] (1.25:1.25:1.25) (1.201:1.201:1.201))
        (PORT d[6] (2.84:2.84:2.84) (2.921:2.921:2.921))
        (PORT d[7] (3.535:3.535:3.535) (3.41:3.41:3.41))
        (PORT d[8] (3.128:3.128:3.128) (2.967:2.967:2.967))
        (PORT d[9] (1.237:1.237:1.237) (1.193:1.193:1.193))
        (PORT d[10] (2.16:2.16:2.16) (2.053:2.053:2.053))
        (PORT d[11] (1.243:1.243:1.243) (1.195:1.195:1.195))
        (PORT clk (2.318:2.318:2.318) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.748:1.748:1.748) (1.652:1.652:1.652))
        (PORT clk (2.318:2.318:2.318) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
        (PORT d[0] (2.455:2.455:2.455) (2.366:2.366:2.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.708:1.708:1.708) (1.627:1.627:1.627))
        (PORT d[1] (1.605:1.605:1.605) (1.527:1.527:1.527))
        (PORT d[2] (4.089:4.089:4.089) (3.859:3.859:3.859))
        (PORT d[3] (2.195:2.195:2.195) (2.078:2.078:2.078))
        (PORT d[4] (3.242:3.242:3.242) (3.283:3.283:3.283))
        (PORT d[5] (3.765:3.765:3.765) (3.601:3.601:3.601))
        (PORT d[6] (3.566:3.566:3.566) (3.448:3.448:3.448))
        (PORT d[7] (3.092:3.092:3.092) (3.001:3.001:3.001))
        (PORT d[8] (3.682:3.682:3.682) (3.501:3.501:3.501))
        (PORT d[9] (1.837:1.837:1.837) (1.77:1.77:1.77))
        (PORT d[10] (3.144:3.144:3.144) (3.139:3.139:3.139))
        (PORT d[11] (2.048:2.048:2.048) (1.914:1.914:1.914))
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (PORT ena (5.223:5.223:5.223) (5.033:5.033:5.033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (PORT d[0] (5.223:5.223:5.223) (5.033:5.033:5.033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.776:5.776:5.776) (5.816:5.816:5.816))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.546:0.546:0.546) (0.561:0.561:0.561))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.528:0.528:0.528) (0.547:0.547:0.547))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.799:5.799:5.799) (6.107:6.107:6.107))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.297:1.297:1.297) (1.254:1.254:1.254))
        (PORT d[1] (0.96:0.96:0.96) (0.932:0.932:0.932))
        (PORT clk (2.327:2.327:2.327) (2.354:2.354:2.354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.356:2.356:2.356) (2.237:2.237:2.237))
        (PORT d[1] (3.255:3.255:3.255) (3.325:3.325:3.325))
        (PORT d[2] (3.507:3.507:3.507) (3.286:3.286:3.286))
        (PORT d[3] (4.308:4.308:4.308) (4.012:4.012:4.012))
        (PORT d[4] (3.018:3.018:3.018) (2.967:2.967:2.967))
        (PORT d[5] (2.834:2.834:2.834) (2.693:2.693:2.693))
        (PORT d[6] (3.26:3.26:3.26) (3.358:3.358:3.358))
        (PORT d[7] (2.179:2.179:2.179) (2.09:2.09:2.09))
        (PORT d[8] (2.833:2.833:2.833) (2.659:2.659:2.659))
        (PORT d[9] (3.122:3.122:3.122) (2.935:2.935:2.935))
        (PORT d[10] (2.98:2.98:2.98) (2.82:2.82:2.82))
        (PORT d[11] (2.523:2.523:2.523) (2.397:2.397:2.397))
        (PORT clk (2.323:2.323:2.323) (2.349:2.349:2.349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.972:2.972:2.972) (2.963:2.963:2.963))
        (PORT clk (2.323:2.323:2.323) (2.349:2.349:2.349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.327:2.327:2.327) (2.354:2.354:2.354))
        (PORT d[0] (3.679:3.679:3.679) (3.677:3.677:3.677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.328:2.328:2.328) (2.355:2.355:2.355))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.328:2.328:2.328) (2.355:2.355:2.355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.328:2.328:2.328) (2.355:2.355:2.355))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.328:2.328:2.328) (2.355:2.355:2.355))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.119:3.119:3.119) (2.921:2.921:2.921))
        (PORT d[1] (2.959:2.959:2.959) (2.767:2.767:2.767))
        (PORT d[2] (2.934:2.934:2.934) (2.772:2.772:2.772))
        (PORT d[3] (2.655:2.655:2.655) (2.532:2.532:2.532))
        (PORT d[4] (3.648:3.648:3.648) (3.684:3.684:3.684))
        (PORT d[5] (2.577:2.577:2.577) (2.473:2.473:2.473))
        (PORT d[6] (2.864:2.864:2.864) (2.756:2.756:2.756))
        (PORT d[7] (2.865:2.865:2.865) (2.688:2.688:2.688))
        (PORT d[8] (2.48:2.48:2.48) (2.359:2.359:2.359))
        (PORT d[9] (2.904:2.904:2.904) (2.739:2.739:2.739))
        (PORT d[10] (2.688:2.688:2.688) (2.764:2.764:2.764))
        (PORT d[11] (2.511:2.511:2.511) (2.421:2.421:2.421))
        (PORT clk (2.288:2.288:2.288) (2.275:2.275:2.275))
        (PORT ena (3.268:3.268:3.268) (3.109:3.109:3.109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.288:2.288:2.288) (2.275:2.275:2.275))
        (PORT d[0] (3.268:3.268:3.268) (3.109:3.109:3.109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.276:2.276:2.276))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.276:2.276:2.276))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.276:2.276:2.276))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.834:5.834:5.834) (5.703:5.703:5.703))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT asdata (0.761:0.761:0.761) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.907:5.907:5.907) (5.975:5.975:5.975))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.921:1.921:1.921))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.996:0.996:0.996) (0.979:0.979:0.979))
        (PORT d[1] (1.019:1.019:1.019) (1.018:1.018:1.018))
        (PORT clk (2.316:2.316:2.316) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.01:3.01:3.01) (2.871:2.871:2.871))
        (PORT d[1] (1.705:1.705:1.705) (1.634:1.634:1.634))
        (PORT d[2] (3.952:3.952:3.952) (3.686:3.686:3.686))
        (PORT d[3] (4.033:4.033:4.033) (3.792:3.792:3.792))
        (PORT d[4] (3.851:3.851:3.851) (3.745:3.745:3.745))
        (PORT d[5] (2.043:2.043:2.043) (1.957:1.957:1.957))
        (PORT d[6] (3.693:3.693:3.693) (3.771:3.771:3.771))
        (PORT d[7] (3.911:3.911:3.911) (3.762:3.762:3.762))
        (PORT d[8] (2.03:2.03:2.03) (1.916:1.916:1.916))
        (PORT d[9] (3.589:3.589:3.589) (3.373:3.373:3.373))
        (PORT d[10] (1.81:1.81:1.81) (1.752:1.752:1.752))
        (PORT d[11] (2.066:2.066:2.066) (1.969:1.969:1.969))
        (PORT clk (2.312:2.312:2.312) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.771:1.771:1.771) (1.675:1.675:1.675))
        (PORT clk (2.312:2.312:2.312) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.316:2.316:2.316) (2.34:2.34:2.34))
        (PORT d[0] (2.445:2.445:2.445) (2.357:2.357:2.357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.341:2.341:2.341))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.341:2.341:2.341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.341:2.341:2.341))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.341:2.341:2.341))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.173:2.173:2.173) (2.08:2.08:2.08))
        (PORT d[1] (2.862:2.862:2.862) (2.684:2.684:2.684))
        (PORT d[2] (2.153:2.153:2.153) (2.046:2.046:2.046))
        (PORT d[3] (2.269:2.269:2.269) (2.168:2.168:2.168))
        (PORT d[4] (3.28:3.28:3.28) (3.321:3.321:3.321))
        (PORT d[5] (2.226:2.226:2.226) (2.144:2.144:2.144))
        (PORT d[6] (2.399:2.399:2.399) (2.318:2.318:2.318))
        (PORT d[7] (2.454:2.454:2.454) (2.302:2.302:2.302))
        (PORT d[8] (2.106:2.106:2.106) (2.006:2.006:2.006))
        (PORT d[9] (2.574:2.574:2.574) (2.431:2.431:2.431))
        (PORT d[10] (3.709:3.709:3.709) (3.69:3.69:3.69))
        (PORT d[11] (2.972:2.972:2.972) (2.86:2.86:2.86))
        (PORT clk (2.284:2.284:2.284) (2.268:2.268:2.268))
        (PORT ena (2.844:2.844:2.844) (2.709:2.709:2.709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.284:2.284:2.284) (2.268:2.268:2.268))
        (PORT d[0] (2.844:2.844:2.844) (2.709:2.709:2.709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.285:2.285:2.285) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.285:2.285:2.285) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.285:2.285:2.285) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.662:5.662:5.662) (5.604:5.604:5.604))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.19:1.19:1.19) (1.133:1.133:1.133))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT asdata (1.018:1.018:1.018) (1.032:1.032:1.032))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.799:5.799:5.799) (5.842:5.842:5.842))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.206:1.206:1.206) (1.156:1.156:1.156))
        (PORT d[1] (1.016:1.016:1.016) (0.99:0.99:0.99))
        (PORT clk (2.32:2.32:2.32) (2.343:2.343:2.343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.336:1.336:1.336) (1.308:1.308:1.308))
        (PORT d[1] (1.665:1.665:1.665) (1.592:1.592:1.592))
        (PORT d[2] (1.745:1.745:1.745) (1.687:1.687:1.687))
        (PORT d[3] (4.394:4.394:4.394) (4.128:4.128:4.128))
        (PORT d[4] (3.869:3.869:3.869) (3.761:3.761:3.761))
        (PORT d[5] (1.675:1.675:1.675) (1.593:1.593:1.593))
        (PORT d[6] (4.163:4.163:4.163) (4.209:4.209:4.209))
        (PORT d[7] (1.352:1.352:1.352) (1.328:1.328:1.328))
        (PORT d[8] (2.026:2.026:2.026) (1.91:1.91:1.91))
        (PORT d[9] (3.968:3.968:3.968) (3.728:3.728:3.728))
        (PORT d[10] (1.743:1.743:1.743) (1.676:1.676:1.676))
        (PORT d[11] (1.658:1.658:1.658) (1.587:1.587:1.587))
        (PORT clk (2.316:2.316:2.316) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.73:1.73:1.73) (1.625:1.625:1.625))
        (PORT clk (2.316:2.316:2.316) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.343:2.343:2.343))
        (PORT d[0] (2.437:2.437:2.437) (2.339:2.339:2.339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.344:2.344:2.344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.776:1.776:1.776) (1.714:1.714:1.714))
        (PORT d[1] (2.837:2.837:2.837) (2.66:2.66:2.66))
        (PORT d[2] (1.823:1.823:1.823) (1.742:1.742:1.742))
        (PORT d[3] (1.833:1.833:1.833) (1.757:1.757:1.757))
        (PORT d[4] (3.236:3.236:3.236) (3.277:3.277:3.277))
        (PORT d[5] (1.806:1.806:1.806) (1.755:1.755:1.755))
        (PORT d[6] (1.975:1.975:1.975) (1.934:1.934:1.934))
        (PORT d[7] (3.453:3.453:3.453) (3.336:3.336:3.336))
        (PORT d[8] (2.929:2.929:2.929) (2.738:2.738:2.738))
        (PORT d[9] (2.212:2.212:2.212) (2.094:2.094:2.094))
        (PORT d[10] (3.756:3.756:3.756) (3.733:3.733:3.733))
        (PORT d[11] (2.954:2.954:2.954) (2.836:2.836:2.836))
        (PORT clk (2.287:2.287:2.287) (2.275:2.275:2.275))
        (PORT ena (2.384:2.384:2.384) (2.285:2.285:2.285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.287:2.287:2.287) (2.275:2.275:2.275))
        (PORT d[0] (2.384:2.384:2.384) (2.285:2.285:2.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.288:2.288:2.288) (2.276:2.276:2.276))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.288:2.288:2.288) (2.276:2.276:2.276))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.288:2.288:2.288) (2.276:2.276:2.276))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.864:5.864:5.864) (5.797:5.797:5.797))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.312:1.312:1.312) (1.255:1.255:1.255))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.764:5.764:5.764) (5.742:5.742:5.742))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.924:1.924:1.924) (1.936:1.936:1.936))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.548:0.548:0.548) (0.564:0.564:0.564))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.229:1.229:1.229) (1.167:1.167:1.167))
        (PORT d[1] (1.337:1.337:1.337) (1.298:1.298:1.298))
        (PORT clk (2.329:2.329:2.329) (2.355:2.355:2.355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.122:2.122:2.122) (2.046:2.046:2.046))
        (PORT d[1] (3.286:3.286:3.286) (3.356:3.356:3.356))
        (PORT d[2] (3.084:3.084:3.084) (2.901:2.901:2.901))
        (PORT d[3] (3.927:3.927:3.927) (3.676:3.676:3.676))
        (PORT d[4] (3.075:3.075:3.075) (3.015:3.015:3.015))
        (PORT d[5] (2.455:2.455:2.455) (2.344:2.344:2.344))
        (PORT d[6] (3.245:3.245:3.245) (3.341:3.341:3.341))
        (PORT d[7] (2.889:2.889:2.889) (2.724:2.724:2.724))
        (PORT d[8] (2.802:2.802:2.802) (2.635:2.635:2.635))
        (PORT d[9] (2.723:2.723:2.723) (2.56:2.56:2.56))
        (PORT d[10] (2.573:2.573:2.573) (2.452:2.452:2.452))
        (PORT d[11] (2.483:2.483:2.483) (2.361:2.361:2.361))
        (PORT clk (2.325:2.325:2.325) (2.35:2.35:2.35))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.546:2.546:2.546) (2.392:2.392:2.392))
        (PORT clk (2.325:2.325:2.325) (2.35:2.35:2.35))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.329:2.329:2.329) (2.355:2.355:2.355))
        (PORT d[0] (3.253:3.253:3.253) (3.106:3.106:3.106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.33:2.33:2.33) (2.356:2.356:2.356))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.33:2.33:2.33) (2.356:2.356:2.356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.33:2.33:2.33) (2.356:2.356:2.356))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.33:2.33:2.33) (2.356:2.356:2.356))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.415:2.415:2.415) (2.285:2.285:2.285))
        (PORT d[1] (2.912:2.912:2.912) (2.728:2.728:2.728))
        (PORT d[2] (2.661:2.661:2.661) (2.54:2.54:2.54))
        (PORT d[3] (2.661:2.661:2.661) (2.539:2.539:2.539))
        (PORT d[4] (3.659:3.659:3.659) (3.697:3.697:3.697))
        (PORT d[5] (3:3:3) (2.848:2.848:2.848))
        (PORT d[6] (2.834:2.834:2.834) (2.726:2.726:2.726))
        (PORT d[7] (2.84:2.84:2.84) (2.664:2.664:2.664))
        (PORT d[8] (2.523:2.523:2.523) (2.397:2.397:2.397))
        (PORT d[9] (3.027:3.027:3.027) (2.855:2.855:2.855))
        (PORT d[10] (2.735:2.735:2.735) (2.808:2.808:2.808))
        (PORT d[11] (2.104:2.104:2.104) (2.039:2.039:2.039))
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (PORT ena (3.234:3.234:3.234) (3.078:3.078:3.078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (PORT d[0] (3.234:3.234:3.234) (3.078:3.078:3.078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.29:2.29:2.29) (2.278:2.278:2.278))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.593:5.593:5.593) (5.571:5.571:5.571))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.873:5.873:5.873) (5.804:5.804:5.804))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.916:1.916:1.916))
        (PORT asdata (1.021:1.021:1.021) (1.029:1.029:1.029))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.271:1.271:1.271) (1.238:1.238:1.238))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.851:2.851:2.851) (2.703:2.703:2.703))
        (PORT d[1] (1.842:1.842:1.842) (1.83:1.83:1.83))
        (PORT clk (2.309:2.309:2.309) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.106:2.106:2.106) (2.027:2.027:2.027))
        (PORT d[1] (2.858:2.858:2.858) (2.717:2.717:2.717))
        (PORT d[2] (2.174:2.174:2.174) (2.092:2.092:2.092))
        (PORT d[3] (3.44:3.44:3.44) (3.231:3.231:3.231))
        (PORT d[4] (2.65:2.65:2.65) (2.555:2.555:2.555))
        (PORT d[5] (2.551:2.551:2.551) (2.425:2.425:2.425))
        (PORT d[6] (2.819:2.819:2.819) (2.843:2.843:2.843))
        (PORT d[7] (2.608:2.608:2.608) (2.521:2.521:2.521))
        (PORT d[8] (3.377:3.377:3.377) (3.144:3.144:3.144))
        (PORT d[9] (2.494:2.494:2.494) (2.387:2.387:2.387))
        (PORT d[10] (2.875:2.875:2.875) (2.709:2.709:2.709))
        (PORT d[11] (2.482:2.482:2.482) (2.34:2.34:2.34))
        (PORT clk (2.305:2.305:2.305) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.057:3.057:3.057) (3.058:3.058:3.058))
        (PORT clk (2.305:2.305:2.305) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.335:2.335:2.335))
        (PORT d[0] (3.764:3.764:3.764) (3.772:3.772:3.772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.146:2.146:2.146) (2.092:2.092:2.092))
        (PORT d[1] (2.379:2.379:2.379) (2.262:2.262:2.262))
        (PORT d[2] (2.872:2.872:2.872) (2.717:2.717:2.717))
        (PORT d[3] (3.057:3.057:3.057) (2.898:2.898:2.898))
        (PORT d[4] (3.677:3.677:3.677) (3.687:3.687:3.687))
        (PORT d[5] (2.579:2.579:2.579) (2.491:2.491:2.491))
        (PORT d[6] (3.21:3.21:3.21) (3.1:3.1:3.1))
        (PORT d[7] (2.226:2.226:2.226) (2.179:2.179:2.179))
        (PORT d[8] (2.854:2.854:2.854) (2.723:2.723:2.723))
        (PORT d[9] (3.058:3.058:3.058) (2.926:2.926:2.926))
        (PORT d[10] (2.801:2.801:2.801) (2.804:2.804:2.804))
        (PORT d[11] (4.007:4.007:4.007) (3.77:3.77:3.77))
        (PORT clk (2.277:2.277:2.277) (2.262:2.262:2.262))
        (PORT ena (4.364:4.364:4.364) (4.225:4.225:4.225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.262:2.262:2.262))
        (PORT d[0] (4.364:4.364:4.364) (4.225:4.225:4.225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.263:2.263:2.263))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.263:2.263:2.263))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.263:2.263:2.263))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.805:5.805:5.805) (5.712:5.712:5.712))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.735:5.735:5.735) (5.643:5.643:5.643))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.875:2.875:2.875) (2.789:2.789:2.789))
        (PORT d[1] (1.724:1.724:1.724) (1.689:1.689:1.689))
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.749:1.749:1.749) (1.703:1.703:1.703))
        (PORT d[1] (2.889:2.889:2.889) (2.748:2.748:2.748))
        (PORT d[2] (2.203:2.203:2.203) (2.113:2.113:2.113))
        (PORT d[3] (3.523:3.523:3.523) (3.312:3.312:3.312))
        (PORT d[4] (2.598:2.598:2.598) (2.507:2.507:2.507))
        (PORT d[5] (2.196:2.196:2.196) (2.097:2.097:2.097))
        (PORT d[6] (2.866:2.866:2.866) (2.887:2.887:2.887))
        (PORT d[7] (2.654:2.654:2.654) (2.569:2.569:2.569))
        (PORT d[8] (2.246:2.246:2.246) (2.129:2.129:2.129))
        (PORT d[9] (2.122:2.122:2.122) (2.041:2.041:2.041))
        (PORT d[10] (2.168:2.168:2.168) (2.093:2.093:2.093))
        (PORT d[11] (2.131:2.131:2.131) (2.018:2.018:2.018))
        (PORT clk (2.308:2.308:2.308) (2.331:2.331:2.331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.547:3.547:3.547) (3.522:3.522:3.522))
        (PORT clk (2.308:2.308:2.308) (2.331:2.331:2.331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (PORT d[0] (4.254:4.254:4.254) (4.236:4.236:4.236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.839:2.839:2.839) (2.702:2.702:2.702))
        (PORT d[1] (2.363:2.363:2.363) (2.237:2.237:2.237))
        (PORT d[2] (2.459:2.459:2.459) (2.34:2.34:2.34))
        (PORT d[3] (2.666:2.666:2.666) (2.535:2.535:2.535))
        (PORT d[4] (3.334:3.334:3.334) (3.374:3.374:3.374))
        (PORT d[5] (2.62:2.62:2.62) (2.53:2.53:2.53))
        (PORT d[6] (3.251:3.251:3.251) (3.139:3.139:3.139))
        (PORT d[7] (2.589:2.589:2.589) (2.514:2.514:2.514))
        (PORT d[8] (2.821:2.821:2.821) (2.698:2.698:2.698))
        (PORT d[9] (2.627:2.627:2.627) (2.522:2.522:2.522))
        (PORT d[10] (2.842:2.842:2.842) (2.843:2.843:2.843))
        (PORT d[11] (3.975:3.975:3.975) (3.746:3.746:3.746))
        (PORT clk (2.273:2.273:2.273) (2.26:2.26:2.26))
        (PORT ena (4.365:4.365:4.365) (4.227:4.227:4.227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.273:2.273:2.273) (2.26:2.26:2.26))
        (PORT d[0] (4.365:4.365:4.365) (4.227:4.227:4.227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.853:0.853:0.853) (0.795:0.795:0.795))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.921:1.921:1.921))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.501:1.501:1.501) (1.434:1.434:1.434))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.266:0.266:0.266) (0.284:0.284:0.284))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.664:2.664:2.664) (2.642:2.642:2.642))
        (PORT d[1] (1.829:1.829:1.829) (1.833:1.833:1.833))
        (PORT clk (2.302:2.302:2.302) (2.326:2.326:2.326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.447:2.447:2.447) (2.341:2.341:2.341))
        (PORT d[1] (2.265:2.265:2.265) (2.268:2.268:2.268))
        (PORT d[2] (2.932:2.932:2.932) (2.814:2.814:2.814))
        (PORT d[3] (2.784:2.784:2.784) (2.665:2.665:2.665))
        (PORT d[4] (2.611:2.611:2.611) (2.48:2.48:2.48))
        (PORT d[5] (2.157:2.157:2.157) (2.076:2.076:2.076))
        (PORT d[6] (1.833:1.833:1.833) (1.832:1.832:1.832))
        (PORT d[7] (2.154:2.154:2.154) (2.08:2.08:2.08))
        (PORT d[8] (3.138:3.138:3.138) (2.974:2.974:2.974))
        (PORT d[9] (2.568:2.568:2.568) (2.467:2.467:2.467))
        (PORT d[10] (2.331:2.331:2.331) (2.322:2.322:2.322))
        (PORT d[11] (2.571:2.571:2.571) (2.463:2.463:2.463))
        (PORT clk (2.298:2.298:2.298) (2.321:2.321:2.321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.566:2.566:2.566) (2.537:2.537:2.537))
        (PORT clk (2.298:2.298:2.298) (2.321:2.321:2.321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.302:2.302:2.302) (2.326:2.326:2.326))
        (PORT d[0] (3.238:3.238:3.238) (3.22:3.22:3.22))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.922:2.922:2.922) (2.881:2.881:2.881))
        (PORT d[1] (3.586:3.586:3.586) (3.391:3.391:3.391))
        (PORT d[2] (3.29:3.29:3.29) (3.139:3.139:3.139))
        (PORT d[3] (4.442:4.442:4.442) (4.162:4.162:4.162))
        (PORT d[4] (2.164:2.164:2.164) (2.083:2.083:2.083))
        (PORT d[5] (2.557:2.557:2.557) (2.488:2.488:2.488))
        (PORT d[6] (2.817:2.817:2.817) (2.739:2.739:2.739))
        (PORT d[7] (2.733:2.733:2.733) (2.715:2.715:2.715))
        (PORT d[8] (2.218:2.218:2.218) (2.197:2.197:2.197))
        (PORT d[9] (3.961:3.961:3.961) (3.84:3.84:3.84))
        (PORT d[10] (2.23:2.23:2.23) (2.153:2.153:2.153))
        (PORT d[11] (2.972:2.972:2.972) (2.87:2.87:2.87))
        (PORT clk (2.263:2.263:2.263) (2.25:2.25:2.25))
        (PORT ena (4.159:4.159:4.159) (4.119:4.119:4.119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.263:2.263:2.263) (2.25:2.25:2.25))
        (PORT d[0] (4.159:4.159:4.159) (4.119:4.119:4.119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.264:2.264:2.264) (2.251:2.251:2.251))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.264:2.264:2.264) (2.251:2.251:2.251))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.264:2.264:2.264) (2.251:2.251:2.251))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.795:0.795:0.795) (0.737:0.737:0.737))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.922:0.922:0.922) (0.918:0.918:0.918))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.897:1.897:1.897) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.897:1.897:1.897) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.897:1.897:1.897) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.899:0.899:0.899) (0.89:0.89:0.89))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.248:0.248:0.248) (0.269:0.269:0.269))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.729:1.729:1.729) (1.664:1.664:1.664))
        (PORT d[1] (2.495:2.495:2.495) (2.37:2.37:2.37))
        (PORT clk (2.318:2.318:2.318) (2.344:2.344:2.344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.722:1.722:1.722) (1.672:1.672:1.672))
        (PORT d[1] (1.67:1.67:1.67) (1.622:1.622:1.622))
        (PORT d[2] (1.767:1.767:1.767) (1.698:1.698:1.698))
        (PORT d[3] (3.944:3.944:3.944) (3.693:3.693:3.693))
        (PORT d[4] (2.661:2.661:2.661) (2.57:2.57:2.57))
        (PORT d[5] (2.132:2.132:2.132) (2.032:2.032:2.032))
        (PORT d[6] (2.851:2.851:2.851) (2.929:2.929:2.929))
        (PORT d[7] (3.036:3.036:3.036) (2.927:2.927:2.927))
        (PORT d[8] (2.657:2.657:2.657) (2.518:2.518:2.518))
        (PORT d[9] (2.064:2.064:2.064) (1.974:1.974:1.974))
        (PORT d[10] (1.783:1.783:1.783) (1.736:1.736:1.736))
        (PORT d[11] (2.092:2.092:2.092) (1.976:1.976:1.976))
        (PORT clk (2.314:2.314:2.314) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.992:3.992:3.992) (3.945:3.945:3.945))
        (PORT clk (2.314:2.314:2.314) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.344:2.344:2.344))
        (PORT d[0] (4.699:4.699:4.699) (4.659:4.659:4.659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.284:3.284:3.284) (3.117:3.117:3.117))
        (PORT d[1] (2.433:2.433:2.433) (2.271:2.271:2.271))
        (PORT d[2] (3.243:3.243:3.243) (3.06:3.06:3.06))
        (PORT d[3] (2.254:2.254:2.254) (2.153:2.153:2.153))
        (PORT d[4] (3.253:3.253:3.253) (3.293:3.293:3.293))
        (PORT d[5] (3.026:3.026:3.026) (2.912:2.912:2.912))
        (PORT d[6] (3.667:3.667:3.667) (3.52:3.52:3.52))
        (PORT d[7] (2.21:2.21:2.21) (2.164:2.164:2.164))
        (PORT d[8] (3.32:3.32:3.32) (3.151:3.151:3.151))
        (PORT d[9] (2.62:2.62:2.62) (2.506:2.506:2.506))
        (PORT d[10] (2.692:2.692:2.692) (2.715:2.715:2.715))
        (PORT d[11] (2.511:2.511:2.511) (2.35:2.35:2.35))
        (PORT clk (2.278:2.278:2.278) (2.266:2.266:2.266))
        (PORT ena (5.188:5.188:5.188) (4.985:4.985:4.985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.266:2.266:2.266))
        (PORT d[0] (5.188:5.188:5.188) (4.985:4.985:4.985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.858:0.858:0.858) (0.791:0.791:0.791))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.931:0.931:0.931) (0.926:0.926:0.926))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.199:2.199:2.199) (2.144:2.144:2.144))
        (PORT d[1] (2.002:2.002:2.002) (1.928:1.928:1.928))
        (PORT clk (2.314:2.314:2.314) (2.341:2.341:2.341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.57:2.57:2.57) (2.454:2.454:2.454))
        (PORT d[1] (2.863:2.863:2.863) (2.718:2.718:2.718))
        (PORT d[2] (2.223:2.223:2.223) (2.136:2.136:2.136))
        (PORT d[3] (3.087:3.087:3.087) (2.908:2.908:2.908))
        (PORT d[4] (2.237:2.237:2.237) (2.172:2.172:2.172))
        (PORT d[5] (2.571:2.571:2.571) (2.448:2.448:2.448))
        (PORT d[6] (2.433:2.433:2.433) (2.487:2.487:2.487))
        (PORT d[7] (2.248:2.248:2.248) (2.185:2.185:2.185))
        (PORT d[8] (2.975:2.975:2.975) (2.802:2.802:2.802))
        (PORT d[9] (2.512:2.512:2.512) (2.401:2.401:2.401))
        (PORT d[10] (2.524:2.524:2.524) (2.417:2.417:2.417))
        (PORT d[11] (2.542:2.542:2.542) (2.398:2.398:2.398))
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.032:3.032:3.032) (3.039:3.039:3.039))
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.314:2.314:2.314) (2.341:2.341:2.341))
        (PORT d[0] (3.739:3.739:3.739) (3.753:3.753:3.753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.463:2.463:2.463) (2.357:2.357:2.357))
        (PORT d[1] (2.808:2.808:2.808) (2.647:2.647:2.647))
        (PORT d[2] (2.87:2.87:2.87) (2.716:2.716:2.716))
        (PORT d[3] (3.077:3.077:3.077) (2.92:2.92:2.92))
        (PORT d[4] (2.771:2.771:2.771) (2.775:2.775:2.775))
        (PORT d[5] (2.557:2.557:2.557) (2.466:2.466:2.466))
        (PORT d[6] (3.617:3.617:3.617) (3.475:3.475:3.475))
        (PORT d[7] (2.229:2.229:2.229) (2.178:2.178:2.178))
        (PORT d[8] (2.834:2.834:2.834) (2.7:2.7:2.7))
        (PORT d[9] (3.046:3.046:3.046) (2.906:2.906:2.906))
        (PORT d[10] (3.084:3.084:3.084) (3.06:3.06:3.06))
        (PORT d[11] (3.599:3.599:3.599) (3.391:3.391:3.391))
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (PORT ena (4.341:4.341:4.341) (4.199:4.199:4.199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (PORT d[0] (4.341:4.341:4.341) (4.199:4.199:4.199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.27:2.27:2.27))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.27:2.27:2.27))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.27:2.27:2.27))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.267:0.267:0.267) (0.284:0.284:0.284))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.269:1.269:1.269) (1.221:1.221:1.221))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.618:1.618:1.618) (1.563:1.563:1.563))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.534:0.534:0.534))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.847:2.847:2.847) (2.684:2.684:2.684))
        (PORT d[1] (2.764:2.764:2.764) (2.622:2.622:2.622))
        (PORT clk (2.316:2.316:2.316) (2.343:2.343:2.343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.149:2.149:2.149) (2.072:2.072:2.072))
        (PORT d[1] (2.513:2.513:2.513) (2.386:2.386:2.386))
        (PORT d[2] (2.588:2.588:2.588) (2.472:2.472:2.472))
        (PORT d[3] (2.681:2.681:2.681) (2.529:2.529:2.529))
        (PORT d[4] (2.182:2.182:2.182) (2.117:2.117:2.117))
        (PORT d[5] (2.612:2.612:2.612) (2.486:2.486:2.486))
        (PORT d[6] (2.385:2.385:2.385) (2.441:2.441:2.441))
        (PORT d[7] (2.231:2.231:2.231) (2.168:2.168:2.168))
        (PORT d[8] (3.795:3.795:3.795) (3.53:3.53:3.53))
        (PORT d[9] (2.494:2.494:2.494) (2.381:2.381:2.381))
        (PORT d[10] (2.538:2.538:2.538) (2.432:2.432:2.432))
        (PORT d[11] (2.497:2.497:2.497) (2.358:2.358:2.358))
        (PORT clk (2.312:2.312:2.312) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.032:3.032:3.032) (3.03:3.03:3.03))
        (PORT clk (2.312:2.312:2.312) (2.338:2.338:2.338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.316:2.316:2.316) (2.343:2.343:2.343))
        (PORT d[0] (3.739:3.739:3.739) (3.744:3.744:3.744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.344:2.344:2.344))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.448:2.448:2.448) (2.375:2.375:2.375))
        (PORT d[1] (2.763:2.763:2.763) (2.618:2.618:2.618))
        (PORT d[2] (2.85:2.85:2.85) (2.7:2.7:2.7))
        (PORT d[3] (3.077:3.077:3.077) (2.921:2.921:2.921))
        (PORT d[4] (2.783:2.783:2.783) (2.788:2.788:2.788))
        (PORT d[5] (2.17:2.17:2.17) (2.109:2.109:2.109))
        (PORT d[6] (2.784:2.784:2.784) (2.702:2.702:2.702))
        (PORT d[7] (2.209:2.209:2.209) (2.169:2.169:2.169))
        (PORT d[8] (2.5:2.5:2.5) (2.4:2.4:2.4))
        (PORT d[9] (3.016:3.016:3.016) (2.882:2.882:2.882))
        (PORT d[10] (2.366:2.366:2.366) (2.395:2.395:2.395))
        (PORT d[11] (2.883:2.883:2.883) (2.754:2.754:2.754))
        (PORT clk (2.284:2.284:2.284) (2.271:2.271:2.271))
        (PORT ena (3.94:3.94:3.94) (3.821:3.821:3.821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.284:2.284:2.284) (2.271:2.271:2.271))
        (PORT d[0] (3.94:3.94:3.94) (3.821:3.821:3.821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.285:2.285:2.285) (2.272:2.272:2.272))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.285:2.285:2.285) (2.272:2.272:2.272))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.285:2.285:2.285) (2.272:2.272:2.272))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.201:1.201:1.201) (1.137:1.137:1.137))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.905:0.905:0.905) (0.899:0.899:0.899))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.822:0.822:0.822) (0.801:0.801:0.801))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.339:1.339:1.339) (1.29:1.29:1.29))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.125:2.125:2.125) (2.093:2.093:2.093))
        (PORT d[1] (2.516:2.516:2.516) (2.398:2.398:2.398))
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.584:2.584:2.584) (2.472:2.472:2.472))
        (PORT d[1] (2.39:2.39:2.39) (2.4:2.4:2.4))
        (PORT d[2] (3.3:3.3:3.3) (3.159:3.159:3.159))
        (PORT d[3] (3.209:3.209:3.209) (3.066:3.066:3.066))
        (PORT d[4] (1.778:1.778:1.778) (1.703:1.703:1.703))
        (PORT d[5] (2.066:2.066:2.066) (1.941:1.941:1.941))
        (PORT d[6] (3.264:3.264:3.264) (3.203:3.203:3.203))
        (PORT d[7] (1.708:1.708:1.708) (1.656:1.656:1.656))
        (PORT d[8] (3.58:3.58:3.58) (3.386:3.386:3.386))
        (PORT d[9] (2.148:2.148:2.148) (2.073:2.073:2.073))
        (PORT d[10] (2.255:2.255:2.255) (2.252:2.252:2.252))
        (PORT d[11] (1.812:1.812:1.812) (1.762:1.762:1.762))
        (PORT clk (2.305:2.305:2.305) (2.328:2.328:2.328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.549:2.549:2.549) (2.516:2.516:2.516))
        (PORT clk (2.305:2.305:2.305) (2.328:2.328:2.328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (PORT d[0] (3.255:3.255:3.255) (3.229:3.229:3.229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.51:3.51:3.51) (3.435:3.435:3.435))
        (PORT d[1] (4.404:4.404:4.404) (4.148:4.148:4.148))
        (PORT d[2] (2.876:2.876:2.876) (2.738:2.738:2.738))
        (PORT d[3] (4.898:4.898:4.898) (4.589:4.589:4.589))
        (PORT d[4] (1.782:1.782:1.782) (1.731:1.731:1.731))
        (PORT d[5] (2.995:2.995:2.995) (2.899:2.899:2.899))
        (PORT d[6] (2.393:2.393:2.393) (2.341:2.341:2.341))
        (PORT d[7] (2.615:2.615:2.615) (2.518:2.518:2.518))
        (PORT d[8] (2.614:2.614:2.614) (2.568:2.568:2.568))
        (PORT d[9] (4.368:4.368:4.368) (4.223:4.223:4.223))
        (PORT d[10] (1.93:1.93:1.93) (1.875:1.875:1.875))
        (PORT d[11] (1.773:1.773:1.773) (1.74:1.74:1.74))
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (PORT ena (4.564:4.564:4.564) (4.498:4.498:4.498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (PORT d[0] (4.564:4.564:4.564) (4.498:4.498:4.498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (1.022:1.022:1.022) (1.031:1.031:1.031))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.211:1.211:1.211) (1.171:1.171:1.171))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.305:1.305:1.305) (1.263:1.263:1.263))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.935:1.935:1.935))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.395:1.395:1.395) (1.343:1.343:1.343))
        (PORT d[1] (2.367:2.367:2.367) (2.198:2.198:2.198))
        (PORT clk (2.308:2.308:2.308) (2.332:2.332:2.332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.912:2.912:2.912) (2.788:2.788:2.788))
        (PORT d[1] (2.816:2.816:2.816) (2.848:2.848:2.848))
        (PORT d[2] (3.238:3.238:3.238) (3.094:3.094:3.094))
        (PORT d[3] (2.208:2.208:2.208) (2.137:2.137:2.137))
        (PORT d[4] (2.214:2.214:2.214) (2.114:2.114:2.114))
        (PORT d[5] (2.525:2.525:2.525) (2.409:2.409:2.409))
        (PORT d[6] (3.011:3.011:3.011) (2.911:2.911:2.911))
        (PORT d[7] (2.22:2.22:2.22) (2.128:2.128:2.128))
        (PORT d[8] (3.046:3.046:3.046) (2.853:2.853:2.853))
        (PORT d[9] (2.892:2.892:2.892) (2.761:2.761:2.761))
        (PORT d[10] (2.912:2.912:2.912) (2.771:2.771:2.771))
        (PORT d[11] (2.104:2.104:2.104) (2.018:2.018:2.018))
        (PORT clk (2.304:2.304:2.304) (2.327:2.327:2.327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.183:3.183:3.183) (3.061:3.061:3.061))
        (PORT clk (2.304:2.304:2.304) (2.327:2.327:2.327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.308:2.308:2.308) (2.332:2.332:2.332))
        (PORT d[0] (3.89:3.89:3.89) (3.775:3.775:3.775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.326:3.326:3.326) (3.156:3.156:3.156))
        (PORT d[1] (1.889:1.889:1.889) (1.83:1.83:1.83))
        (PORT d[2] (3.481:3.481:3.481) (3.374:3.374:3.374))
        (PORT d[3] (2.63:2.63:2.63) (2.586:2.586:2.586))
        (PORT d[4] (4.255:4.255:4.255) (4.338:4.338:4.338))
        (PORT d[5] (2.219:2.219:2.219) (2.146:2.146:2.146))
        (PORT d[6] (3.192:3.192:3.192) (3.137:3.137:3.137))
        (PORT d[7] (1.837:1.837:1.837) (1.785:1.785:1.785))
        (PORT d[8] (1.767:1.767:1.767) (1.73:1.73:1.73))
        (PORT d[9] (2.052:2.052:2.052) (2.033:2.033:2.033))
        (PORT d[10] (2.078:2.078:2.078) (2.065:2.065:2.065))
        (PORT d[11] (1.851:1.851:1.851) (1.818:1.818:1.818))
        (PORT clk (2.268:2.268:2.268) (2.255:2.255:2.255))
        (PORT ena (5.336:5.336:5.336) (5.27:5.27:5.27))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.255:2.255:2.255))
        (PORT d[0] (5.336:5.336:5.336) (5.27:5.27:5.27))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.217:1.217:1.217) (1.171:1.171:1.171))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.511:0.511:0.511) (0.532:0.532:0.532))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.787:0.787:0.787) (0.857:0.857:0.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT asdata (0.763:0.763:0.763) (0.833:0.833:0.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.665:1.665:1.665) (1.588:1.588:1.588))
        (PORT d[1] (1.245:1.245:1.245) (1.203:1.203:1.203))
        (PORT clk (2.317:2.317:2.317) (2.342:2.342:2.342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.421:2.421:2.421) (2.326:2.326:2.326))
        (PORT d[1] (2.786:2.786:2.786) (2.825:2.825:2.825))
        (PORT d[2] (2.948:2.948:2.948) (2.903:2.903:2.903))
        (PORT d[3] (2.579:2.579:2.579) (2.484:2.484:2.484))
        (PORT d[4] (2.642:2.642:2.642) (2.546:2.546:2.546))
        (PORT d[5] (2.915:2.915:2.915) (2.771:2.771:2.771))
        (PORT d[6] (2.608:2.608:2.608) (2.534:2.534:2.534))
        (PORT d[7] (2.587:2.587:2.587) (2.47:2.47:2.47))
        (PORT d[8] (3.037:3.037:3.037) (2.834:2.834:2.834))
        (PORT d[9] (2.87:2.87:2.87) (2.736:2.736:2.736))
        (PORT d[10] (2.912:2.912:2.912) (2.778:2.778:2.778))
        (PORT d[11] (2.504:2.504:2.504) (2.39:2.39:2.39))
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.197:3.197:3.197) (3.069:3.069:3.069))
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.317:2.317:2.317) (2.342:2.342:2.342))
        (PORT d[0] (3.904:3.904:3.904) (3.783:3.783:3.783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.343:2.343:2.343))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.343:2.343:2.343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.343:2.343:2.343))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.343:2.343:2.343))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.8:2.8:2.8) (2.661:2.661:2.661))
        (PORT d[1] (2.595:2.595:2.595) (2.456:2.456:2.456))
        (PORT d[2] (3.405:3.405:3.405) (3.271:3.271:3.271))
        (PORT d[3] (2.586:2.586:2.586) (2.53:2.53:2.53))
        (PORT d[4] (4.526:4.526:4.526) (4.563:4.563:4.563))
        (PORT d[5] (2.84:2.84:2.84) (2.683:2.683:2.683))
        (PORT d[6] (2.78:2.78:2.78) (2.743:2.743:2.743))
        (PORT d[7] (2.18:2.18:2.18) (2.102:2.102:2.102))
        (PORT d[8] (2.145:2.145:2.145) (2.083:2.083:2.083))
        (PORT d[9] (2.422:2.422:2.422) (2.378:2.378:2.378))
        (PORT d[10] (2.507:2.507:2.507) (2.462:2.462:2.462))
        (PORT d[11] (2.301:2.301:2.301) (2.24:2.24:2.24))
        (PORT clk (2.276:2.276:2.276) (2.264:2.264:2.264))
        (PORT ena (5.006:5.006:5.006) (4.987:4.987:4.987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.276:2.276:2.276) (2.264:2.264:2.264))
        (PORT d[0] (5.006:5.006:5.006) (4.987:4.987:4.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.265:2.265:2.265))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.265:2.265:2.265))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.265:2.265:2.265))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.892:0.892:0.892) (0.9:0.9:0.9))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.507:0.507:0.507) (0.533:0.533:0.533))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (1.021:1.021:1.021) (1.03:1.03:1.03))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.562:0.562:0.562) (0.585:0.585:0.585))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT asdata (0.761:0.761:0.761) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.926:1.926:1.926))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.277:1.277:1.277) (1.216:1.216:1.216))
        (PORT d[1] (1.747:1.747:1.747) (1.658:1.658:1.658))
        (PORT clk (2.314:2.314:2.314) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.969:2.969:2.969) (2.832:2.832:2.832))
        (PORT d[1] (1.675:1.675:1.675) (1.604:1.604:1.604))
        (PORT d[2] (3.962:3.962:3.962) (3.713:3.713:3.713))
        (PORT d[3] (3.991:3.991:3.991) (3.751:3.751:3.751))
        (PORT d[4] (3.416:3.416:3.416) (3.318:3.318:3.318))
        (PORT d[5] (2.428:2.428:2.428) (2.314:2.314:2.314))
        (PORT d[6] (3.685:3.685:3.685) (3.762:3.762:3.762))
        (PORT d[7] (1.804:1.804:1.804) (1.747:1.747:1.747))
        (PORT d[8] (2.451:2.451:2.451) (2.306:2.306:2.306))
        (PORT d[9] (3.535:3.535:3.535) (3.32:3.32:3.32))
        (PORT d[10] (2.164:2.164:2.164) (2.072:2.072:2.072))
        (PORT d[11] (2.114:2.114:2.114) (2.016:2.016:2.016))
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.006:3.006:3.006) (2.991:2.991:2.991))
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.314:2.314:2.314) (2.339:2.339:2.339))
        (PORT d[0] (3.713:3.713:3.713) (3.705:3.705:3.705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.34:2.34:2.34))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.34:2.34:2.34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.34:2.34:2.34))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.34:2.34:2.34))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.21:2.21:2.21) (2.117:2.117:2.117))
        (PORT d[1] (3.259:3.259:3.259) (3.04:3.04:3.04))
        (PORT d[2] (2.224:2.224:2.224) (2.115:2.115:2.115))
        (PORT d[3] (2.253:2.253:2.253) (2.155:2.155:2.155))
        (PORT d[4] (3.309:3.309:3.309) (3.347:3.347:3.347))
        (PORT d[5] (2.219:2.219:2.219) (2.135:2.135:2.135))
        (PORT d[6] (4.396:4.396:4.396) (4.221:4.221:4.221))
        (PORT d[7] (2.468:2.468:2.468) (2.318:2.318:2.318))
        (PORT d[8] (3.29:3.29:3.29) (3.083:3.083:3.083))
        (PORT d[9] (2.523:2.523:2.523) (2.386:2.386:2.386))
        (PORT d[10] (3.697:3.697:3.697) (3.679:3.679:3.679))
        (PORT d[11] (2.06:2.06:2.06) (1.992:1.992:1.992))
        (PORT clk (2.281:2.281:2.281) (2.266:2.266:2.266))
        (PORT ena (2.852:2.852:2.852) (2.719:2.719:2.719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.266:2.266:2.266))
        (PORT d[0] (2.852:2.852:2.852) (2.719:2.719:2.719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.806:1.806:1.806) (1.82:1.82:1.82))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.944:0.944:0.944) (0.933:0.933:0.933))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.917:1.917:1.917))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.932:0.932:0.932) (0.922:0.922:0.922))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.157:1.157:1.157) (1.11:1.11:1.11))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.95:0.95:0.95) (0.944:0.944:0.944))
        (PORT d[1] (1.259:1.259:1.259) (1.213:1.213:1.213))
        (PORT clk (2.318:2.318:2.318) (2.344:2.344:2.344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.48:2.48:2.48) (2.382:2.382:2.382))
        (PORT d[1] (2.821:2.821:2.821) (2.858:2.858:2.858))
        (PORT d[2] (2.801:2.801:2.801) (2.683:2.683:2.683))
        (PORT d[3] (2.614:2.614:2.614) (2.517:2.517:2.517))
        (PORT d[4] (2.642:2.642:2.642) (2.547:2.547:2.547))
        (PORT d[5] (2.921:2.921:2.921) (2.777:2.777:2.777))
        (PORT d[6] (2.975:2.975:2.975) (2.869:2.869:2.869))
        (PORT d[7] (2.628:2.628:2.628) (2.508:2.508:2.508))
        (PORT d[8] (2.724:2.724:2.724) (2.538:2.538:2.538))
        (PORT d[9] (2.532:2.532:2.532) (2.426:2.426:2.426))
        (PORT d[10] (2.509:2.509:2.509) (2.402:2.402:2.402))
        (PORT d[11] (2.504:2.504:2.504) (2.391:2.391:2.391))
        (PORT clk (2.314:2.314:2.314) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.805:2.805:2.805) (2.699:2.699:2.699))
        (PORT clk (2.314:2.314:2.314) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.318:2.318:2.318) (2.344:2.344:2.344))
        (PORT d[0] (3.512:3.512:3.512) (3.413:3.413:3.413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.875:2.875:2.875) (2.722:2.722:2.722))
        (PORT d[1] (2.273:2.273:2.273) (2.191:2.191:2.191))
        (PORT d[2] (3.453:3.453:3.453) (3.33:3.33:3.33))
        (PORT d[3] (2.245:2.245:2.245) (2.22:2.22:2.22))
        (PORT d[4] (4.149:4.149:4.149) (4.227:4.227:4.227))
        (PORT d[5] (2.593:2.593:2.593) (2.489:2.489:2.489))
        (PORT d[6] (2.856:2.856:2.856) (2.816:2.816:2.816))
        (PORT d[7] (2.226:2.226:2.226) (2.144:2.144:2.144))
        (PORT d[8] (2.146:2.146:2.146) (2.084:2.084:2.084))
        (PORT d[9] (2.423:2.423:2.423) (2.379:2.379:2.379))
        (PORT d[10] (2.746:2.746:2.746) (2.747:2.747:2.747))
        (PORT d[11] (2.271:2.271:2.271) (2.211:2.211:2.211))
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT ena (4.945:4.945:4.945) (4.934:4.934:4.934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT d[0] (4.945:4.945:4.945) (4.934:4.934:4.934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.224:1.224:1.224) (1.199:1.199:1.199))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT asdata (0.761:0.761:0.761) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.903:0.903:0.903) (0.916:0.916:0.916))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.761:0.761:0.761) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.996:1.996:1.996) (1.898:1.898:1.898))
        (PORT d[1] (1.878:1.878:1.878) (1.887:1.887:1.887))
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.326:3.326:3.326) (3.178:3.178:3.178))
        (PORT d[1] (3.148:3.148:3.148) (3.136:3.136:3.136))
        (PORT d[2] (3.711:3.711:3.711) (3.618:3.618:3.618))
        (PORT d[3] (1.798:1.798:1.798) (1.75:1.75:1.75))
        (PORT d[4] (2.619:2.619:2.619) (2.522:2.522:2.522))
        (PORT d[5] (1.736:1.736:1.736) (1.668:1.668:1.668))
        (PORT d[6] (3.42:3.42:3.42) (3.293:3.293:3.293))
        (PORT d[7] (1.725:1.725:1.725) (1.658:1.658:1.658))
        (PORT d[8] (3.463:3.463:3.463) (3.245:3.245:3.245))
        (PORT d[9] (1.663:1.663:1.663) (1.613:1.613:1.613))
        (PORT d[10] (3.322:3.322:3.322) (3.155:3.155:3.155))
        (PORT d[11] (1.694:1.694:1.694) (1.632:1.632:1.632))
        (PORT clk (2.305:2.305:2.305) (2.328:2.328:2.328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.088:2.088:2.088) (2.031:2.031:2.031))
        (PORT clk (2.305:2.305:2.305) (2.328:2.328:2.328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (PORT d[0] (2.828:2.828:2.828) (2.777:2.777:2.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.717:3.717:3.717) (3.52:3.52:3.52))
        (PORT d[1] (1.821:1.821:1.821) (1.751:1.751:1.751))
        (PORT d[2] (3.87:3.87:3.87) (3.736:3.736:3.736))
        (PORT d[3] (3.023:3.023:3.023) (2.958:2.958:2.958))
        (PORT d[4] (4.633:4.633:4.633) (4.683:4.683:4.683))
        (PORT d[5] (1.8:1.8:1.8) (1.751:1.751:1.751))
        (PORT d[6] (1.653:1.653:1.653) (1.652:1.652:1.652))
        (PORT d[7] (1.784:1.784:1.784) (1.732:1.732:1.732))
        (PORT d[8] (1.77:1.77:1.77) (1.725:1.725:1.725))
        (PORT d[9] (1.632:1.632:1.632) (1.623:1.623:1.623))
        (PORT d[10] (1.701:1.701:1.701) (1.703:1.703:1.703))
        (PORT d[11] (1.43:1.43:1.43) (1.422:1.422:1.422))
        (PORT clk (2.277:2.277:2.277) (2.263:2.263:2.263))
        (PORT ena (4.997:4.997:4.997) (4.937:4.937:4.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.263:2.263:2.263))
        (PORT d[0] (4.997:4.997:4.997) (4.937:4.937:4.937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.264:2.264:2.264))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.264:2.264:2.264))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.264:2.264:2.264))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.748:1.748:1.748) (1.661:1.661:1.661))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.852:0.852:0.852) (0.804:0.804:0.804))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.408:2.408:2.408) (2.391:2.391:2.391))
        (PORT d[1] (2.588:2.588:2.588) (2.568:2.568:2.568))
        (PORT clk (2.308:2.308:2.308) (2.333:2.333:2.333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.141:2.141:2.141) (2.055:2.055:2.055))
        (PORT d[1] (2.358:2.358:2.358) (2.369:2.369:2.369))
        (PORT d[2] (3.328:3.328:3.328) (3.183:3.183:3.183))
        (PORT d[3] (2.808:2.808:2.808) (2.693:2.693:2.693))
        (PORT d[4] (2.201:2.201:2.201) (2.1:2.1:2.1))
        (PORT d[5] (2.095:2.095:2.095) (2.013:2.013:2.013))
        (PORT d[6] (2.782:2.782:2.782) (2.755:2.755:2.755))
        (PORT d[7] (2.101:2.101:2.101) (2.024:2.024:2.024))
        (PORT d[8] (3.612:3.612:3.612) (3.416:3.416:3.416))
        (PORT d[9] (2.128:2.128:2.128) (2.056:2.056:2.056))
        (PORT d[10] (2.282:2.282:2.282) (2.274:2.274:2.274))
        (PORT d[11] (2.163:2.163:2.163) (2.084:2.084:2.084))
        (PORT clk (2.304:2.304:2.304) (2.328:2.328:2.328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.526:2.526:2.526) (2.498:2.498:2.498))
        (PORT clk (2.304:2.304:2.304) (2.328:2.328:2.328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.308:2.308:2.308) (2.333:2.333:2.333))
        (PORT d[0] (3.206:3.206:3.206) (3.173:3.173:3.173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.334:2.334:2.334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.334:2.334:2.334))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.021:3.021:3.021) (2.983:2.983:2.983))
        (PORT d[1] (4.034:4.034:4.034) (3.826:3.826:3.826))
        (PORT d[2] (2.867:2.867:2.867) (2.729:2.729:2.729))
        (PORT d[3] (4.956:4.956:4.956) (4.644:4.644:4.644))
        (PORT d[4] (1.816:1.816:1.816) (1.76:1.76:1.76))
        (PORT d[5] (2.952:2.952:2.952) (2.854:2.854:2.854))
        (PORT d[6] (2.066:2.066:2.066) (2.039:2.039:2.039))
        (PORT d[7] (2.965:2.965:2.965) (2.845:2.845:2.845))
        (PORT d[8] (3.067:3.067:3.067) (2.967:2.967:2.967))
        (PORT d[9] (4.355:4.355:4.355) (4.207:4.207:4.207))
        (PORT d[10] (1.937:1.937:1.937) (1.882:1.882:1.882))
        (PORT d[11] (2.949:2.949:2.949) (2.854:2.854:2.854))
        (PORT clk (2.267:2.267:2.267) (2.255:2.255:2.255))
        (PORT ena (4.563:4.563:4.563) (4.497:4.497:4.497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.267:2.267:2.267) (2.255:2.255:2.255))
        (PORT d[0] (4.563:4.563:4.563) (4.497:4.497:4.497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.256:2.256:2.256))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.256:2.256:2.256))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.256:2.256:2.256))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.257:1.257:1.257) (1.195:1.195:1.195))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.761:0.761:0.761) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.924:1.924:1.924))
        (PORT asdata (1.74:1.74:1.74) (1.69:1.69:1.69))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.244:1.244:1.244) (1.198:1.198:1.198))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.504:2.504:2.504) (2.43:2.43:2.43))
        (PORT d[1] (1.792:1.792:1.792) (1.762:1.762:1.762))
        (PORT clk (2.299:2.299:2.299) (2.325:2.325:2.325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.532:2.532:2.532) (2.42:2.42:2.42))
        (PORT d[1] (2.316:2.316:2.316) (2.318:2.318:2.318))
        (PORT d[2] (3.291:3.291:3.291) (3.129:3.129:3.129))
        (PORT d[3] (2.348:2.348:2.348) (2.251:2.251:2.251))
        (PORT d[4] (2.624:2.624:2.624) (2.493:2.493:2.493))
        (PORT d[5] (2.49:2.49:2.49) (2.381:2.381:2.381))
        (PORT d[6] (2.414:2.414:2.414) (2.399:2.399:2.399))
        (PORT d[7] (2.491:2.491:2.491) (2.388:2.388:2.388))
        (PORT d[8] (3.083:3.083:3.083) (2.917:2.917:2.917))
        (PORT d[9] (2.521:2.521:2.521) (2.422:2.422:2.422))
        (PORT d[10] (2.307:2.307:2.307) (2.3:2.3:2.3))
        (PORT d[11] (2.552:2.552:2.552) (2.445:2.445:2.445))
        (PORT clk (2.295:2.295:2.295) (2.32:2.32:2.32))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.542:2.542:2.542) (2.508:2.508:2.508))
        (PORT clk (2.295:2.295:2.295) (2.32:2.32:2.32))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.299:2.299:2.299) (2.325:2.325:2.325))
        (PORT d[0] (3.249:3.249:3.249) (3.222:3.222:3.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.3:2.3:2.3) (2.326:2.326:2.326))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.3:2.3:2.3) (2.326:2.326:2.326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.3:2.3:2.3) (2.326:2.326:2.326))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.3:2.3:2.3) (2.326:2.326:2.326))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.557:2.557:2.557) (2.55:2.55:2.55))
        (PORT d[1] (3.587:3.587:3.587) (3.408:3.408:3.408))
        (PORT d[2] (2.852:2.852:2.852) (2.719:2.719:2.719))
        (PORT d[3] (4.711:4.711:4.711) (4.384:4.384:4.384))
        (PORT d[4] (2.606:2.606:2.606) (2.542:2.542:2.542))
        (PORT d[5] (2.542:2.542:2.542) (2.471:2.471:2.471))
        (PORT d[6] (2.488:2.488:2.488) (2.436:2.436:2.436))
        (PORT d[7] (2.745:2.745:2.745) (2.728:2.728:2.728))
        (PORT d[8] (2.258:2.258:2.258) (2.234:2.234:2.234))
        (PORT d[9] (4.285:4.285:4.285) (4.131:4.131:4.131))
        (PORT d[10] (2.313:2.313:2.313) (2.226:2.226:2.226))
        (PORT d[11] (2.604:2.604:2.604) (2.535:2.535:2.535))
        (PORT clk (2.267:2.267:2.267) (2.251:2.251:2.251))
        (PORT ena (4.192:4.192:4.192) (4.149:4.149:4.149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.267:2.267:2.267) (2.251:2.251:2.251))
        (PORT d[0] (4.192:4.192:4.192) (4.149:4.149:4.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.252:2.252:2.252))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.252:2.252:2.252))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.252:2.252:2.252))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.019:1.019:1.019) (1.007:1.007:1.007))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.925:0.925:0.925) (0.916:0.916:0.916))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.84:0.84:0.84) (0.82:0.82:0.82))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.892:1.892:1.892) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.892:1.892:1.892) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.892:1.892:1.892) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.767:2.767:2.767) (2.606:2.606:2.606))
        (PORT d[1] (2.129:2.129:2.129) (2.036:2.036:2.036))
        (PORT clk (2.306:2.306:2.306) (2.331:2.331:2.331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.573:2.573:2.573) (2.453:2.453:2.453))
        (PORT d[1] (2.317:2.317:2.317) (2.328:2.328:2.328))
        (PORT d[2] (2.942:2.942:2.942) (2.825:2.825:2.825))
        (PORT d[3] (2.777:2.777:2.777) (2.662:2.662:2.662))
        (PORT d[4] (2.224:2.224:2.224) (2.123:2.123:2.123))
        (PORT d[5] (2.109:2.109:2.109) (2.03:2.03:2.03))
        (PORT d[6] (2.812:2.812:2.812) (2.784:2.784:2.784))
        (PORT d[7] (2.155:2.155:2.155) (2.079:2.079:2.079))
        (PORT d[8] (3.108:3.108:3.108) (2.945:2.945:2.945))
        (PORT d[9] (2.142:2.142:2.142) (2.072:2.072:2.072))
        (PORT d[10] (2.26:2.26:2.26) (2.247:2.247:2.247))
        (PORT d[11] (2.202:2.202:2.202) (2.123:2.123:2.123))
        (PORT clk (2.302:2.302:2.302) (2.326:2.326:2.326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.527:2.527:2.527) (2.493:2.493:2.493))
        (PORT clk (2.302:2.302:2.302) (2.326:2.326:2.326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.306:2.306:2.306) (2.331:2.331:2.331))
        (PORT d[0] (3.234:3.234:3.234) (3.207:3.207:3.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.332:2.332:2.332))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.332:2.332:2.332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.332:2.332:2.332))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.332:2.332:2.332))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.054:3.054:3.054) (3.014:3.014:3.014))
        (PORT d[1] (3.581:3.581:3.581) (3.404:3.404:3.404))
        (PORT d[2] (3.362:3.362:3.362) (3.207:3.207:3.207))
        (PORT d[3] (4.452:4.452:4.452) (4.173:4.173:4.173))
        (PORT d[4] (1.803:1.803:1.803) (1.754:1.754:1.754))
        (PORT d[5] (2.607:2.607:2.607) (2.537:2.537:2.537))
        (PORT d[6] (2.066:2.066:2.066) (2.04:2.04:2.04))
        (PORT d[7] (2.674:2.674:2.674) (2.574:2.574:2.574))
        (PORT d[8] (2.679:2.679:2.679) (2.62:2.62:2.62))
        (PORT d[9] (4.009:4.009:4.009) (3.885:3.885:3.885))
        (PORT d[10] (1.9:1.9:1.9) (1.849:1.849:1.849))
        (PORT d[11] (1.779:1.779:1.779) (1.744:1.744:1.744))
        (PORT clk (2.267:2.267:2.267) (2.252:2.252:2.252))
        (PORT ena (4.618:4.618:4.618) (4.542:4.542:4.542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.267:2.267:2.267) (2.252:2.252:2.252))
        (PORT d[0] (4.618:4.618:4.618) (4.542:4.542:4.542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.253:2.253:2.253))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.253:2.253:2.253))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.268:2.268:2.268) (2.253:2.253:2.253))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.368:2.368:2.368) (2.359:2.359:2.359))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.21:1.21:1.21) (1.155:1.155:1.155))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.746:1.746:1.746) (1.76:1.76:1.76))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.514:1.514:1.514) (1.492:1.492:1.492))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.507:0.507:0.507) (0.522:0.522:0.522))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.014:1.014:1.014) (1:1:1))
        (PORT d[1] (1.031:1.031:1.031) (1.008:1.008:1.008))
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.167:2.167:2.167) (2.094:2.094:2.094))
        (PORT d[1] (3.258:3.258:3.258) (3.092:3.092:3.092))
        (PORT d[2] (1.794:1.794:1.794) (1.724:1.724:1.724))
        (PORT d[3] (3.928:3.928:3.928) (3.694:3.694:3.694))
        (PORT d[4] (3.039:3.039:3.039) (2.918:2.918:2.918))
        (PORT d[5] (1.77:1.77:1.77) (1.697:1.697:1.697))
        (PORT d[6] (2.811:2.811:2.811) (2.893:2.893:2.893))
        (PORT d[7] (3.082:3.082:3.082) (2.975:2.975:2.975))
        (PORT d[8] (2.698:2.698:2.698) (2.557:2.557:2.557))
        (PORT d[9] (1.706:1.706:1.706) (1.648:1.648:1.648))
        (PORT d[10] (1.741:1.741:1.741) (1.68:1.68:1.68))
        (PORT d[11] (1.714:1.714:1.714) (1.63:1.63:1.63))
        (PORT clk (2.315:2.315:2.315) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.982:3.982:3.982) (3.931:3.931:3.931))
        (PORT clk (2.315:2.315:2.315) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.319:2.319:2.319) (2.345:2.345:2.345))
        (PORT d[0] (4.689:4.689:4.689) (4.645:4.645:4.645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.346:2.346:2.346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.305:3.305:3.305) (3.153:3.153:3.153))
        (PORT d[1] (1.977:1.977:1.977) (1.87:1.87:1.87))
        (PORT d[2] (3.652:3.652:3.652) (3.443:3.443:3.443))
        (PORT d[3] (2.248:2.248:2.248) (2.142:2.142:2.142))
        (PORT d[4] (3.278:3.278:3.278) (3.317:3.317:3.317))
        (PORT d[5] (3.371:3.371:3.371) (3.232:3.232:3.232))
        (PORT d[6] (3.137:3.137:3.137) (3.042:3.042:3.042))
        (PORT d[7] (2.636:2.636:2.636) (2.566:2.566:2.566))
        (PORT d[8] (3.285:3.285:3.285) (3.126:3.126:3.126))
        (PORT d[9] (2.215:2.215:2.215) (2.131:2.131:2.131))
        (PORT d[10] (2.7:2.7:2.7) (2.725:2.725:2.725))
        (PORT d[11] (2.457:2.457:2.457) (2.299:2.299:2.299))
        (PORT clk (2.28:2.28:2.28) (2.267:2.267:2.267))
        (PORT ena (4.786:4.786:4.786) (4.626:4.626:4.626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.267:2.267:2.267))
        (PORT d[0] (4.786:4.786:4.786) (4.626:4.626:4.626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.956:0.956:0.956) (0.951:0.951:0.951))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.549:0.549:0.549) (0.587:0.587:0.587))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.241:1.241:1.241) (1.268:1.268:1.268))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.902:1.902:1.902))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.143:2.143:2.143) (2.042:2.042:2.042))
        (PORT d[1] (2.091:2.091:2.091) (2.014:2.014:2.014))
        (PORT clk (2.309:2.309:2.309) (2.334:2.334:2.334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.664:1.664:1.664) (1.623:1.623:1.623))
        (PORT d[1] (2.73:2.73:2.73) (2.716:2.716:2.716))
        (PORT d[2] (3.335:3.335:3.335) (3.191:3.191:3.191))
        (PORT d[3] (3.193:3.193:3.193) (3.053:3.053:3.053))
        (PORT d[4] (1.777:1.777:1.777) (1.703:1.703:1.703))
        (PORT d[5] (1.699:1.699:1.699) (1.643:1.643:1.643))
        (PORT d[6] (3.262:3.262:3.262) (3.204:3.204:3.204))
        (PORT d[7] (1.747:1.747:1.747) (1.695:1.695:1.695))
        (PORT d[8] (3.549:3.549:3.549) (3.357:3.357:3.357))
        (PORT d[9] (1.771:1.771:1.771) (1.723:1.723:1.723))
        (PORT d[10] (2.262:2.262:2.262) (2.26:2.26:2.26))
        (PORT d[11] (1.771:1.771:1.771) (1.719:1.719:1.719))
        (PORT clk (2.305:2.305:2.305) (2.329:2.329:2.329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.545:2.545:2.545) (2.495:2.495:2.495))
        (PORT clk (2.305:2.305:2.305) (2.329:2.329:2.329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.334:2.334:2.334))
        (PORT d[0] (3.252:3.252:3.252) (3.209:3.209:3.209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.485:3.485:3.485) (3.411:3.411:3.411))
        (PORT d[1] (4.01:4.01:4.01) (3.803:3.803:3.803))
        (PORT d[2] (2.907:2.907:2.907) (2.769:2.769:2.769))
        (PORT d[3] (4.899:4.899:4.899) (4.59:4.59:4.59))
        (PORT d[4] (1.407:1.407:1.407) (1.384:1.384:1.384))
        (PORT d[5] (2.971:2.971:2.971) (2.875:2.875:2.875))
        (PORT d[6] (2.043:2.043:2.043) (2.013:2.013:2.013))
        (PORT d[7] (2.237:2.237:2.237) (2.168:2.168:2.168))
        (PORT d[8] (3.047:3.047:3.047) (2.967:2.967:2.967))
        (PORT d[9] (4.415:4.415:4.415) (4.268:4.268:4.268))
        (PORT d[10] (2.257:2.257:2.257) (2.175:2.175:2.175))
        (PORT d[11] (1.392:1.392:1.392) (1.385:1.385:1.385))
        (PORT clk (2.27:2.27:2.27) (2.256:2.256:2.256))
        (PORT ena (4.621:4.621:4.621) (4.599:4.599:4.599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.256:2.256:2.256))
        (PORT d[0] (4.621:4.621:4.621) (4.599:4.599:4.599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.126:1.126:1.126) (1.149:1.149:1.149))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.146:1.146:1.146) (1.18:1.18:1.18))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.89:1.89:1.89) (1.899:1.899:1.899))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.77:1.77:1.77) (1.716:1.716:1.716))
        (PORT d[1] (1.74:1.74:1.74) (1.681:1.681:1.681))
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.136:2.136:2.136) (2.063:2.063:2.063))
        (PORT d[1] (2.784:2.784:2.784) (2.773:2.773:2.773))
        (PORT d[2] (3.728:3.728:3.728) (3.565:3.565:3.565))
        (PORT d[3] (3.232:3.232:3.232) (3.092:3.092:3.092))
        (PORT d[4] (1.787:1.787:1.787) (1.709:1.709:1.709))
        (PORT d[5] (1.68:1.68:1.68) (1.622:1.622:1.622))
        (PORT d[6] (3.733:3.733:3.733) (3.64:3.64:3.64))
        (PORT d[7] (1.716:1.716:1.716) (1.661:1.661:1.661))
        (PORT d[8] (3.922:3.922:3.922) (3.679:3.679:3.679))
        (PORT d[9] (1.71:1.71:1.71) (1.66:1.66:1.66))
        (PORT d[10] (2.691:2.691:2.691) (2.659:2.659:2.659))
        (PORT d[11] (1.758:1.758:1.758) (1.706:1.706:1.706))
        (PORT clk (2.306:2.306:2.306) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.555:2.555:2.555) (2.509:2.509:2.509))
        (PORT clk (2.306:2.306:2.306) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
        (PORT d[0] (3.262:3.262:3.262) (3.223:3.223:3.223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.406:3.406:3.406) (3.34:3.34:3.34))
        (PORT d[1] (4.85:4.85:4.85) (4.565:4.565:4.565))
        (PORT d[2] (3.324:3.324:3.324) (3.16:3.16:3.16))
        (PORT d[3] (5.363:5.363:5.363) (5.024:5.024:5.024))
        (PORT d[4] (1.399:1.399:1.399) (1.375:1.375:1.375))
        (PORT d[5] (1.821:1.821:1.821) (1.768:1.768:1.768))
        (PORT d[6] (1.957:1.957:1.957) (1.938:1.938:1.938))
        (PORT d[7] (2.268:2.268:2.268) (2.198:2.198:2.198))
        (PORT d[8] (3.022:3.022:3.022) (2.943:2.943:2.943))
        (PORT d[9] (2.106:2.106:2.106) (2.07:2.07:2.07))
        (PORT d[10] (1.852:1.852:1.852) (1.804:1.804:1.804))
        (PORT d[11] (1.658:1.658:1.658) (1.587:1.587:1.587))
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (PORT ena (4.613:4.613:4.613) (4.596:4.596:4.596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (PORT d[0] (4.613:4.613:4.613) (4.596:4.596:4.596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.667:1.667:1.667) (1.611:1.611:1.611))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.722:1.722:1.722) (1.666:1.666:1.666))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.763:0.763:0.763) (0.833:0.833:0.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.114:2.114:2.114) (1.99:1.99:1.99))
        (PORT d[1] (2.002:2.002:2.002) (1.896:1.896:1.896))
        (PORT clk (2.304:2.304:2.304) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.196:2.196:2.196) (2.11:2.11:2.11))
        (PORT d[1] (2.302:2.302:2.302) (2.311:2.311:2.311))
        (PORT d[2] (2.907:2.907:2.907) (2.792:2.792:2.792))
        (PORT d[3] (2.769:2.769:2.769) (2.653:2.653:2.653))
        (PORT d[4] (2.19:2.19:2.19) (2.093:2.093:2.093))
        (PORT d[5] (2.116:2.116:2.116) (2.037:2.037:2.037))
        (PORT d[6] (2.774:2.774:2.774) (2.745:2.745:2.745))
        (PORT d[7] (2.153:2.153:2.153) (2.079:2.079:2.079))
        (PORT d[8] (3.107:3.107:3.107) (2.944:2.944:2.944))
        (PORT d[9] (2.19:2.19:2.19) (2.119:2.119:2.119))
        (PORT d[10] (2.286:2.286:2.286) (2.277:2.277:2.277))
        (PORT d[11] (2.243:2.243:2.243) (2.161:2.161:2.161))
        (PORT clk (2.3:2.3:2.3) (2.325:2.325:2.325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.588:2.588:2.588) (2.548:2.548:2.548))
        (PORT clk (2.3:2.3:2.3) (2.325:2.325:2.325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.304:2.304:2.304) (2.33:2.33:2.33))
        (PORT d[0] (3.295:3.295:3.295) (3.262:3.262:3.262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.305:2.305:2.305) (2.331:2.331:2.331))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.305:2.305:2.305) (2.331:2.331:2.331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.305:2.305:2.305) (2.331:2.331:2.331))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.305:2.305:2.305) (2.331:2.331:2.331))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.963:2.963:2.963) (2.923:2.923:2.923))
        (PORT d[1] (4.036:4.036:4.036) (3.813:3.813:3.813))
        (PORT d[2] (2.495:2.495:2.495) (2.375:2.375:2.375))
        (PORT d[3] (4.451:4.451:4.451) (4.172:4.172:4.172))
        (PORT d[4] (1.803:1.803:1.803) (1.755:1.755:1.755))
        (PORT d[5] (2.566:2.566:2.566) (2.497:2.497:2.497))
        (PORT d[6] (2.466:2.466:2.466) (2.412:2.412:2.412))
        (PORT d[7] (2.607:2.607:2.607) (2.604:2.604:2.604))
        (PORT d[8] (2.672:2.672:2.672) (2.613:2.613:2.613))
        (PORT d[9] (4.333:4.333:4.333) (4.18:4.18:4.18))
        (PORT d[10] (2.343:2.343:2.343) (2.253:2.253:2.253))
        (PORT d[11] (2.943:2.943:2.943) (2.847:2.847:2.847))
        (PORT clk (2.264:2.264:2.264) (2.25:2.25:2.25))
        (PORT ena (4.577:4.577:4.577) (4.505:4.505:4.505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.264:2.264:2.264) (2.25:2.25:2.25))
        (PORT d[0] (4.577:4.577:4.577) (4.505:4.505:4.505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.265:2.265:2.265) (2.251:2.251:2.251))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.265:2.265:2.265) (2.251:2.251:2.251))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.265:2.265:2.265) (2.251:2.251:2.251))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.627:0.627:0.627) (0.67:0.67:0.67))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.9:1.9:1.9) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.818:2.818:2.818) (2.68:2.68:2.68))
        (PORT clk (2.302:2.302:2.302) (2.326:2.326:2.326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.5:2.5:2.5) (2.397:2.397:2.397))
        (PORT d[1] (2.341:2.341:2.341) (2.329:2.329:2.329))
        (PORT d[2] (2.49:2.49:2.49) (2.391:2.391:2.391))
        (PORT d[3] (2.429:2.429:2.429) (2.321:2.321:2.321))
        (PORT d[4] (2.588:2.588:2.588) (2.463:2.463:2.463))
        (PORT d[5] (2.501:2.501:2.501) (2.394:2.394:2.394))
        (PORT d[6] (2.358:2.358:2.358) (2.349:2.349:2.349))
        (PORT d[7] (2.544:2.544:2.544) (2.435:2.435:2.435))
        (PORT d[8] (2.74:2.74:2.74) (2.608:2.608:2.608))
        (PORT d[9] (2.532:2.532:2.532) (2.435:2.435:2.435))
        (PORT d[10] (2.298:2.298:2.298) (2.293:2.293:2.293))
        (PORT d[11] (2.589:2.589:2.589) (2.482:2.482:2.482))
        (PORT clk (2.298:2.298:2.298) (2.321:2.321:2.321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.513:2.513:2.513) (2.486:2.486:2.486))
        (PORT clk (2.298:2.298:2.298) (2.321:2.321:2.321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.302:2.302:2.302) (2.326:2.326:2.326))
        (PORT d[0] (3.259:3.259:3.259) (3.231:3.231:3.231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.327:2.327:2.327))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.658:2.658:2.658) (2.662:2.662:2.662))
        (PORT d[1] (3.187:3.187:3.187) (3.028:3.028:3.028))
        (PORT d[2] (2.968:2.968:2.968) (2.834:2.834:2.834))
        (PORT d[3] (4.026:4.026:4.026) (3.767:3.767:3.767))
        (PORT d[4] (2.217:2.217:2.217) (2.179:2.179:2.179))
        (PORT d[5] (2.134:2.134:2.134) (2.1:2.1:2.1))
        (PORT d[6] (2.498:2.498:2.498) (2.445:2.445:2.445))
        (PORT d[7] (2.709:2.709:2.709) (2.697:2.697:2.697))
        (PORT d[8] (2.209:2.209:2.209) (2.187:2.187:2.187))
        (PORT d[9] (3.928:3.928:3.928) (3.803:3.803:3.803))
        (PORT d[10] (2.288:2.288:2.288) (2.206:2.206:2.206))
        (PORT d[11] (2.579:2.579:2.579) (2.508:2.508:2.508))
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (PORT ena (4.183:4.183:4.183) (4.14:4.14:4.14))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.269:2.269:2.269) (2.256:2.256:2.256))
        (PORT d[0] (4.183:4.183:4.183) (4.14:4.14:4.14))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.27:2.27:2.27) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.54:1.54:1.54) (1.43:1.43:1.43))
        (PORT datab (0.3:0.3:0.3) (0.332:0.332:0.332))
        (PORT datac (1.929:1.929:1.929) (1.759:1.759:1.759))
        (PORT datad (3.574:3.574:3.574) (3.607:3.607:3.607))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.916:1.916:1.916) (1.926:1.926:1.926))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.938:1.938:1.938) (1.905:1.905:1.905))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.137:1.137:1.137) (1.054:1.054:1.054))
        (PORT datab (1.803:1.803:1.803) (1.742:1.742:1.742))
        (PORT datad (1.642:1.642:1.642) (1.577:1.577:1.577))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.896:0.896:0.896) (0.841:0.841:0.841))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datad (1.736:1.736:1.736) (1.682:1.682:1.682))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (0.903:0.903:0.903) (0.857:0.857:0.857))
        (PORT datad (1.729:1.729:1.729) (1.674:1.674:1.674))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.947:0.947:0.947) (0.888:0.888:0.888))
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (PORT datad (1.739:1.739:1.739) (1.686:1.686:1.686))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.887:0.887:0.887) (0.83:0.83:0.83))
        (PORT datac (0.296:0.296:0.296) (0.375:0.375:0.375))
        (PORT datad (1.733:1.733:1.733) (1.678:1.678:1.678))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.868:0.868:0.868) (0.826:0.826:0.826))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datad (1.738:1.738:1.738) (1.684:1.684:1.684))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.501:1.501:1.501) (1.385:1.385:1.385))
        (PORT datac (0.298:0.298:0.298) (0.377:0.377:0.377))
        (PORT datad (1.728:1.728:1.728) (1.672:1.672:1.672))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.491:1.491:1.491) (1.356:1.356:1.356))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.733:1.733:1.733) (1.679:1.679:1.679))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.178:1.178:1.178) (1.073:1.073:1.073))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datad (1.731:1.731:1.731) (1.676:1.676:1.676))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.961:0.961:0.961) (0.883:0.883:0.883))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.732:1.732:1.732) (1.677:1.677:1.677))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.537:1.537:1.537) (1.413:1.413:1.413))
        (PORT datab (0.338:0.338:0.338) (0.414:0.414:0.414))
        (PORT datad (1.737:1.737:1.737) (1.683:1.683:1.683))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.426:0.426:0.426))
        (PORT datab (1.266:1.266:1.266) (1.178:1.178:1.178))
        (PORT datad (1.729:1.729:1.729) (1.673:1.673:1.673))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.883:0.883:0.883) (0.825:0.825:0.825))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datad (1.735:1.735:1.735) (1.681:1.681:1.681))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.86:0.86:0.86))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (1.73:1.73:1.73) (1.675:1.675:1.675))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.43:1.43:1.43) (1.429:1.429:1.429))
        (PORT datac (0.816:0.816:0.816) (0.757:0.757:0.757))
        (PORT datad (1.654:1.654:1.654) (1.593:1.593:1.593))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.423:1.423:1.423) (1.418:1.418:1.418))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.814:0.814:0.814) (0.756:0.756:0.756))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.248:1.248:1.248) (1.225:1.225:1.225))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.919:1.919:1.919) (1.928:1.928:1.928))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.904:0.904:0.904) (0.894:0.894:0.894))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.858:0.858:0.858) (0.855:0.855:0.855))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.895:0.895:0.895) (0.886:0.886:0.886))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT asdata (1.338:1.338:1.338) (1.338:1.338:1.338))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.847:0.847:0.847) (0.83:0.83:0.83))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.898:1.898:1.898) (1.905:1.905:1.905))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.611:1.611:1.611) (1.552:1.552:1.552))
        (PORT d[1] (1.357:1.357:1.357) (1.326:1.326:1.326))
        (PORT clk (2.308:2.308:2.308) (2.332:2.332:2.332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.319:3.319:3.319) (3.171:3.171:3.171))
        (PORT d[1] (3.182:3.182:3.182) (3.167:3.167:3.167))
        (PORT d[2] (3.621:3.621:3.621) (3.447:3.447:3.447))
        (PORT d[3] (2.109:2.109:2.109) (2.036:2.036:2.036))
        (PORT d[4] (2.192:2.192:2.192) (2.089:2.089:2.089))
        (PORT d[5] (2.485:2.485:2.485) (2.328:2.328:2.328))
        (PORT d[6] (2.991:2.991:2.991) (2.897:2.897:2.897))
        (PORT d[7] (2.125:2.125:2.125) (2.032:2.032:2.032))
        (PORT d[8] (3.479:3.479:3.479) (3.26:3.26:3.26))
        (PORT d[9] (2.484:2.484:2.484) (2.369:2.369:2.369))
        (PORT d[10] (2.945:2.945:2.945) (2.806:2.806:2.806))
        (PORT d[11] (2.082:2.082:2.082) (1.993:1.993:1.993))
        (PORT clk (2.304:2.304:2.304) (2.327:2.327:2.327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.12:2.12:2.12) (2.059:2.059:2.059))
        (PORT clk (2.304:2.304:2.304) (2.327:2.327:2.327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.308:2.308:2.308) (2.332:2.332:2.332))
        (PORT d[0] (2.827:2.827:2.827) (2.773:2.773:2.773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.309:2.309:2.309) (2.333:2.333:2.333))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.709:3.709:3.709) (3.508:3.508:3.508))
        (PORT d[1] (1.505:1.505:1.505) (1.471:1.471:1.471))
        (PORT d[2] (3.891:3.891:3.891) (3.757:3.757:3.757))
        (PORT d[3] (3.042:3.042:3.042) (2.975:2.975:2.975))
        (PORT d[4] (4.621:4.621:4.621) (4.673:4.673:4.673))
        (PORT d[5] (1.77:1.77:1.77) (1.722:1.722:1.722))
        (PORT d[6] (2.572:2.572:2.572) (2.525:2.525:2.525))
        (PORT d[7] (2.175:2.175:2.175) (2.072:2.072:2.072))
        (PORT d[8] (1.776:1.776:1.776) (1.737:1.737:1.737))
        (PORT d[9] (1.999:1.999:1.999) (1.979:1.979:1.979))
        (PORT d[10] (1.975:1.975:1.975) (1.953:1.953:1.953))
        (PORT d[11] (1.4:1.4:1.4) (1.393:1.393:1.393))
        (PORT clk (2.276:2.276:2.276) (2.26:2.26:2.26))
        (PORT ena (4.964:4.964:4.964) (4.907:4.907:4.907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.276:2.276:2.276) (2.26:2.26:2.26))
        (PORT d[0] (4.964:4.964:4.964) (4.907:4.907:4.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.277:2.277:2.277) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.363:1.363:1.363) (1.369:1.369:1.369))
        (PORT datad (1.22:1.22:1.22) (1.137:1.137:1.137))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datac (1.355:1.355:1.355) (1.359:1.359:1.359))
        (PORT datad (1.187:1.187:1.187) (1.1:1.1:1.1))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.229:1.229:1.229) (1.193:1.193:1.193))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT asdata (0.763:0.763:0.763) (0.833:0.833:0.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.646:1.646:1.646) (1.599:1.599:1.599))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.609:2.609:2.609) (2.534:2.534:2.534))
        (PORT d[1] (1.618:1.618:1.618) (1.557:1.557:1.557))
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.327:3.327:3.327) (3.179:3.179:3.179))
        (PORT d[1] (2.786:2.786:2.786) (2.821:2.821:2.821))
        (PORT d[2] (3.723:3.723:3.723) (3.631:3.631:3.631))
        (PORT d[3] (1.763:1.763:1.763) (1.716:1.716:1.716))
        (PORT d[4] (2.149:2.149:2.149) (2.055:2.055:2.055))
        (PORT d[5] (1.735:1.735:1.735) (1.667:1.667:1.667))
        (PORT d[6] (3.433:3.433:3.433) (3.308:3.308:3.308))
        (PORT d[7] (1.755:1.755:1.755) (1.687:1.687:1.687))
        (PORT d[8] (1.944:1.944:1.944) (1.831:1.831:1.831))
        (PORT d[9] (2.49:2.49:2.49) (2.375:2.375:2.375))
        (PORT d[10] (3.304:3.304:3.304) (3.139:3.139:3.139))
        (PORT d[11] (1.694:1.694:1.694) (1.631:1.631:1.631))
        (PORT clk (2.306:2.306:2.306) (2.329:2.329:2.329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.957:1.957:1.957) (1.881:1.881:1.881))
        (PORT clk (2.306:2.306:2.306) (2.329:2.329:2.329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.334:2.334:2.334))
        (PORT d[0] (2.664:2.664:2.664) (2.595:2.595:2.595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.607:3.607:3.607) (3.418:3.418:3.418))
        (PORT d[1] (1.431:1.431:1.431) (1.399:1.399:1.399))
        (PORT d[2] (3.712:3.712:3.712) (3.524:3.524:3.524))
        (PORT d[3] (3.457:3.457:3.457) (3.365:3.365:3.365))
        (PORT d[4] (1.345:1.345:1.345) (1.317:1.317:1.317))
        (PORT d[5] (1.761:1.761:1.761) (1.712:1.712:1.712))
        (PORT d[6] (1.965:1.965:1.965) (1.943:1.943:1.943))
        (PORT d[7] (1.87:1.87:1.87) (1.818:1.818:1.818))
        (PORT d[8] (1.426:1.426:1.426) (1.412:1.412:1.412))
        (PORT d[9] (1.665:1.665:1.665) (1.66:1.66:1.66))
        (PORT d[10] (1.665:1.665:1.665) (1.657:1.657:1.657))
        (PORT d[11] (1.461:1.461:1.461) (1.451:1.451:1.451))
        (PORT clk (2.278:2.278:2.278) (2.264:2.264:2.264))
        (PORT ena (4.955:4.955:4.955) (4.898:4.898:4.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.278:2.278:2.278) (2.264:2.264:2.264))
        (PORT d[0] (4.955:4.955:4.955) (4.898:4.898:4.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (1.354:1.354:1.354) (1.358:1.358:1.358))
        (PORT datad (1.23:1.23:1.23) (1.136:1.136:1.136))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.418:1.418:1.418) (1.411:1.411:1.411))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (1.233:1.233:1.233) (1.134:1.134:1.134))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.422:1.422:1.422) (1.417:1.417:1.417))
        (PORT datab (1.678:1.678:1.678) (1.547:1.547:1.547))
        (PORT datad (0.498:0.498:0.498) (0.525:0.525:0.525))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.43:1.43:1.43) (1.427:1.427:1.427))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datad (1.609:1.609:1.609) (1.504:1.504:1.504))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.288:1.288:1.288) (1.256:1.256:1.256))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.908:0.908:0.908) (0.916:0.916:0.916))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.035:2.035:2.035) (1.981:1.981:1.981))
        (PORT d[1] (3.016:3.016:3.016) (2.815:2.815:2.815))
        (PORT clk (2.312:2.312:2.312) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.151:2.151:2.151) (2.077:2.077:2.077))
        (PORT d[1] (2.822:2.822:2.822) (2.809:2.809:2.809))
        (PORT d[2] (3.672:3.672:3.672) (3.513:3.513:3.513))
        (PORT d[3] (1.341:1.341:1.341) (1.309:1.309:1.309))
        (PORT d[4] (2.209:2.209:2.209) (2.114:2.114:2.114))
        (PORT d[5] (1.595:1.595:1.595) (1.509:1.509:1.509))
        (PORT d[6] (1.376:1.376:1.376) (1.346:1.346:1.346))
        (PORT d[7] (1.322:1.322:1.322) (1.278:1.278:1.278))
        (PORT d[8] (1.546:1.546:1.546) (1.472:1.472:1.472))
        (PORT d[9] (1.318:1.318:1.318) (1.297:1.297:1.297))
        (PORT d[10] (2.67:2.67:2.67) (2.643:2.643:2.643))
        (PORT d[11] (1.327:1.327:1.327) (1.293:1.293:1.293))
        (PORT clk (2.308:2.308:2.308) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.11:2.11:2.11) (2.048:2.048:2.048))
        (PORT clk (2.308:2.308:2.308) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.335:2.335:2.335))
        (PORT d[0] (2.817:2.817:2.817) (2.762:2.762:2.762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.912:3.912:3.912) (3.811:3.811:3.811))
        (PORT d[1] (4.82:4.82:4.82) (4.538:4.538:4.538))
        (PORT d[2] (3.358:3.358:3.358) (3.195:3.195:3.195))
        (PORT d[3] (5.309:5.309:5.309) (4.974:4.974:4.974))
        (PORT d[4] (1.376:1.376:1.376) (1.35:1.35:1.35))
        (PORT d[5] (1.791:1.791:1.791) (1.737:1.737:1.737))
        (PORT d[6] (1.992:1.992:1.992) (1.97:1.97:1.97))
        (PORT d[7] (2.206:2.206:2.206) (2.133:2.133:2.133))
        (PORT d[8] (3.009:3.009:3.009) (2.937:2.937:2.937))
        (PORT d[9] (4.774:4.774:4.774) (4.604:4.604:4.604))
        (PORT d[10] (1.425:1.425:1.425) (1.396:1.396:1.396))
        (PORT d[11] (1.362:1.362:1.362) (1.351:1.351:1.351))
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT ena (4.617:4.617:4.617) (4.601:4.601:4.601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT d[0] (4.617:4.617:4.617) (4.601:4.601:4.601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.421:1.421:1.421) (1.415:1.415:1.415))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (PORT datad (1.248:1.248:1.248) (1.152:1.152:1.152))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.422:1.422:1.422) (1.416:1.416:1.416))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.193:1.193:1.193) (1.119:1.119:1.119))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.547:0.547:0.547) (0.563:0.563:0.563))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.25:1.25:1.25) (1.228:1.228:1.228))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.648:2.648:2.648) (2.592:2.592:2.592))
        (PORT d[1] (2.114:2.114:2.114) (2.113:2.113:2.113))
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.314:3.314:3.314) (3.165:3.165:3.165))
        (PORT d[1] (2.748:2.748:2.748) (2.785:2.785:2.785))
        (PORT d[2] (3.736:3.736:3.736) (3.573:3.573:3.573))
        (PORT d[3] (1.724:1.724:1.724) (1.677:1.677:1.677))
        (PORT d[4] (2.162:2.162:2.162) (2.07:2.07:2.07))
        (PORT d[5] (2.07:2.07:2.07) (1.979:1.979:1.979))
        (PORT d[6] (3.399:3.399:3.399) (3.278:3.278:3.278))
        (PORT d[7] (1.757:1.757:1.757) (1.687:1.687:1.687))
        (PORT d[8] (3.542:3.542:3.542) (3.323:3.323:3.323))
        (PORT d[9] (1.656:1.656:1.656) (1.606:1.606:1.606))
        (PORT d[10] (2.678:2.678:2.678) (2.651:2.651:2.651))
        (PORT d[11] (1.687:1.687:1.687) (1.623:1.623:1.623))
        (PORT clk (2.307:2.307:2.307) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.087:2.087:2.087) (2.022:2.022:2.022))
        (PORT clk (2.307:2.307:2.307) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
        (PORT d[0] (2.794:2.794:2.794) (2.736:2.736:2.736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.885:3.885:3.885) (3.787:3.787:3.787))
        (PORT d[1] (1.792:1.792:1.792) (1.724:1.724:1.724))
        (PORT d[2] (3.738:3.738:3.738) (3.549:3.549:3.549))
        (PORT d[3] (3.468:3.468:3.468) (3.374:3.374:3.374))
        (PORT d[4] (1.336:1.336:1.336) (1.305:1.305:1.305))
        (PORT d[5] (2.436:2.436:2.436) (2.315:2.315:2.315))
        (PORT d[6] (1.969:1.969:1.969) (1.952:1.952:1.952))
        (PORT d[7] (1.847:1.847:1.847) (1.796:1.796:1.796))
        (PORT d[8] (1.779:1.779:1.779) (1.738:1.738:1.738))
        (PORT d[9] (1.658:1.658:1.658) (1.649:1.649:1.649))
        (PORT d[10] (1.61:1.61:1.61) (1.616:1.616:1.616))
        (PORT d[11] (1.414:1.414:1.414) (1.403:1.403:1.403))
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT ena (4.941:4.941:4.941) (4.882:4.882:4.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT d[0] (4.941:4.941:4.941) (4.882:4.882:4.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.353:1.353:1.353) (1.355:1.355:1.355))
        (PORT datad (1.172:1.172:1.172) (1.094:1.094:1.094))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.428:1.428:1.428) (1.425:1.425:1.425))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (PORT datad (1.241:1.241:1.241) (1.143:1.143:1.143))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.787:0.787:0.787) (0.857:0.857:0.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.214:1.214:1.214) (1.187:1.187:1.187))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.869:0.869:0.869) (0.867:0.867:0.867))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.788:2.788:2.788) (2.674:2.674:2.674))
        (PORT d[1] (1.917:1.917:1.917) (1.916:1.916:1.916))
        (PORT clk (2.312:2.312:2.312) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.152:2.152:2.152) (2.078:2.078:2.078))
        (PORT d[1] (2.736:2.736:2.736) (2.77:2.77:2.77))
        (PORT d[2] (3.7:3.7:3.7) (3.541:3.541:3.541))
        (PORT d[3] (2.11:2.11:2.11) (2.019:2.019:2.019))
        (PORT d[4] (2.168:2.168:2.168) (2.077:2.077:2.077))
        (PORT d[5] (1.713:1.713:1.713) (1.642:1.642:1.642))
        (PORT d[6] (3.4:3.4:3.4) (3.279:3.279:3.279))
        (PORT d[7] (1.703:1.703:1.703) (1.632:1.632:1.632))
        (PORT d[8] (3.894:3.894:3.894) (3.649:3.649:3.649))
        (PORT d[9] (1.658:1.658:1.658) (1.599:1.599:1.599))
        (PORT d[10] (2.677:2.677:2.677) (2.65:2.65:2.65))
        (PORT d[11] (1.701:1.701:1.701) (1.637:1.637:1.637))
        (PORT clk (2.308:2.308:2.308) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.138:2.138:2.138) (2.072:2.072:2.072))
        (PORT clk (2.308:2.308:2.308) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.335:2.335:2.335))
        (PORT d[0] (2.845:2.845:2.845) (2.786:2.786:2.786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.888:3.888:3.888) (3.788:3.788:3.788))
        (PORT d[1] (1.055:1.055:1.055) (1.043:1.043:1.043))
        (PORT d[2] (3.304:3.304:3.304) (3.14:3.14:3.14))
        (PORT d[3] (3.434:3.434:3.434) (3.343:3.343:3.343))
        (PORT d[4] (1.784:1.784:1.784) (1.733:1.733:1.733))
        (PORT d[5] (1.438:1.438:1.438) (1.41:1.41:1.41))
        (PORT d[6] (1.963:1.963:1.963) (1.945:1.945:1.945))
        (PORT d[7] (1.807:1.807:1.807) (1.758:1.758:1.758))
        (PORT d[8] (1.73:1.73:1.73) (1.692:1.692:1.692))
        (PORT d[9] (4.821:4.821:4.821) (4.648:4.648:4.648))
        (PORT d[10] (2.102:2.102:2.102) (2.073:2.073:2.073))
        (PORT d[11] (0.985:0.985:0.985) (1.001:1.001:1.001))
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT ena (4.588:4.588:4.588) (4.562:4.562:4.562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.265:2.265:2.265))
        (PORT d[0] (4.588:4.588:4.588) (4.562:4.562:4.562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.266:2.266:2.266))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.425:1.425:1.425) (1.421:1.421:1.421))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.194:1.194:1.194) (1.119:1.119:1.119))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.426:1.426:1.426) (1.423:1.423:1.423))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.204:1.204:1.204) (1.121:1.121:1.121))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.808:1.808:1.808) (1.756:1.756:1.756))
        (PORT datac (1.53:1.53:1.53) (1.428:1.428:1.428))
        (PORT datad (0.929:0.929:0.929) (0.914:0.914:0.914))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.889:1.889:1.889) (1.715:1.715:1.715))
        (PORT datab (0.336:0.336:0.336) (0.412:0.412:0.412))
        (PORT datad (1.745:1.745:1.745) (1.705:1.705:1.705))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.28:1.28:1.28) (1.255:1.255:1.255))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.919:0.919:0.919) (0.907:0.907:0.907))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.905:1.905:1.905) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.936:0.936:0.936) (0.916:0.916:0.916))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.895:1.895:1.895) (1.904:1.904:1.904))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.285:1.285:1.285) (1.247:1.247:1.247))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.308:1.308:1.308) (1.267:1.267:1.267))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.499:0.499:0.499) (0.527:0.527:0.527))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.921:1.921:1.921))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.153:2.153:2.153) (2.125:2.125:2.125))
        (PORT d[1] (2.34:2.34:2.34) (2.357:2.357:2.357))
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.955:2.955:2.955) (2.81:2.81:2.81))
        (PORT d[1] (2.747:2.747:2.747) (2.735:2.735:2.735))
        (PORT d[2] (3.337:3.337:3.337) (3.199:3.199:3.199))
        (PORT d[3] (3.201:3.201:3.201) (3.061:3.061:3.061))
        (PORT d[4] (1.809:1.809:1.809) (1.736:1.736:1.736))
        (PORT d[5] (1.692:1.692:1.692) (1.636:1.636:1.636))
        (PORT d[6] (3.233:3.233:3.233) (3.174:3.174:3.174))
        (PORT d[7] (1.739:1.739:1.739) (1.686:1.686:1.686))
        (PORT d[8] (3.963:3.963:3.963) (3.719:3.719:3.719))
        (PORT d[9] (1.723:1.723:1.723) (1.675:1.675:1.675))
        (PORT d[10] (2.263:2.263:2.263) (2.261:2.261:2.261))
        (PORT d[11] (1.732:1.732:1.732) (1.679:1.679:1.679))
        (PORT clk (2.306:2.306:2.306) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.562:2.562:2.562) (2.533:2.533:2.533))
        (PORT clk (2.306:2.306:2.306) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
        (PORT d[0] (3.234:3.234:3.234) (3.216:3.216:3.216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.482:3.482:3.482) (3.411:3.411:3.411))
        (PORT d[1] (4.84:4.84:4.84) (4.556:4.556:4.556))
        (PORT d[2] (3.347:3.347:3.347) (3.182:3.182:3.182))
        (PORT d[3] (4.854:4.854:4.854) (4.549:4.549:4.549))
        (PORT d[4] (1.407:1.407:1.407) (1.383:1.383:1.383))
        (PORT d[5] (1.828:1.828:1.828) (1.775:1.775:1.775))
        (PORT d[6] (1.62:1.62:1.62) (1.619:1.619:1.619))
        (PORT d[7] (2.276:2.276:2.276) (2.206:2.206:2.206))
        (PORT d[8] (3:3:3) (2.927:2.927:2.927))
        (PORT d[9] (2.097:2.097:2.097) (2.062:2.062:2.062))
        (PORT d[10] (1.495:1.495:1.495) (1.473:1.473:1.473))
        (PORT d[11] (1.391:1.391:1.391) (1.384:1.384:1.384))
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (PORT ena (4.639:4.639:4.639) (4.62:4.62:4.62))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.271:2.271:2.271) (2.257:2.257:2.257))
        (PORT d[0] (4.639:4.639:4.639) (4.62:4.62:4.62))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (2.079:2.079:2.079) (1.922:1.922:1.922))
        (PORT datad (1.74:1.74:1.74) (1.697:1.697:1.697))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.798:1.798:1.798) (1.743:1.743:1.743))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (2.026:2.026:2.026) (1.876:1.876:1.876))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.363:1.363:1.363) (1.253:1.253:1.253))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datad (1.732:1.732:1.732) (1.687:1.687:1.687))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.248:1.248:1.248) (1.169:1.169:1.169))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.738:1.738:1.738) (1.695:1.695:1.695))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.937:0.937:0.937) (0.929:0.929:0.929))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.85:0.85:0.85) (0.849:0.849:0.849))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT asdata (0.761:0.761:0.761) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT asdata (1.743:1.743:1.743) (1.687:1.687:1.687))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.507:0.507:0.507) (0.522:0.522:0.522))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.511:0.511:0.511) (0.532:0.532:0.532))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.923:1.923:1.923))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.886:1.886:1.886) (1.794:1.794:1.794))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.019:2.019:2.019) (1.887:1.887:1.887))
        (PORT d[1] (1.309:1.309:1.309) (1.261:1.261:1.261))
        (PORT clk (2.303:2.303:2.303) (2.329:2.329:2.329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.92:2.92:2.92) (2.798:2.798:2.798))
        (PORT d[1] (2.804:2.804:2.804) (2.836:2.836:2.836))
        (PORT d[2] (3.357:3.357:3.357) (3.292:3.292:3.292))
        (PORT d[3] (2.173:2.173:2.173) (2.105:2.105:2.105))
        (PORT d[4] (2.214:2.214:2.214) (2.113:2.113:2.113))
        (PORT d[5] (2.552:2.552:2.552) (2.431:2.431:2.431))
        (PORT d[6] (3.024:3.024:3.024) (2.927:2.927:2.927))
        (PORT d[7] (2.188:2.188:2.188) (2.097:2.097:2.097))
        (PORT d[8] (3.085:3.085:3.085) (2.892:2.892:2.892))
        (PORT d[9] (2.087:2.087:2.087) (2.011:2.011:2.011))
        (PORT d[10] (2.896:2.896:2.896) (2.758:2.758:2.758))
        (PORT d[11] (2.103:2.103:2.103) (2.017:2.017:2.017))
        (PORT clk (2.299:2.299:2.299) (2.324:2.324:2.324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.13:2.13:2.13) (2.069:2.069:2.069))
        (PORT clk (2.299:2.299:2.299) (2.324:2.324:2.324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.303:2.303:2.303) (2.329:2.329:2.329))
        (PORT d[0] (2.837:2.837:2.837) (2.783:2.783:2.783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.304:2.304:2.304) (2.33:2.33:2.33))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.304:2.304:2.304) (2.33:2.33:2.33))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.304:2.304:2.304) (2.33:2.33:2.33))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.304:2.304:2.304) (2.33:2.33:2.33))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.226:3.226:3.226) (3.063:3.063:3.063))
        (PORT d[1] (1.823:1.823:1.823) (1.767:1.767:1.767))
        (PORT d[2] (3.906:3.906:3.906) (3.768:3.768:3.768))
        (PORT d[3] (3.065:3.065:3.065) (2.997:2.997:2.997))
        (PORT d[4] (4.191:4.191:4.191) (4.277:4.277:4.277))
        (PORT d[5] (2.171:2.171:2.171) (2.099:2.099:2.099))
        (PORT d[6] (2.176:2.176:2.176) (2.159:2.159:2.159))
        (PORT d[7] (1.789:1.789:1.789) (1.739:1.739:1.739))
        (PORT d[8] (1.766:1.766:1.766) (1.729:1.729:1.729))
        (PORT d[9] (2.011:2.011:2.011) (1.993:1.993:1.993))
        (PORT d[10] (2.108:2.108:2.108) (2.094:2.094:2.094))
        (PORT d[11] (1.884:1.884:1.884) (1.849:1.849:1.849))
        (PORT clk (2.271:2.271:2.271) (2.256:2.256:2.256))
        (PORT ena (5.376:5.376:5.376) (5.307:5.307:5.307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.271:2.271:2.271) (2.256:2.256:2.256))
        (PORT d[0] (5.376:5.376:5.376) (5.307:5.307:5.307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.257:2.257:2.257))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.819:0.819:0.819) (0.76:0.76:0.76))
        (PORT datad (1.735:1.735:1.735) (1.692:1.692:1.692))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.805:1.805:1.805) (1.753:1.753:1.753))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.838:0.838:0.838) (0.781:0.781:0.781))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.851:0.851:0.851) (0.849:0.849:0.849))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.236:1.236:1.236) (1.209:1.209:1.209))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.929:1.929:1.929) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.184:1.184:1.184) (1.125:1.125:1.125))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.925:1.925:1.925) (1.812:1.812:1.812))
        (PORT d[1] (1.654:1.654:1.654) (1.58:1.58:1.58))
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.414:2.414:2.414) (2.314:2.314:2.314))
        (PORT d[1] (2.765:2.765:2.765) (2.801:2.801:2.801))
        (PORT d[2] (3.202:3.202:3.202) (3.062:3.062:3.062))
        (PORT d[3] (2.875:2.875:2.875) (2.746:2.746:2.746))
        (PORT d[4] (2.582:2.582:2.582) (2.488:2.488:2.488))
        (PORT d[5] (2.532:2.532:2.532) (2.416:2.416:2.416))
        (PORT d[6] (2.984:2.984:2.984) (2.885:2.885:2.885))
        (PORT d[7] (2.536:2.536:2.536) (2.418:2.418:2.418))
        (PORT d[8] (3.062:3.062:3.062) (2.866:2.866:2.866))
        (PORT d[9] (2.891:2.891:2.891) (2.761:2.761:2.761))
        (PORT d[10] (2.491:2.491:2.491) (2.377:2.377:2.377))
        (PORT d[11] (2.485:2.485:2.485) (2.369:2.369:2.369))
        (PORT clk (2.307:2.307:2.307) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.182:3.182:3.182) (3.061:3.061:3.061))
        (PORT clk (2.307:2.307:2.307) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.311:2.311:2.311) (2.335:2.335:2.335))
        (PORT d[0] (3.889:3.889:3.889) (3.775:3.775:3.775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.325:3.325:3.325) (3.155:3.155:3.155))
        (PORT d[1] (1.897:1.897:1.897) (1.835:1.835:1.835))
        (PORT d[2] (3.538:3.538:3.538) (3.428:3.428:3.428))
        (PORT d[3] (2.663:2.663:2.663) (2.618:2.618:2.618))
        (PORT d[4] (4.17:4.17:4.17) (4.253:4.253:4.253))
        (PORT d[5] (2.179:2.179:2.179) (2.109:2.109:2.109))
        (PORT d[6] (3.232:3.232:3.232) (3.171:3.171:3.171))
        (PORT d[7] (2.183:2.183:2.183) (2.096:2.096:2.096))
        (PORT d[8] (2.165:2.165:2.165) (2.098:2.098:2.098))
        (PORT d[9] (2.401:2.401:2.401) (2.355:2.355:2.355))
        (PORT d[10] (2.57:2.57:2.57) (2.57:2.57:2.57))
        (PORT d[11] (2.666:2.666:2.666) (2.568:2.568:2.568))
        (PORT clk (2.272:2.272:2.272) (2.257:2.257:2.257))
        (PORT ena (5.356:5.356:5.356) (5.285:5.285:5.285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.272:2.272:2.272) (2.257:2.257:2.257))
        (PORT d[0] (5.356:5.356:5.356) (5.285:5.285:5.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.273:2.273:2.273) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.273:2.273:2.273) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.273:2.273:2.273) (2.258:2.258:2.258))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.806:1.806:1.806) (1.754:1.754:1.754))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (1.245:1.245:1.245) (1.158:1.158:1.158))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (1.258:1.258:1.258) (1.174:1.174:1.174))
        (PORT datad (1.741:1.741:1.741) (1.698:1.698:1.698))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.811:0.811:0.811) (0.881:0.881:0.881))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.761:0.761:0.761) (0.74:0.74:0.74))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.548:0.548:0.548) (0.564:0.564:0.564))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.268:1.268:1.268) (1.232:1.232:1.232))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.689:1.689:1.689) (1.611:1.611:1.611))
        (PORT d[1] (1.899:1.899:1.899) (1.913:1.913:1.913))
        (PORT clk (2.314:2.314:2.314) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.429:2.429:2.429) (2.334:2.334:2.334))
        (PORT d[1] (2.779:2.779:2.779) (2.817:2.817:2.817))
        (PORT d[2] (2.975:2.975:2.975) (2.914:2.914:2.914))
        (PORT d[3] (2.542:2.542:2.542) (2.447:2.447:2.447))
        (PORT d[4] (2.899:2.899:2.899) (2.712:2.712:2.712))
        (PORT d[5] (2.828:2.828:2.828) (2.65:2.65:2.65))
        (PORT d[6] (2.576:2.576:2.576) (2.504:2.504:2.504))
        (PORT d[7] (2.59:2.59:2.59) (2.47:2.47:2.47))
        (PORT d[8] (2.681:2.681:2.681) (2.497:2.497:2.497))
        (PORT d[9] (2.915:2.915:2.915) (2.783:2.783:2.783))
        (PORT d[10] (2.869:2.869:2.869) (2.733:2.733:2.733))
        (PORT d[11] (2.497:2.497:2.497) (2.383:2.383:2.383))
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.537:2.537:2.537) (2.453:2.453:2.453))
        (PORT clk (2.31:2.31:2.31) (2.335:2.335:2.335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.314:2.314:2.314) (2.34:2.34:2.34))
        (PORT d[0] (3.865:3.865:3.865) (3.757:3.757:3.757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.341:2.341:2.341))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.341:2.341:2.341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.341:2.341:2.341))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.341:2.341:2.341))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.312:3.312:3.312) (3.142:3.142:3.142))
        (PORT d[1] (2.202:2.202:2.202) (2.122:2.122:2.122))
        (PORT d[2] (3.493:3.493:3.493) (3.381:3.381:3.381))
        (PORT d[3] (2.651:2.651:2.651) (2.606:2.606:2.606))
        (PORT d[4] (4.119:4.119:4.119) (4.212:4.212:4.212))
        (PORT d[5] (2.871:2.871:2.871) (2.703:2.703:2.703))
        (PORT d[6] (2.809:2.809:2.809) (2.759:2.759:2.759))
        (PORT d[7] (2.168:2.168:2.168) (2.09:2.09:2.09))
        (PORT d[8] (2.169:2.169:2.169) (2.106:2.106:2.106))
        (PORT d[9] (2.431:2.431:2.431) (2.383:2.383:2.383))
        (PORT d[10] (2.537:2.537:2.537) (2.492:2.492:2.492))
        (PORT d[11] (2.263:2.263:2.263) (2.202:2.202:2.202))
        (PORT clk (2.274:2.274:2.274) (2.259:2.259:2.259))
        (PORT ena (4.926:4.926:4.926) (4.902:4.902:4.902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.259:2.259:2.259))
        (PORT d[0] (4.926:4.926:4.926) (4.902:4.902:4.902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.275:2.275:2.275) (2.26:2.26:2.26))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.275:2.275:2.275) (2.26:2.26:2.26))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.275:2.275:2.275) (2.26:2.26:2.26))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datac (1.209:1.209:1.209) (1.126:1.126:1.126))
        (PORT datad (1.737:1.737:1.737) (1.694:1.694:1.694))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.3:1.3:1.3) (1.221:1.221:1.221))
        (PORT datad (1.733:1.733:1.733) (1.688:1.688:1.688))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.804:1.804:1.804) (1.752:1.752:1.752))
        (PORT datac (1.273:1.273:1.273) (1.167:1.167:1.167))
        (PORT datad (0.5:0.5:0.5) (0.527:0.527:0.527))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datac (1.169:1.169:1.169) (1.082:1.082:1.082))
        (PORT datad (1.744:1.744:1.744) (1.703:1.703:1.703))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (1.547:1.547:1.547) (1.487:1.487:1.487))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.152:1.152:1.152) (1.119:1.119:1.119))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.971:1.971:1.971) (1.878:1.878:1.878))
        (PORT d[1] (2.09:2.09:2.09) (1.973:1.973:1.973))
        (PORT clk (2.306:2.306:2.306) (2.33:2.33:2.33))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.921:2.921:2.921) (2.799:2.799:2.799))
        (PORT d[1] (3.141:3.141:3.141) (3.129:3.129:3.129))
        (PORT d[2] (2.059:2.059:2.059) (1.987:1.987:1.987))
        (PORT d[3] (2.135:2.135:2.135) (2.066:2.066:2.066))
        (PORT d[4] (2.545:2.545:2.545) (2.42:2.42:2.42))
        (PORT d[5] (2.122:2.122:2.122) (2.03:2.03:2.03))
        (PORT d[6] (3.346:3.346:3.346) (3.219:3.219:3.219))
        (PORT d[7] (2.18:2.18:2.18) (2.088:2.088:2.088))
        (PORT d[8] (3.126:3.126:3.126) (2.931:2.931:2.931))
        (PORT d[9] (2.472:2.472:2.472) (2.355:2.355:2.355))
        (PORT d[10] (2.935:2.935:2.935) (2.796:2.796:2.796))
        (PORT d[11] (2.096:2.096:2.096) (2.009:2.009:2.009))
        (PORT clk (2.302:2.302:2.302) (2.325:2.325:2.325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.523:2.523:2.523) (2.437:2.437:2.437))
        (PORT clk (2.302:2.302:2.302) (2.325:2.325:2.325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.306:2.306:2.306) (2.33:2.33:2.33))
        (PORT d[0] (2.853:2.853:2.853) (2.805:2.805:2.805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.331:2.331:2.331))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.331:2.331:2.331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.331:2.331:2.331))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.307:2.307:2.307) (2.331:2.331:2.331))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.707:3.707:3.707) (3.511:3.511:3.511))
        (PORT d[1] (2.239:2.239:2.239) (2.119:2.119:2.119))
        (PORT d[2] (3.95:3.95:3.95) (3.812:3.812:3.812))
        (PORT d[3] (3.076:3.076:3.076) (3.006:3.006:3.006))
        (PORT d[4] (4.568:4.568:4.568) (4.624:4.624:4.624))
        (PORT d[5] (2.504:2.504:2.504) (2.369:2.369:2.369))
        (PORT d[6] (2.215:2.215:2.215) (2.189:2.189:2.189))
        (PORT d[7] (1.775:1.775:1.775) (1.723:1.723:1.723))
        (PORT d[8] (1.79:1.79:1.79) (1.752:1.752:1.752))
        (PORT d[9] (2.072:2.072:2.072) (2.052:2.052:2.052))
        (PORT d[10] (2.069:2.069:2.069) (2.055:2.055:2.055))
        (PORT d[11] (1.839:1.839:1.839) (1.802:1.802:1.802))
        (PORT clk (2.273:2.273:2.273) (2.258:2.258:2.258))
        (PORT ena (4.609:4.609:4.609) (4.586:4.586:4.586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.273:2.273:2.273) (2.258:2.258:2.258))
        (PORT d[0] (4.609:4.609:4.609) (4.586:4.586:4.586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.259:2.259:2.259))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.259:2.259:2.259))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.274:2.274:2.274) (2.259:2.259:2.259))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.797:1.797:1.797) (1.742:1.742:1.742))
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (PORT datad (1.198:1.198:1.198) (1.114:1.114:1.114))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.799:1.799:1.799) (1.745:1.745:1.745))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (1.257:1.257:1.257) (1.16:1.16:1.16))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.926:1.926:1.926) (1.893:1.893:1.893))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.802:1.802:1.802) (1.74:1.74:1.74))
        (PORT datac (0.479:0.479:0.479) (0.446:0.446:0.446))
        (PORT datad (2.014:2.014:2.014) (1.93:1.93:1.93))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (0.511:0.511:0.511) (0.49:0.49:0.49))
        (PORT datad (1.741:1.741:1.741) (1.688:1.688:1.688))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.916:1.916:1.916))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.928:1.928:1.928) (1.895:1.895:1.895))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT asdata (0.787:0.787:0.787) (0.856:0.856:0.856))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT asdata (0.763:0.763:0.763) (0.833:0.833:0.833))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.13:1.13:1.13) (1.092:1.092:1.092))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.545:0.545:0.545) (0.561:0.561:0.561))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.239:2.239:2.239) (2.2:2.2:2.2))
        (PORT d[1] (3.018:3.018:3.018) (2.805:2.805:2.805))
        (PORT clk (2.314:2.314:2.314) (2.341:2.341:2.341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.115:2.115:2.115) (2.041:2.041:2.041))
        (PORT d[1] (3.245:3.245:3.245) (3.081:3.081:3.081))
        (PORT d[2] (1.776:1.776:1.776) (1.723:1.723:1.723))
        (PORT d[3] (3.495:3.495:3.495) (3.292:3.292:3.292))
        (PORT d[4] (2.653:2.653:2.653) (2.561:2.561:2.561))
        (PORT d[5] (2.155:2.155:2.155) (2.057:2.057:2.057))
        (PORT d[6] (2.826:2.826:2.826) (2.851:2.851:2.851))
        (PORT d[7] (2.662:2.662:2.662) (2.578:2.578:2.578))
        (PORT d[8] (2.636:2.636:2.636) (2.494:2.494:2.494))
        (PORT d[9] (2.121:2.121:2.121) (2.04:2.04:2.04))
        (PORT d[10] (2.778:2.778:2.778) (2.632:2.632:2.632))
        (PORT d[11] (2.101:2.101:2.101) (1.99:1.99:1.99))
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.524:3.524:3.524) (3.501:3.501:3.501))
        (PORT clk (2.31:2.31:2.31) (2.336:2.336:2.336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.314:2.314:2.314) (2.341:2.341:2.341))
        (PORT d[0] (4.231:4.231:4.231) (4.215:4.215:4.215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.315:2.315:2.315) (2.342:2.342:2.342))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.861:2.861:2.861) (2.739:2.739:2.739))
        (PORT d[1] (2.44:2.44:2.44) (2.31:2.31:2.31))
        (PORT d[2] (2.475:2.475:2.475) (2.351:2.351:2.351))
        (PORT d[3] (2.257:2.257:2.257) (2.159:2.159:2.159))
        (PORT d[4] (3.293:3.293:3.293) (3.334:3.334:3.334))
        (PORT d[5] (2.978:2.978:2.978) (2.865:2.865:2.865))
        (PORT d[6] (2.679:2.679:2.679) (2.608:2.608:2.608))
        (PORT d[7] (2.238:2.238:2.238) (2.196:2.196:2.196))
        (PORT d[8] (3.303:3.303:3.303) (3.137:3.137:3.137))
        (PORT d[9] (2.654:2.654:2.654) (2.544:2.544:2.544))
        (PORT d[10] (2.3:2.3:2.3) (2.343:2.343:2.343))
        (PORT d[11] (3.167:3.167:3.167) (2.989:2.989:2.989))
        (PORT clk (2.275:2.275:2.275) (2.26:2.26:2.26))
        (PORT ena (4.798:4.798:4.798) (4.632:4.632:4.632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.275:2.275:2.275) (2.26:2.26:2.26))
        (PORT d[0] (4.798:4.798:4.798) (4.632:4.632:4.632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.276:2.276:2.276) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.276:2.276:2.276) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.276:2.276:2.276) (2.261:2.261:2.261))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.484:2.484:2.484) (2.312:2.312:2.312))
        (PORT datac (1.446:1.446:1.446) (1.353:1.353:1.353))
        (PORT datad (1.246:1.246:1.246) (1.137:1.137:1.137))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (1.304:1.304:1.304) (1.195:1.195:1.195))
        (PORT datad (2.412:2.412:2.412) (2.248:2.248:2.248))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.293:1.293:1.293) (1.23:1.23:1.23))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datad (2.407:2.407:2.407) (2.242:2.242:2.242))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.32:1.32:1.32) (1.214:1.214:1.214))
        (PORT datac (0.294:0.294:0.294) (0.372:0.372:0.372))
        (PORT datad (2.408:2.408:2.408) (2.243:2.243:2.243))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.312:1.312:1.312) (1.231:1.231:1.231))
        (PORT datab (0.339:0.339:0.339) (0.417:0.417:0.417))
        (PORT datad (2.422:2.422:2.422) (2.26:2.26:2.26))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.305:1.305:1.305) (1.207:1.207:1.207))
        (PORT datab (0.336:0.336:0.336) (0.412:0.412:0.412))
        (PORT datad (2.423:2.423:2.423) (2.261:2.261:2.261))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.296:1.296:1.296) (1.206:1.206:1.206))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datad (2.416:2.416:2.416) (2.253:2.253:2.253))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.326:1.326:1.326) (1.231:1.231:1.231))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (2.421:2.421:2.421) (2.259:2.259:2.259))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.373:1.373:1.373) (1.228:1.228:1.228))
        (PORT datac (0.296:0.296:0.296) (0.375:0.375:0.375))
        (PORT datad (2.413:2.413:2.413) (2.249:2.249:2.249))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.506:1.506:1.506) (1.309:1.309:1.309))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datad (2.419:2.419:2.419) (2.257:2.257:2.257))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.884:0.884:0.884) (0.837:0.837:0.837))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (2.411:2.411:2.411) (2.247:2.247:2.247))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.894:0.894:0.894) (0.834:0.834:0.834))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (2.417:2.417:2.417) (2.254:2.254:2.254))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.928:5.928:5.928) (5.811:5.811:5.811))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.637:1.637:1.637) (1.582:1.582:1.582))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.902:1.902:1.902) (1.909:1.909:1.909))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.591:5.591:5.591) (5.672:5.672:5.672))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.502:0.502:0.502) (0.526:0.526:0.526))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.922:1.922:1.922))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.164:2.164:2.164) (2.122:2.122:2.122))
        (PORT d[1] (2.753:2.753:2.753) (2.601:2.601:2.601))
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.198:2.198:2.198) (2.12:2.12:2.12))
        (PORT d[1] (2.882:2.882:2.882) (2.74:2.74:2.74))
        (PORT d[2] (2.12:2.12:2.12) (2.042:2.042:2.042))
        (PORT d[3] (3.097:3.097:3.097) (2.922:2.922:2.922))
        (PORT d[4] (2.204:2.204:2.204) (2.142:2.142:2.142))
        (PORT d[5] (2.605:2.605:2.605) (2.478:2.478:2.478))
        (PORT d[6] (2.394:2.394:2.394) (2.45:2.45:2.45))
        (PORT d[7] (2.209:2.209:2.209) (2.148:2.148:2.148))
        (PORT d[8] (2.666:2.666:2.666) (2.51:2.51:2.51))
        (PORT d[9] (2.511:2.511:2.511) (2.4:2.4:2.4))
        (PORT d[10] (2.846:2.846:2.846) (2.686:2.686:2.686))
        (PORT d[11] (2.799:2.799:2.799) (2.631:2.631:2.631))
        (PORT clk (2.308:2.308:2.308) (2.331:2.331:2.331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.056:3.056:3.056) (3.057:3.057:3.057))
        (PORT clk (2.308:2.308:2.308) (2.331:2.331:2.331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.312:2.312:2.312) (2.336:2.336:2.336))
        (PORT d[0] (3.763:3.763:3.763) (3.771:3.771:3.771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.313:2.313:2.313) (2.337:2.337:2.337))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.478:2.478:2.478) (2.393:2.393:2.393))
        (PORT d[1] (2.78:2.78:2.78) (2.632:2.632:2.632))
        (PORT d[2] (2.861:2.861:2.861) (2.698:2.698:2.698))
        (PORT d[3] (3.07:3.07:3.07) (2.913:2.913:2.913))
        (PORT d[4] (3.714:3.714:3.714) (3.725:3.725:3.725))
        (PORT d[5] (2.571:2.571:2.571) (2.482:2.482:2.482))
        (PORT d[6] (3.201:3.201:3.201) (3.09:3.09:3.09))
        (PORT d[7] (2.154:2.154:2.154) (2.115:2.115:2.115))
        (PORT d[8] (2.885:2.885:2.885) (2.757:2.757:2.757))
        (PORT d[9] (2.675:2.675:2.675) (2.568:2.568:2.568))
        (PORT d[10] (2.803:2.803:2.803) (2.804:2.804:2.804))
        (PORT d[11] (3.638:3.638:3.638) (3.439:3.439:3.439))
        (PORT clk (2.279:2.279:2.279) (2.267:2.267:2.267))
        (PORT ena (4.74:4.74:4.74) (4.544:4.544:4.544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.279:2.279:2.279) (2.267:2.267:2.267))
        (PORT d[0] (4.74:4.74:4.74) (4.544:4.544:4.544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.423:0.423:0.423))
        (PORT datab (1.322:1.322:1.322) (1.216:1.216:1.216))
        (PORT datad (2.418:2.418:2.418) (2.256:2.256:2.256))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datab (1.375:1.375:1.375) (1.268:1.268:1.268))
        (PORT datad (2.41:2.41:2.41) (2.246:2.246:2.246))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.218:1.218:1.218) (1.142:1.142:1.142))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datad (2.409:2.409:2.409) (2.245:2.245:2.245))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.265:1.265:1.265) (1.174:1.174:1.174))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (2.414:2.414:2.414) (2.25:2.25:2.25))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.921:1.921:1.921))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.932:1.932:1.932) (1.9:1.9:1.9))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.535:5.535:5.535) (5.494:5.494:5.494))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.903:1.903:1.903) (1.91:1.91:1.91))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.583:1.583:1.583) (1.53:1.53:1.53))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6.006:6.006:6.006) (5.903:5.903:5.903))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.91:1.91:1.91) (1.918:1.918:1.918))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.937:0.937:0.937) (0.927:0.927:0.927))
        (PORT d[1] (1.739:1.739:1.739) (1.664:1.664:1.664))
        (PORT clk (2.321:2.321:2.321) (2.344:2.344:2.344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.745:1.745:1.745) (1.679:1.679:1.679))
        (PORT d[1] (1.714:1.714:1.714) (1.621:1.621:1.621))
        (PORT d[2] (2.147:2.147:2.147) (2.064:2.064:2.064))
        (PORT d[3] (4.4:4.4:4.4) (4.134:4.134:4.134))
        (PORT d[4] (2.149:2.149:2.149) (2.023:2.023:2.023))
        (PORT d[5] (2.051:2.051:2.051) (1.951:1.951:1.951))
        (PORT d[6] (4.106:4.106:4.106) (4.157:4.157:4.157))
        (PORT d[7] (1.412:1.412:1.412) (1.381:1.381:1.381))
        (PORT d[8] (2.057:2.057:2.057) (1.934:1.934:1.934))
        (PORT d[9] (1.629:1.629:1.629) (1.562:1.562:1.562))
        (PORT d[10] (2.138:2.138:2.138) (2.025:2.025:2.025))
        (PORT d[11] (1.698:1.698:1.698) (1.624:1.624:1.624))
        (PORT clk (2.317:2.317:2.317) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.312:1.312:1.312) (1.244:1.244:1.244))
        (PORT clk (2.317:2.317:2.317) (2.339:2.339:2.339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.344:2.344:2.344))
        (PORT d[0] (2.019:2.019:2.019) (1.958:1.958:1.958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.322:2.322:2.322) (2.345:2.345:2.345))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.803:1.803:1.803) (1.738:1.738:1.738))
        (PORT d[1] (2.04:2.04:2.04) (1.922:1.922:1.922))
        (PORT d[2] (4.107:4.107:4.107) (3.88:3.88:3.88))
        (PORT d[3] (1.824:1.824:1.824) (1.748:1.748:1.748))
        (PORT d[4] (3.23:3.23:3.23) (3.271:3.271:3.271))
        (PORT d[5] (1.798:1.798:1.798) (1.746:1.746:1.746))
        (PORT d[6] (4:4:4) (3.857:3.857:3.857))
        (PORT d[7] (3.002:3.002:3.002) (2.909:2.909:2.909))
        (PORT d[8] (4.018:4.018:4.018) (3.813:3.813:3.813))
        (PORT d[9] (2.156:2.156:2.156) (2.042:2.042:2.042))
        (PORT d[10] (3.506:3.506:3.506) (3.484:3.484:3.484))
        (PORT d[11] (3.303:3.303:3.303) (3.168:3.168:3.168))
        (PORT clk (2.288:2.288:2.288) (2.276:2.276:2.276))
        (PORT ena (2.75:2.75:2.75) (2.601:2.601:2.601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.288:2.288:2.288) (2.276:2.276:2.276))
        (PORT d[0] (2.75:2.75:2.75) (2.601:2.601:2.601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.289:2.289:2.289) (2.277:2.277:2.277))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.782:1.782:1.782) (1.792:1.792:1.792))
        (PORT datab (2.036:2.036:2.036) (1.891:1.891:1.891))
        (PORT datad (0.858:0.858:0.858) (0.796:0.796:0.796))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datac (0.84:0.84:0.84) (0.776:0.776:0.776))
        (PORT datad (1.987:1.987:1.987) (1.836:1.836:1.836))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.422:0.422:0.422))
        (PORT datab (1.327:1.327:1.327) (1.237:1.237:1.237))
        (PORT datad (1.982:1.982:1.982) (1.83:1.83:1.83))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.437:0.437:0.437) (0.414:0.414:0.414))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.92:1.92:1.92) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.942:1.942:1.942) (1.909:1.909:1.909))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.026:2.026:2.026) (1.879:1.879:1.879))
        (PORT datac (1.546:1.546:1.546) (1.399:1.399:1.399))
        (PORT datad (0.548:0.548:0.548) (0.564:0.564:0.564))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.479:0.479:0.479) (0.447:0.447:0.447))
        (PORT datad (1.986:1.986:1.986) (1.835:1.835:1.835))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.508:0.508:0.508) (0.487:0.487:0.487))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.981:1.981:1.981) (1.829:1.829:1.829))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.94:0.94:0.94) (0.871:0.871:0.871))
        (PORT datab (0.338:0.338:0.338) (0.416:0.416:0.416))
        (PORT datad (1.993:1.993:1.993) (1.843:1.843:1.843))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.897:0.897:0.897) (0.841:0.841:0.841))
        (PORT datab (0.34:0.34:0.34) (0.417:0.417:0.417))
        (PORT datad (1.976:1.976:1.976) (1.824:1.824:1.824))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.517:1.517:1.517) (1.404:1.404:1.404))
        (PORT datab (0.339:0.339:0.339) (0.416:0.416:0.416))
        (PORT datad (1.991:1.991:1.991) (1.84:1.84:1.84))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (1.594:1.594:1.594) (1.436:1.436:1.436))
        (PORT datad (1.994:1.994:1.994) (1.844:1.844:1.844))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.238:1.238:1.238) (1.107:1.107:1.107))
        (PORT datab (0.34:0.34:0.34) (0.417:0.417:0.417))
        (PORT datad (1.977:1.977:1.977) (1.825:1.825:1.825))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.899:0.899:0.899) (0.845:0.845:0.845))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (1.989:1.989:1.989) (1.839:1.839:1.839))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.132:1.132:1.132) (1.048:1.048:1.048))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (1.98:1.98:1.98) (1.828:1.828:1.828))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.513:1.513:1.513) (1.371:1.371:1.371))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (PORT datad (1.992:1.992:1.992) (1.842:1.842:1.842))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.222:1.222:1.222) (1.101:1.101:1.101))
        (PORT datac (0.299:0.299:0.299) (0.377:0.377:0.377))
        (PORT datad (1.975:1.975:1.975) (1.823:1.823:1.823))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.972:0.972:0.972) (0.895:0.895:0.895))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (1.983:1.983:1.983) (1.832:1.832:1.832))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.921:1.921:1.921) (1.93:1.93:1.93))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.943:1.943:1.943) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.607:1.607:1.607) (1.545:1.545:1.545))
        (PORT datac (1.871:1.871:1.871) (1.717:1.717:1.717))
        (PORT datad (0.903:0.903:0.903) (0.896:0.896:0.896))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.426:0.426:0.426))
        (PORT datac (1.544:1.544:1.544) (1.467:1.467:1.467))
        (PORT datad (1.984:1.984:1.984) (1.781:1.781:1.781))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.554:5.554:5.554) (5.716:5.716:5.716))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT asdata (0.76:0.76:0.76) (0.828:0.828:0.828))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.918:1.918:1.918) (1.927:1.927:1.927))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.615:5.615:5.615) (5.56:5.56:5.56))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.901:1.901:1.901) (1.908:1.908:1.908))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.209:2.209:2.209) (2.172:2.172:2.172))
        (PORT d[1] (1.695:1.695:1.695) (1.635:1.635:1.635))
        (PORT clk (2.32:2.32:2.32) (2.346:2.346:2.346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.591:2.591:2.591) (2.481:2.481:2.481))
        (PORT d[1] (3.665:3.665:3.665) (3.476:3.476:3.476))
        (PORT d[2] (1.452:1.452:1.452) (1.416:1.416:1.416))
        (PORT d[3] (3.936:3.936:3.936) (3.706:3.706:3.706))
        (PORT d[4] (3.045:3.045:3.045) (2.925:2.925:2.925))
        (PORT d[5] (1.73:1.73:1.73) (1.653:1.653:1.653))
        (PORT d[6] (2.85:2.85:2.85) (2.923:2.923:2.923))
        (PORT d[7] (3.09:3.09:3.09) (2.984:2.984:2.984))
        (PORT d[8] (3.059:3.059:3.059) (2.894:2.894:2.894))
        (PORT d[9] (1.705:1.705:1.705) (1.647:1.647:1.647))
        (PORT d[10] (2.579:2.579:2.579) (2.447:2.447:2.447))
        (PORT d[11] (1.767:1.767:1.767) (1.682:1.682:1.682))
        (PORT clk (2.316:2.316:2.316) (2.341:2.341:2.341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.983:3.983:3.983) (3.932:3.932:3.932))
        (PORT clk (2.316:2.316:2.316) (2.341:2.341:2.341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.346:2.346:2.346))
        (PORT d[0] (4.69:4.69:4.69) (4.646:4.646:4.646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.347:2.347:2.347))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.347:2.347:2.347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.347:2.347:2.347))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.347:2.347:2.347))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.245:3.245:3.245) (3.09:3.09:3.09))
        (PORT d[1] (2.053:2.053:2.053) (1.943:1.943:1.943))
        (PORT d[2] (3.664:3.664:3.664) (3.458:3.458:3.458))
        (PORT d[3] (1.851:1.851:1.851) (1.778:1.778:1.778))
        (PORT d[4] (3.266:3.266:3.266) (3.303:3.303:3.303))
        (PORT d[5] (3.384:3.384:3.384) (3.247:3.247:3.247))
        (PORT d[6] (3.107:3.107:3.107) (3.013:3.013:3.013))
        (PORT d[7] (2.217:2.217:2.217) (2.172:2.172:2.172))
        (PORT d[8] (3.696:3.696:3.696) (3.505:3.505:3.505))
        (PORT d[9] (2.942:2.942:2.942) (2.793:2.793:2.793))
        (PORT d[10] (2.742:2.742:2.742) (2.764:2.764:2.764))
        (PORT d[11] (3.537:3.537:3.537) (3.329:3.329:3.329))
        (PORT clk (2.28:2.28:2.28) (2.268:2.268:2.268))
        (PORT ena (5.146:5.146:5.146) (4.96:4.96:4.96))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.28:2.28:2.28) (2.268:2.268:2.268))
        (PORT d[0] (5.146:5.146:5.146) (4.96:4.96:4.96))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.595:1.595:1.595) (1.53:1.53:1.53))
        (PORT datab (0.336:0.336:0.336) (0.412:0.412:0.412))
        (PORT datac (1.158:1.158:1.158) (1.06:1.06:1.06))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.596:1.596:1.596) (1.532:1.532:1.532))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (0.883:0.883:0.883) (0.825:0.825:0.825))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.564:5.564:5.564) (5.519:5.519:5.519))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.915:1.915:1.915) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5.727:5.727:5.727) (5.896:5.896:5.896))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.93:1.93:1.93) (1.942:1.942:1.942))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.591:1.591:1.591) (1.488:1.488:1.488))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.904:1.904:1.904) (1.911:1.911:1.911))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.148:2.148:2.148) (2.072:2.072:2.072))
        (PORT d[1] (1.464:1.464:1.464) (1.431:1.431:1.431))
        (PORT clk (2.32:2.32:2.32) (2.345:2.345:2.345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.407:1.407:1.407) (1.382:1.382:1.382))
        (PORT d[1] (4.066:4.066:4.066) (3.85:3.85:3.85))
        (PORT d[2] (1.352:1.352:1.352) (1.329:1.329:1.329))
        (PORT d[3] (3.904:3.904:3.904) (3.68:3.68:3.68))
        (PORT d[4] (3.087:3.087:3.087) (2.962:2.962:2.962))
        (PORT d[5] (1.761:1.761:1.761) (1.687:1.687:1.687))
        (PORT d[6] (2.798:2.798:2.798) (2.876:2.876:2.876))
        (PORT d[7] (3.06:3.06:3.06) (2.955:2.955:2.955))
        (PORT d[8] (3.117:3.117:3.117) (2.954:2.954:2.954))
        (PORT d[9] (1.656:1.656:1.656) (1.595:1.595:1.595))
        (PORT d[10] (2.573:2.573:2.573) (2.441:2.441:2.441))
        (PORT d[11] (2.187:2.187:2.187) (2.064:2.064:2.064))
        (PORT clk (2.316:2.316:2.316) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.912:3.912:3.912) (3.863:3.863:3.863))
        (PORT clk (2.316:2.316:2.316) (2.34:2.34:2.34))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.32:2.32:2.32) (2.345:2.345:2.345))
        (PORT d[0] (4.619:4.619:4.619) (4.577:4.577:4.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.321:2.321:2.321) (2.346:2.346:2.346))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.676:1.676:1.676) (1.621:1.621:1.621))
        (PORT d[1] (2.057:2.057:2.057) (1.919:1.919:1.919))
        (PORT d[2] (3.672:3.672:3.672) (3.467:3.467:3.467))
        (PORT d[3] (2.144:2.144:2.144) (2.044:2.044:2.044))
        (PORT d[4] (1.788:1.788:1.788) (1.701:1.701:1.701))
        (PORT d[5] (2.165:2.165:2.165) (2.036:2.036:2.036))
        (PORT d[6] (3.625:3.625:3.625) (3.503:3.503:3.503))
        (PORT d[7] (2.592:2.592:2.592) (2.524:2.524:2.524))
        (PORT d[8] (3.671:3.671:3.671) (3.482:3.482:3.482))
        (PORT d[9] (2.205:2.205:2.205) (2.119:2.119:2.119))
        (PORT d[10] (3.094:3.094:3.094) (3.092:3.092:3.092))
        (PORT d[11] (2.452:2.452:2.452) (2.302:2.302:2.302))
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (PORT ena (5.147:5.147:5.147) (4.961:4.961:4.961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.281:2.281:2.281) (2.268:2.268:2.268))
        (PORT d[0] (5.147:5.147:5.147) (4.961:4.961:4.961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.269:2.269:2.269))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.599:1.599:1.599) (1.536:1.536:1.536))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (1.161:1.161:1.161) (1.04:1.04:1.04))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (1.558:1.558:1.558) (1.485:1.485:1.485))
        (PORT datad (0.89:0.89:0.89) (0.832:0.832:0.832))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.605:1.605:1.605) (1.543:1.543:1.543))
        (PORT datab (0.52:0.52:0.52) (0.485:0.485:0.485))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datac (1.548:1.548:1.548) (1.473:1.473:1.473))
        (PORT datad (0.776:0.776:0.776) (0.688:0.688:0.688))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (5.588:5.588:5.588) (5.678:5.678:5.678))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5.881:5.881:5.881) (5.856:5.856:5.856))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.763:0.763:0.763) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.949:0.949:0.949) (0.932:0.932:0.932))
        (PORT d[1] (0.955:0.955:0.955) (0.927:0.927:0.927))
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.61:2.61:2.61) (2.498:2.498:2.498))
        (PORT d[1] (3.263:3.263:3.263) (3.331:3.331:3.331))
        (PORT d[2] (3.498:3.498:3.498) (3.281:3.281:3.281))
        (PORT d[3] (3.564:3.564:3.564) (3.357:3.357:3.357))
        (PORT d[4] (3.456:3.456:3.456) (3.375:3.375:3.375))
        (PORT d[5] (2.435:2.435:2.435) (2.322:2.322:2.322))
        (PORT d[6] (3.268:3.268:3.268) (3.368:3.368:3.368))
        (PORT d[7] (2.12:2.12:2.12) (2.037:2.037:2.037))
        (PORT d[8] (2.43:2.43:2.43) (2.292:2.292:2.292))
        (PORT d[9] (3.144:3.144:3.144) (2.959:2.959:2.959))
        (PORT d[10] (2.17:2.17:2.17) (2.094:2.094:2.094))
        (PORT d[11] (2.463:2.463:2.463) (2.338:2.338:2.338))
        (PORT clk (2.319:2.319:2.319) (2.341:2.341:2.341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.182:2.182:2.182) (2.061:2.061:2.061))
        (PORT clk (2.319:2.319:2.319) (2.341:2.341:2.341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.323:2.323:2.323) (2.346:2.346:2.346))
        (PORT d[0] (3.721:3.721:3.721) (3.717:3.717:3.717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.324:2.324:2.324) (2.347:2.347:2.347))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.324:2.324:2.324) (2.347:2.347:2.347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.324:2.324:2.324) (2.347:2.347:2.347))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.324:2.324:2.324) (2.347:2.347:2.347))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.132:3.132:3.132) (2.936:2.936:2.936))
        (PORT d[1] (2.922:2.922:2.922) (2.73:2.73:2.73))
        (PORT d[2] (2.578:2.578:2.578) (2.447:2.447:2.447))
        (PORT d[3] (2.229:2.229:2.229) (2.133:2.133:2.133))
        (PORT d[4] (3.291:3.291:3.291) (3.333:3.333:3.333))
        (PORT d[5] (2.532:2.532:2.532) (2.374:2.374:2.374))
        (PORT d[6] (2.393:2.393:2.393) (2.316:2.316:2.316))
        (PORT d[7] (2.485:2.485:2.485) (2.335:2.335:2.335))
        (PORT d[8] (3.308:3.308:3.308) (3.094:3.094:3.094))
        (PORT d[9] (2.982:2.982:2.982) (2.808:2.808:2.808))
        (PORT d[10] (2.687:2.687:2.687) (2.769:2.769:2.769))
        (PORT d[11] (2.574:2.574:2.574) (2.487:2.487:2.487))
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (PORT ena (3.594:3.594:3.594) (3.401:3.401:3.401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
      (HOLD ena (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.282:2.282:2.282) (2.267:2.267:2.267))
        (PORT d[0] (3.594:3.594:3.594) (3.401:3.401:3.401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.283:2.283:2.283) (2.268:2.268:2.268))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.597:1.597:1.597) (1.533:1.533:1.533))
        (PORT datab (0.337:0.337:0.337) (0.413:0.413:0.413))
        (PORT datad (1.448:1.448:1.448) (1.323:1.323:1.323))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.606:1.606:1.606) (1.544:1.544:1.544))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (1.872:1.872:1.872) (1.714:1.714:1.714))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.603:1.603:1.603) (1.54:1.54:1.54))
        (PORT datab (0.929:0.929:0.929) (0.863:0.863:0.863))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.6:1.6:1.6) (1.537:1.537:1.537))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.849:0.849:0.849) (0.798:0.798:0.798))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.593:1.593:1.593) (1.528:1.528:1.528))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datad (1.524:1.524:1.524) (1.398:1.398:1.398))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.289:1.289:1.289) (1.212:1.212:1.212))
        (PORT datac (1.56:1.56:1.56) (1.487:1.487:1.487))
        (PORT datad (0.509:0.509:0.509) (0.54:0.54:0.54))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.956:0.956:0.956) (0.89:0.89:0.89))
        (PORT datab (0.335:0.335:0.335) (0.412:0.412:0.412))
        (PORT datac (1.559:1.559:1.559) (1.486:1.486:1.486))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.919:0.919:0.919))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (1.554:1.554:1.554) (1.48:1.48:1.48))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.932:1.932:1.932))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.945:1.945:1.945) (1.912:1.912:1.912))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.248:1.248:1.248) (1.196:1.196:1.196))
        (PORT datac (1.253:1.253:1.253) (1.172:1.172:1.172))
        (PORT datad (0.911:0.911:0.911) (0.894:0.894:0.894))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (1.258:1.258:1.258) (1.178:1.178:1.178))
        (PORT datad (0.838:0.838:0.838) (0.804:0.804:0.804))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datab (0.97:0.97:0.97) (0.958:0.958:0.958))
        (PORT datac (1.255:1.255:1.255) (1.175:1.175:1.175))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.964:0.964:0.964) (0.95:0.95:0.95))
        (PORT datac (1.255:1.255:1.255) (1.175:1.175:1.175))
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.918:0.918:0.918) (0.917:0.917:0.917))
        (PORT datac (1.258:1.258:1.258) (1.179:1.179:1.179))
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.534:0.534:0.534) (0.574:0.574:0.574))
        (PORT datac (1.187:1.187:1.187) (1.095:1.095:1.095))
        (PORT datad (1.283:1.283:1.283) (1.213:1.213:1.213))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (0.74:0.74:0.74) (0.762:0.762:0.762))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.972:1.972:1.972) (1.851:1.851:1.851))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.324:1.324:1.324) (1.269:1.269:1.269))
        (PORT datac (0.937:0.937:0.937) (0.929:0.929:0.929))
        (PORT datad (0.839:0.839:0.839) (0.824:0.824:0.824))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.324:1.324:1.324) (1.269:1.269:1.269))
        (PORT datac (0.831:0.831:0.831) (0.807:0.807:0.807))
        (PORT datad (0.294:0.294:0.294) (0.364:0.364:0.364))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (0.506:0.506:0.506) (0.544:0.544:0.544))
        (PORT datad (1.275:1.275:1.275) (1.215:1.215:1.215))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.322:1.322:1.322) (1.267:1.267:1.267))
        (PORT datac (0.838:0.838:0.838) (0.825:0.825:0.825))
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (1.323:1.323:1.323) (1.267:1.267:1.267))
        (PORT datac (0.841:0.841:0.841) (0.824:0.824:0.824))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.995:1.995:1.995) (1.857:1.857:1.857))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.319:1.319:1.319) (1.262:1.262:1.262))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.512:0.512:0.512) (0.534:0.534:0.534))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.264:0.264:0.264) (0.281:0.281:0.281))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.755:1.755:1.755) (1.672:1.672:1.672))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.32:1.32:1.32) (1.264:1.264:1.264))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.527:0.527:0.527) (0.546:0.546:0.546))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.317:1.317:1.317) (1.26:1.26:1.26))
        (PORT datac (0.51:0.51:0.51) (0.528:0.528:0.528))
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.266:0.266:0.266) (0.284:0.284:0.284))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (PORT ena (1.755:1.755:1.755) (1.672:1.672:1.672))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.318:1.318:1.318) (1.26:1.26:1.26))
        (PORT datac (0.294:0.294:0.294) (0.372:0.372:0.372))
        (PORT datad (0.492:0.492:0.492) (0.511:0.511:0.511))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.603:0.603:0.603) (0.616:0.616:0.616))
        (PORT datab (1.321:1.321:1.321) (1.265:1.265:1.265))
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.502:0.502:0.502) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (1.982:1.982:1.982) (1.832:1.832:1.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.32:1.32:1.32) (1.263:1.263:1.263))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.798:0.798:0.798) (0.776:0.776:0.776))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.753:0.753:0.753) (0.674:0.674:0.674))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (2.026:2.026:2.026) (1.894:1.894:1.894))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.02:1.02:1.02) (0.991:0.991:0.991))
        (PORT datac (0.815:0.815:0.815) (0.784:0.784:0.784))
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.51:0.51:0.51) (0.477:0.477:0.477))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (1.982:1.982:1.982) (1.832:1.832:1.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (1.019:1.019:1.019) (0.99:0.99:0.99))
        (PORT datad (0.546:0.546:0.546) (0.562:0.562:0.562))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.718:0.718:0.718) (0.663:0.663:0.663))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (2.026:2.026:2.026) (1.894:1.894:1.894))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.022:1.022:1.022) (0.994:0.994:0.994))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.016:1.016:1.016) (0.987:0.987:0.987))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.779:0.779:0.779) (0.697:0.697:0.697))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (2.026:2.026:2.026) (1.894:1.894:1.894))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.014:1.014:1.014) (0.984:0.984:0.984))
        (PORT datac (0.295:0.295:0.295) (0.374:0.374:0.374))
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.754:0.754:0.754) (0.685:0.685:0.685))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (2.026:2.026:2.026) (1.894:1.894:1.894))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.015:1.015:1.015) (0.985:0.985:0.985))
        (PORT datac (0.294:0.294:0.294) (0.372:0.372:0.372))
        (PORT datad (0.296:0.296:0.296) (0.367:0.367:0.367))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.728:0.728:0.728) (0.653:0.653:0.653))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (PORT ena (2.026:2.026:2.026) (1.894:1.894:1.894))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.02:1.02:1.02) (0.992:0.992:0.992))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.017:1.017:1.017) (0.987:0.987:0.987))
        (PORT datac (1.204:1.204:1.204) (1.157:1.157:1.157))
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.949:1.949:1.949) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.538:1.538:1.538) (1.524:1.524:1.524))
        (PORT datab (0.961:0.961:0.961) (0.945:0.945:0.945))
        (PORT datac (1.485:1.485:1.485) (1.482:1.482:1.482))
        (PORT datad (1.539:1.539:1.539) (1.483:1.483:1.483))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.198:1.198:1.198) (1.127:1.127:1.127))
        (PORT datab (1.202:1.202:1.202) (1.168:1.168:1.168))
        (PORT datac (0.93:0.93:0.93) (0.935:0.935:0.935))
        (PORT datad (0.236:0.236:0.236) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.687:1.687:1.687) (1.635:1.635:1.635))
        (PORT datad (0.981:0.981:0.981) (0.988:0.988:0.988))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.631:2.631:2.631) (2.699:2.699:2.699))
        (PORT datad (0.653:0.653:0.653) (0.71:0.71:0.71))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.529:0.529:0.529) (0.521:0.521:0.521))
        (PORT datab (1.026:1.026:1.026) (1.009:1.009:1.009))
        (PORT datac (1.184:1.184:1.184) (1.114:1.114:1.114))
        (PORT datad (0.927:0.927:0.927) (0.915:0.915:0.915))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.571:0.571:0.571) (0.611:0.611:0.611))
        (PORT datad (0.939:0.939:0.939) (0.943:0.943:0.943))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.366:0.366:0.366) (0.444:0.444:0.444))
        (PORT datac (0.478:0.478:0.478) (0.462:0.462:0.462))
        (PORT datad (0.29:0.29:0.29) (0.324:0.324:0.324))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.754:1.754:1.754) (1.665:1.665:1.665))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.805:0.805:0.805) (0.735:0.735:0.735))
        (PORT datab (0.86:0.86:0.86) (0.846:0.846:0.846))
        (PORT datac (0.796:0.796:0.796) (0.773:0.773:0.773))
        (PORT datad (1.153:1.153:1.153) (1.086:1.086:1.086))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT asdata (0.762:0.762:0.762) (0.832:0.832:0.832))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.009:2.009:2.009) (1.888:1.888:1.888))
        (PORT datab (0.5:0.5:0.5) (0.481:0.481:0.481))
        (PORT datac (2.561:2.561:2.561) (2.65:2.65:2.65))
        (PORT datad (0.848:0.848:0.848) (0.837:0.837:0.837))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.837:0.837:0.837) (0.758:0.758:0.758))
        (PORT datac (1.69:1.69:1.69) (1.639:1.639:1.639))
        (PORT datad (0.979:0.979:0.979) (0.985:0.985:0.985))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.315:1.315:1.315) (1.252:1.252:1.252))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.032:1.032:1.032) (1.036:1.036:1.036))
        (PORT datab (0.592:0.592:0.592) (0.598:0.598:0.598))
        (PORT datac (1.688:1.688:1.688) (1.637:1.637:1.637))
        (PORT datad (0.986:0.986:0.986) (0.993:0.993:0.993))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.043:1.043:1.043) (1.052:1.052:1.052))
        (PORT datab (0.339:0.339:0.339) (0.416:0.416:0.416))
        (PORT datac (1.693:1.693:1.693) (1.643:1.643:1.643))
        (PORT datad (0.974:0.974:0.974) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.035:1.035:1.035) (1.041:1.041:1.041))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.69:1.69:1.69) (1.639:1.639:1.639))
        (PORT datad (0.982:0.982:0.982) (0.989:0.989:0.989))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.029:1.029:1.029) (1.033:1.033:1.033))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.687:1.687:1.687) (1.635:1.635:1.635))
        (PORT datad (0.989:0.989:0.989) (0.997:0.997:0.997))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.03:1.03:1.03) (1.034:1.034:1.034))
        (PORT datab (1.726:1.726:1.726) (1.661:1.661:1.661))
        (PORT datac (0.294:0.294:0.294) (0.372:0.372:0.372))
        (PORT datad (0.988:0.988:0.988) (0.996:0.996:0.996))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.031:1.031:1.031) (1.035:1.035:1.035))
        (PORT datab (0.336:0.336:0.336) (0.412:0.412:0.412))
        (PORT datac (1.688:1.688:1.688) (1.636:1.636:1.636))
        (PORT datad (0.987:0.987:0.987) (0.995:0.995:0.995))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.038:1.038:1.038) (1.045:1.045:1.045))
        (PORT datab (1.729:1.729:1.729) (1.665:1.665:1.665))
        (PORT datac (0.296:0.296:0.296) (0.375:0.375:0.375))
        (PORT datad (0.979:0.979:0.979) (0.985:0.985:0.985))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datab (1.727:1.727:1.727) (1.662:1.662:1.662))
        (PORT datac (0.969:0.969:0.969) (0.984:0.984:0.984))
        (PORT datad (0.985:0.985:0.985) (0.992:0.992:0.992))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.04:1.04:1.04) (1.048:1.048:1.048))
        (PORT datab (1.73:1.73:1.73) (1.665:1.665:1.665))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.977:0.977:0.977) (0.983:0.983:0.983))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.034:1.034:1.034) (1.04:1.04:1.04))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.689:1.689:1.689) (1.638:1.638:1.638))
        (PORT datad (0.983:0.983:0.983) (0.99:0.99:0.99))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.042:1.042:1.042) (1.05:1.05:1.05))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datac (1.693:1.693:1.693) (1.642:1.642:1.642))
        (PORT datad (0.975:0.975:0.975) (0.981:0.981:0.981))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.04:1.04:1.04) (1.047:1.047:1.047))
        (PORT datab (0.838:0.838:0.838) (0.81:0.81:0.81))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (PORT datad (0.265:0.265:0.265) (0.283:0.283:0.283))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (1.731:1.731:1.731) (1.667:1.667:1.667))
        (PORT datac (0.979:0.979:0.979) (0.999:0.999:0.999))
        (PORT datad (0.973:0.973:0.973) (0.979:0.979:0.979))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.297:0.297:0.297) (0.338:0.338:0.338))
        (PORT datab (0.285:0.285:0.285) (0.313:0.313:0.313))
        (PORT datac (0.558:0.558:0.558) (0.576:0.576:0.576))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.315:1.315:1.315) (1.252:1.252:1.252))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.809:0.809:0.809) (0.74:0.74:0.74))
        (PORT datab (0.86:0.86:0.86) (0.847:0.847:0.847))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (PORT datad (0.254:0.254:0.254) (0.286:0.286:0.286))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.315:1.315:1.315) (1.252:1.252:1.252))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.297:0.297:0.297) (0.338:0.338:0.338))
        (PORT datab (0.335:0.335:0.335) (0.412:0.412:0.412))
        (PORT datac (0.818:0.818:0.818) (0.809:0.809:0.809))
        (PORT datad (1.151:1.151:1.151) (1.084:1.084:1.084))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.315:1.315:1.315) (1.252:1.252:1.252))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.528:0.528:0.528) (0.52:0.52:0.52))
        (PORT datab (0.533:0.533:0.533) (0.561:0.561:0.561))
        (PORT datac (0.473:0.473:0.473) (0.46:0.46:0.46))
        (PORT datad (0.292:0.292:0.292) (0.361:0.361:0.361))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.432:0.432:0.432))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.43:0.43:0.43))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.336:1.336:1.336) (1.281:1.281:1.281))
        (PORT sload (1.286:1.286:1.286) (1.321:1.321:1.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.542:0.542:0.542) (0.506:0.506:0.506))
        (PORT datad (0.435:0.435:0.435) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.333:1.333:1.333) (1.278:1.278:1.278))
        (PORT sload (1.286:1.286:1.286) (1.321:1.321:1.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.443:0.443:0.443))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.334:1.334:1.334) (1.279:1.279:1.279))
        (PORT sload (1.286:1.286:1.286) (1.321:1.321:1.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.436:0.436:0.436))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.334:1.334:1.334) (1.28:1.28:1.28))
        (PORT sload (1.286:1.286:1.286) (1.321:1.321:1.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.335:1.335:1.335) (1.28:1.28:1.28))
        (PORT sload (1.286:1.286:1.286) (1.321:1.321:1.321))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.448:0.448:0.448))
        (PORT datab (0.349:0.349:0.349) (0.438:0.438:0.438))
        (PORT datac (0.309:0.309:0.309) (0.398:0.398:0.398))
        (PORT datad (0.31:0.31:0.31) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.282:1.282:1.282) (1.181:1.181:1.181))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (1.336:1.336:1.336) (1.29:1.29:1.29))
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.346:1.346:1.346) (1.319:1.319:1.319))
        (PORT datac (0.905:0.905:0.905) (0.898:0.898:0.898))
        (PORT datad (0.905:0.905:0.905) (0.857:0.857:0.857))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.464:0.464:0.464))
        (PORT datab (1.363:1.363:1.363) (1.325:1.325:1.325))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.24:0.24:0.24) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.357:0.357:0.357) (0.453:0.453:0.453))
        (PORT datab (0.353:0.353:0.353) (0.443:0.443:0.443))
        (PORT datac (0.312:0.312:0.312) (0.402:0.402:0.402))
        (PORT datad (0.314:0.314:0.314) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.279:0.279:0.279) (0.305:0.305:0.305))
        (PORT datad (0.311:0.311:0.311) (0.392:0.392:0.392))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.329:1.329:1.329) (1.249:1.249:1.249))
        (PORT sload (1.039:1.039:1.039) (1.124:1.124:1.124))
        (PORT ena (1.329:1.329:1.329) (1.267:1.267:1.267))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.204:1.204:1.204) (1.139:1.139:1.139))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.934:0.934:0.934) (0.909:0.909:0.909))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.906:1.906:1.906) (1.912:1.912:1.912))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.298:1.298:1.298) (1.241:1.241:1.241))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.913:1.913:1.913))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.946:1.946:1.946) (1.915:1.915:1.915))
        (PORT ena (1.754:1.754:1.754) (1.665:1.665:1.665))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.914:0.914:0.914) (0.928:0.928:0.928))
        (PORT datab (1.578:1.578:1.578) (1.476:1.476:1.476))
        (PORT datad (0.535:0.535:0.535) (0.572:0.572:0.572))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.299:1.299:1.299) (1.241:1.241:1.241))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datab (1.579:1.579:1.579) (1.477:1.477:1.477))
        (PORT datac (0.869:0.869:0.869) (0.88:0.88:0.88))
        (PORT datad (0.532:0.532:0.532) (0.569:0.569:0.569))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.472:0.472:0.472) (0.622:0.622:0.622))
        (PORT datac (0.554:0.554:0.554) (0.571:0.571:0.571))
        (PORT datad (0.834:0.834:0.834) (0.801:0.801:0.801))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.84:0.84:0.84) (0.825:0.825:0.825))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.903:0.903:0.903) (0.894:0.894:0.894))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.905:0.905:0.905) (0.896:0.896:0.896))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.472:0.472:0.472) (0.623:0.623:0.623))
        (PORT datac (0.56:0.56:0.56) (0.579:0.579:0.579))
        (PORT datad (0.542:0.542:0.542) (0.561:0.561:0.561))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.877:0.877:0.877) (0.866:0.866:0.866))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.912:0.912:0.912) (0.903:0.903:0.903))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.913:0.913:0.913) (0.905:0.905:0.905))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.544:0.544:0.544) (0.565:0.565:0.565))
        (PORT datac (0.51:0.51:0.51) (0.529:0.529:0.529))
        (PORT datad (0.422:0.422:0.422) (0.555:0.555:0.555))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.919:0.919:0.919) (0.92:0.92:0.92))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.893:0.893:0.893) (0.893:0.893:0.893))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.912:0.912:0.912) (0.923:0.923:0.923))
        (PORT datac (0.556:0.556:0.556) (0.574:0.574:0.574))
        (PORT datad (0.542:0.542:0.542) (0.561:0.561:0.561))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.938:0.938:0.938) (0.941:0.941:0.941))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.938:0.938:0.938) (0.942:0.942:0.942))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.549:0.549:0.549) (0.583:0.583:0.583))
        (PORT datac (0.892:0.892:0.892) (0.887:0.887:0.887))
        (PORT datad (0.544:0.544:0.544) (0.566:0.566:0.566))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.426:2.426:2.426) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.283:1.283:1.283) (1.227:1.227:1.227))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.283:1.283:1.283) (1.228:1.228:1.228))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.55:0.55:0.55) (0.578:0.578:0.578))
        (PORT datac (0.889:0.889:0.889) (0.882:0.882:0.882))
        (PORT datad (0.546:0.546:0.546) (0.561:0.561:0.561))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.426:2.426:2.426) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.93:0.93:0.93) (0.932:0.932:0.932))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.93:0.93:0.93) (0.933:0.933:0.933))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.595:0.595:0.595) (0.606:0.606:0.606))
        (PORT datab (0.909:0.909:0.909) (0.919:0.919:0.919))
        (PORT datac (0.504:0.504:0.504) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.232:1.232:1.232) (1.212:1.212:1.212))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.23:1.23:1.23) (1.209:1.209:1.209))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.908:0.908:0.908) (0.917:0.917:0.917))
        (PORT datac (0.542:0.542:0.542) (0.559:0.559:0.559))
        (PORT datad (0.528:0.528:0.528) (0.547:0.547:0.547))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT asdata (1.791:1.791:1.791) (1.749:1.749:1.749))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT asdata (1.789:1.789:1.789) (1.747:1.747:1.747))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.548:0.548:0.548) (0.588:0.588:0.588))
        (PORT datab (0.91:0.91:0.91) (0.92:0.92:0.92))
        (PORT datac (0.51:0.51:0.51) (0.54:0.54:0.54))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.934:0.934:0.934) (0.937:0.937:0.937))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.4:1.4:1.4) (1.394:1.394:1.394))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.596:0.596:0.596) (0.607:0.607:0.607))
        (PORT datac (0.863:0.863:0.863) (0.876:0.876:0.876))
        (PORT datad (0.493:0.493:0.493) (0.518:0.518:0.518))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datac (1.157:1.157:1.157) (1.11:1.11:1.11))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.198:1.198:1.198) (1.154:1.154:1.154))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.281:1.281:1.281) (1.219:1.219:1.219))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.276:1.276:1.276) (1.214:1.214:1.214))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.472:0.472:0.472) (0.622:0.622:0.622))
        (PORT datac (0.551:0.551:0.551) (0.574:0.574:0.574))
        (PORT datad (0.548:0.548:0.548) (0.564:0.564:0.564))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.199:1.199:1.199) (1.155:1.155:1.155))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.799:0.799:0.799) (0.771:0.771:0.771))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.196:1.196:1.196) (1.132:1.132:1.132))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.759:1.759:1.759) (1.678:1.678:1.678))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.24:1.24:1.24) (1.174:1.174:1.174))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.965:1.965:1.965) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.916:0.916:0.916) (0.906:0.906:0.906))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.425:0.425:0.425) (0.559:0.559:0.559))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.203:1.203:1.203) (1.16:1.16:1.16))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datad (0.796:0.796:0.796) (0.776:0.776:0.776))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.425:0.425:0.425))
        (PORT datac (1.15:1.15:1.15) (1.101:1.101:1.101))
        (PORT datad (0.507:0.507:0.507) (0.532:0.532:0.532))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.2:1.2:1.2) (1.156:1.156:1.156))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.498:0.498:0.498) (0.526:0.526:0.526))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.298:1.298:1.298) (1.24:1.24:1.24))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.298:1.298:1.298) (1.24:1.24:1.24))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.911:0.911:0.911) (0.922:0.922:0.922))
        (PORT datac (0.51:0.51:0.51) (0.528:0.528:0.528))
        (PORT datad (0.51:0.51:0.51) (0.526:0.526:0.526))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.203:1.203:1.203) (1.16:1.16:1.16))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datac (1.158:1.158:1.158) (1.106:1.106:1.106))
        (PORT datad (0.828:0.828:0.828) (0.812:0.812:0.812))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.2:1.2:1.2) (1.152:1.152:1.152))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.504:0.504:0.504) (0.528:0.528:0.528))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.238:1.238:1.238) (1.211:1.211:1.211))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.239:1.239:1.239) (1.211:1.211:1.211))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.551:0.551:0.551) (0.593:0.593:0.593))
        (PORT datac (0.889:0.889:0.889) (0.883:0.883:0.883))
        (PORT datad (0.542:0.542:0.542) (0.562:0.562:0.562))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.426:2.426:2.426) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.198:1.198:1.198) (1.15:1.15:1.15))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.908:0.908:0.908) (0.921:0.921:0.921))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.947:1.947:1.947) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.907:0.907:0.907) (0.92:0.92:0.92))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.956:1.956:1.956) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.633:0.633:0.633))
        (PORT datac (0.892:0.892:0.892) (0.886:0.886:0.886))
        (PORT datad (0.541:0.541:0.541) (0.56:0.56:0.56))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.426:2.426:2.426) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.199:1.199:1.199) (1.151:1.151:1.151))
        (PORT datab (0.336:0.336:0.336) (0.413:0.413:0.413))
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.954:0.954:0.954) (0.958:0.958:0.958))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.955:0.955:0.955) (0.96:0.96:0.96))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.468:0.468:0.468) (0.617:0.617:0.617))
        (PORT datab (0.537:0.537:0.537) (0.565:0.565:0.565))
        (PORT datad (0.534:0.534:0.534) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.203:1.203:1.203) (1.156:1.156:1.156))
        (PORT datac (0.297:0.297:0.297) (0.375:0.375:0.375))
        (PORT datad (0.812:0.812:0.812) (0.781:0.781:0.781))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.202:1.202:1.202) (1.139:1.139:1.139))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.888:0.888:0.888) (0.885:0.885:0.885))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.885:0.885:0.885) (0.881:0.881:0.881))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.812:0.812:0.812) (0.792:0.792:0.792))
        (PORT datac (0.891:0.891:0.891) (0.884:0.884:0.884))
        (PORT datad (0.806:0.806:0.806) (0.771:0.771:0.771))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.426:2.426:2.426) (2.324:2.324:2.324))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.423:0.423:0.423))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.157:1.157:1.157) (1.105:1.105:1.105))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.839:0.839:0.839) (0.806:0.806:0.806))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.519:0.519:0.519) (0.544:0.544:0.544))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.519:0.519:0.519) (0.545:0.545:0.545))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.597:0.597:0.597))
        (PORT datab (0.911:0.911:0.911) (0.921:0.921:0.921))
        (PORT datac (0.562:0.562:0.562) (0.583:0.583:0.583))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.127:2.127:2.127) (2.058:2.058:2.058))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.203:1.203:1.203) (1.155:1.155:1.155))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.825:0.825:0.825) (0.806:0.806:0.806))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.205:1.205:1.205) (1.162:1.162:1.162))
        (PORT datac (0.299:0.299:0.299) (0.378:0.378:0.378))
        (PORT datad (0.797:0.797:0.797) (0.773:0.773:0.773))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.926:1.926:1.926) (1.938:1.938:1.938))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.948:1.948:1.948) (1.917:1.917:1.917))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.909:1.909:1.909) (1.915:1.915:1.915))
        (PORT asdata (1.368:1.368:1.368) (1.358:1.358:1.358))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.927:0.927:0.927) (0.918:0.918:0.918))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.928:0.928:0.928) (0.919:0.919:0.919))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.578:0.578:0.578))
        (PORT datac (0.493:0.493:0.493) (0.527:0.527:0.527))
        (PORT datad (0.424:0.424:0.424) (0.558:0.558:0.558))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.815:0.815:0.815) (0.796:0.796:0.796))
        (PORT datac (0.891:0.891:0.891) (0.883:0.883:0.883))
        (PORT datad (0.855:0.855:0.855) (0.855:0.855:0.855))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.943:0.943:0.943) (0.942:0.942:0.942))
        (PORT datab (0.957:0.957:0.957) (0.942:0.942:0.942))
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.874:0.874:0.874) (0.879:0.879:0.879))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.907:1.907:1.907) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.938:0.938:0.938) (0.943:0.943:0.943))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.929:1.929:1.929) (1.797:1.797:1.797))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.938:0.938:0.938) (0.943:0.943:0.943))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.035:2.035:2.035) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.471:0.471:0.471) (0.621:0.621:0.621))
        (PORT datab (0.593:0.593:0.593) (0.598:0.598:0.598))
        (PORT datad (0.494:0.494:0.494) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.938:0.938:0.938) (0.935:0.935:0.935))
        (PORT datac (0.299:0.299:0.299) (0.377:0.377:0.377))
        (PORT datad (1.172:1.172:1.172) (1.115:1.115:1.115))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.942:0.942:0.942) (0.941:0.941:0.941))
        (PORT datab (0.945:0.945:0.945) (0.949:0.949:0.949))
        (PORT datac (0.297:0.297:0.297) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.941:0.941:0.941) (0.94:0.94:0.94))
        (PORT datab (0.992:0.992:0.992) (0.973:0.973:0.973))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT asdata (0.969:0.969:0.969) (0.997:0.997:0.997))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.923:0.923:0.923) (0.913:0.913:0.913))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT asdata (1.39:1.39:1.39) (1.372:1.372:1.372))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.47:0.47:0.47) (0.62:0.62:0.62))
        (PORT datac (0.51:0.51:0.51) (0.54:0.54:0.54))
        (PORT datad (0.506:0.506:0.506) (0.531:0.531:0.531))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.942:0.942:0.942) (0.941:0.941:0.941))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.903:0.903:0.903) (0.9:0.9:0.9))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT asdata (1.305:1.305:1.305) (1.283:1.283:1.283))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.957:0.957:0.957) (0.953:0.953:0.953))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.955:0.955:0.955) (0.951:0.951:0.951))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.553:0.553:0.553) (0.589:0.589:0.589))
        (PORT datab (0.55:0.55:0.55) (0.584:0.584:0.584))
        (PORT datad (0.421:0.421:0.421) (0.554:0.554:0.554))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datab (0.959:0.959:0.959) (0.942:0.942:0.942))
        (PORT datac (0.892:0.892:0.892) (0.884:0.884:0.884))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT asdata (1.689:1.689:1.689) (1.636:1.636:1.636))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.516:0.516:0.516) (0.541:0.541:0.541))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.517:0.517:0.517) (0.542:0.542:0.542))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.469:0.469:0.469) (0.618:0.618:0.618))
        (PORT datac (0.555:0.555:0.555) (0.572:0.572:0.572))
        (PORT datad (0.511:0.511:0.511) (0.533:0.533:0.533))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.94:0.94:0.94) (0.938:0.938:0.938))
        (PORT datac (0.296:0.296:0.296) (0.374:0.374:0.374))
        (PORT datad (0.851:0.851:0.851) (0.847:0.847:0.847))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.534:0.534:0.534))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.915:1.915:1.915))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.905:0.905:0.905) (0.91:0.91:0.91))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.908:0.908:0.908) (0.915:0.915:0.915))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.471:0.471:0.471) (0.621:0.621:0.621))
        (PORT datac (0.555:0.555:0.555) (0.572:0.572:0.572))
        (PORT datad (0.541:0.541:0.541) (0.561:0.561:0.561))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.944:0.944:0.944) (0.943:0.943:0.943))
        (PORT datab (0.338:0.338:0.338) (0.415:0.415:0.415))
        (PORT datad (0.893:0.893:0.893) (0.89:0.89:0.89))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT asdata (0.793:0.793:0.793) (0.869:0.869:0.869))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.899:0.899:0.899) (0.898:0.898:0.898))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.634:1.634:1.634) (1.546:1.546:1.546))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.899:0.899:0.899) (0.898:0.898:0.898))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.908:1.908:1.908) (1.914:1.914:1.914))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.74:1.74:1.74) (1.655:1.655:1.655))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.466:0.466:0.466) (0.615:0.615:0.615))
        (PORT datac (0.507:0.507:0.507) (0.542:0.542:0.542))
        (PORT datad (0.543:0.543:0.543) (0.564:0.564:0.564))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.381:2.381:2.381) (2.254:2.254:2.254))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.944:0.944:0.944) (0.944:0.944:0.944))
        (PORT datab (0.335:0.335:0.335) (0.412:0.412:0.412))
        (PORT datad (0.806:0.806:0.806) (0.777:0.777:0.777))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.925:1.925:1.925) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.947:1.947:1.947) (1.916:1.916:1.916))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.924:0.924:0.924) (0.942:0.942:0.942))
        (PORT datab (0.949:0.949:0.949) (0.932:0.932:0.932))
        (PORT datad (0.932:0.932:0.932) (0.921:0.921:0.921))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.974:0.974:0.974) (0.983:0.983:0.983))
        (PORT datab (1.38:1.38:1.38) (1.341:1.341:1.341))
        (PORT datac (0.562:0.562:0.562) (0.585:0.585:0.585))
        (PORT datad (1.173:1.173:1.173) (1.079:1.079:1.079))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (1.151:1.151:1.151) (1.067:1.067:1.067))
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.962:0.962:0.962) (0.948:0.948:0.948))
        (PORT datac (1.3:1.3:1.3) (1.218:1.218:1.218))
        (PORT datad (0.337:0.337:0.337) (0.414:0.414:0.414))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.981:0.981:0.981) (0.985:0.985:0.985))
        (PORT datab (2.01:2.01:2.01) (2.017:2.017:2.017))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.924:1.924:1.924))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.366:0.366:0.366) (0.466:0.466:0.466))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.474:0.474:0.474))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.375:0.375:0.375) (0.469:0.469:0.469))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.29:1.29:1.29) (1.236:1.236:1.236))
        (PORT datad (0.507:0.507:0.507) (0.536:0.536:0.536))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.371:1.371:1.371) (1.364:1.364:1.364))
        (PORT datab (0.332:0.332:0.332) (0.373:0.373:0.373))
        (PORT datac (0.89:0.89:0.89) (0.905:0.905:0.905))
        (PORT datad (0.522:0.522:0.522) (0.544:0.544:0.544))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (0.903:0.903:0.903) (0.966:0.966:0.966))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.469:0.469:0.469))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (0.903:0.903:0.903) (0.966:0.966:0.966))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.376:0.376:0.376) (0.465:0.465:0.465))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (0.903:0.903:0.903) (0.966:0.966:0.966))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.369:0.369:0.369) (0.47:0.47:0.47))
        (PORT datac (0.33:0.33:0.33) (0.43:0.43:0.43))
        (PORT datad (0.341:0.341:0.341) (0.432:0.432:0.432))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.485:0.485:0.485))
        (PORT datab (0.382:0.382:0.382) (0.473:0.473:0.473))
        (PORT datac (0.286:0.286:0.286) (0.329:0.329:0.329))
        (PORT datad (0.264:0.264:0.264) (0.281:0.281:0.281))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (0.903:0.903:0.903) (0.966:0.966:0.966))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sclr (0.903:0.903:0.903) (0.966:0.966:0.966))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.374:1.374:1.374) (1.369:1.369:1.369))
        (PORT datab (1.332:1.332:1.332) (1.274:1.274:1.274))
        (PORT datac (0.327:0.327:0.327) (0.43:0.43:0.43))
        (PORT datad (0.507:0.507:0.507) (0.536:0.536:0.536))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.327:0.327:0.327))
        (PORT datab (0.369:0.369:0.369) (0.469:0.469:0.469))
        (PORT datac (0.328:0.328:0.328) (0.428:0.428:0.428))
        (PORT datad (0.339:0.339:0.339) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.288:0.288:0.288) (0.326:0.326:0.326))
        (PORT datab (0.369:0.369:0.369) (0.47:0.47:0.47))
        (PORT datac (0.329:0.329:0.329) (0.43:0.43:0.43))
        (PORT datad (0.34:0.34:0.34) (0.431:0.431:0.431))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.479:0.479:0.479))
        (PORT datab (0.379:0.379:0.379) (0.47:0.47:0.47))
        (PORT datac (0.33:0.33:0.33) (0.43:0.43:0.43))
        (PORT datad (0.341:0.341:0.341) (0.431:0.431:0.431))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.373:1.373:1.373) (1.367:1.367:1.367))
        (PORT datab (0.33:0.33:0.33) (0.37:0.37:0.37))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.327:0.327:0.327) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.374:1.374:1.374) (1.369:1.369:1.369))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (0.289:0.289:0.289) (0.333:0.333:0.333))
        (PORT datad (2.279:2.279:2.279) (2.328:2.328:2.328))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.346:1.346:1.346) (1.331:1.331:1.331))
        (PORT datab (0.917:0.917:0.917) (0.941:0.941:0.941))
        (PORT datac (0.911:0.911:0.911) (0.893:0.893:0.893))
        (PORT datad (0.472:0.472:0.472) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.356:1.356:1.356) (1.293:1.293:1.293))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.374:1.374:1.374) (1.369:1.369:1.369))
        (PORT datab (0.335:0.335:0.335) (0.412:0.412:0.412))
        (PORT datac (0.328:0.328:0.328) (0.431:0.431:0.431))
        (PORT datad (0.339:0.339:0.339) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.934:0.934:0.934) (0.944:0.944:0.944))
        (PORT datac (0.947:0.947:0.947) (0.948:0.948:0.948))
        (PORT datad (0.447:0.447:0.447) (0.41:0.41:0.41))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.565:0.565:0.565) (0.524:0.524:0.524))
        (PORT datab (0.615:0.615:0.615) (0.619:0.619:0.619))
        (PORT datac (1.302:1.302:1.302) (1.284:1.284:1.284))
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.937:0.937:0.937) (0.947:0.947:0.947))
        (PORT datab (0.485:0.485:0.485) (0.455:0.455:0.455))
        (PORT datac (0.952:0.952:0.952) (0.954:0.954:0.954))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.537:0.537:0.537) (0.497:0.497:0.497))
        (PORT datab (0.337:0.337:0.337) (0.414:0.414:0.414))
        (PORT datac (1.305:1.305:1.305) (1.287:1.287:1.287))
        (PORT datad (0.472:0.472:0.472) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.914:1.914:1.914) (1.925:1.925:1.925))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.106:1.106:1.106) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.318:2.318:2.318) (2.389:2.389:2.389))
        (PORT datac (1.24:1.24:1.24) (1.288:1.288:1.288))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.241:1.241:1.241) (1.289:1.289:1.289))
        (PORT datad (0.994:0.994:0.994) (0.991:0.991:0.991))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.424:0.424:0.424))
        (PORT datac (1.244:1.244:1.244) (1.292:1.292:1.292))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.243:1.243:1.243) (1.291:1.291:1.291))
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.413:0.413:0.413))
        (PORT datac (1.245:1.245:1.245) (1.294:1.294:1.294))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.107:1.107:1.107) (1.09:1.09:1.09))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.41:0.41:0.41) (0.509:0.509:0.509))
        (PORT datab (1.246:1.246:1.246) (1.2:1.2:1.2))
        (PORT datac (0.59:0.59:0.59) (0.628:0.628:0.628))
        (PORT datad (0.591:0.591:0.591) (0.635:0.635:0.635))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.288:0.288:0.288) (0.326:0.326:0.326))
        (PORT datab (0.961:0.961:0.961) (0.946:0.946:0.946))
        (PORT datac (0.854:0.854:0.854) (0.831:0.831:0.831))
        (PORT datad (0.245:0.245:0.245) (0.266:0.266:0.266))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.325:0.325:0.325))
        (PORT datab (0.961:0.961:0.961) (0.947:0.947:0.947))
        (PORT datac (0.853:0.853:0.853) (0.829:0.829:0.829))
        (PORT datad (0.246:0.246:0.246) (0.267:0.267:0.267))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.417:0.417:0.417) (0.518:0.518:0.518))
        (PORT datac (1.569:1.569:1.569) (1.512:1.512:1.512))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.943:1.943:1.943) (1.967:1.967:1.967))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.632:0.632:0.632) (0.687:0.687:0.687))
        (PORT datab (1.321:1.321:1.321) (1.267:1.267:1.267))
        (PORT datac (0.367:0.367:0.367) (0.463:0.463:0.463))
        (PORT datad (0.339:0.339:0.339) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.964:0.964:0.964) (0.951:0.951:0.951))
        (PORT datac (0.611:0.611:0.611) (0.643:0.643:0.643))
        (PORT datad (0.267:0.267:0.267) (0.285:0.285:0.285))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.681:1.681:1.681) (1.585:1.585:1.585))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.681:1.681:1.681) (1.585:1.585:1.585))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.378:0.378:0.378))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.681:1.681:1.681) (1.585:1.585:1.585))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT asdata (0.77:0.77:0.77) (0.845:0.845:0.845))
        (PORT ena (1.681:1.681:1.681) (1.585:1.585:1.585))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.369:0.369:0.369))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.904:0.904:0.904) (0.896:0.896:0.896))
        (PORT datab (0.559:0.559:0.559) (0.52:0.52:0.52))
        (PORT datac (0.347:0.347:0.347) (0.426:0.426:0.426))
        (PORT datad (0.328:0.328:0.328) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.622:1.622:1.622) (1.528:1.528:1.528))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.656:0.656:0.656) (0.734:0.734:0.734))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.656:0.656:0.656) (0.735:0.735:0.735))
        (PORT datab (0.434:0.434:0.434) (0.552:0.552:0.552))
        (PORT datac (0.367:0.367:0.367) (0.482:0.482:0.482))
        (PORT datad (0.364:0.364:0.364) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.433:0.433:0.433) (0.55:0.55:0.55))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.412:0.412:0.412) (0.528:0.528:0.528))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.481:0.481:0.481))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.674:0.674:0.674) (0.688:0.688:0.688))
        (PORT datab (1.32:1.32:1.32) (1.265:1.265:1.265))
        (PORT datac (1.569:1.569:1.569) (1.512:1.512:1.512))
        (PORT datad (1.788:1.788:1.788) (1.758:1.758:1.758))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sload (1.036:1.036:1.036) (1.112:1.112:1.112))
        (PORT ena (1.867:1.867:1.867) (1.801:1.801:1.801))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.335:1.335:1.335) (1.286:1.286:1.286))
        (PORT datab (0.279:0.279:0.279) (0.304:0.304:0.304))
        (PORT datac (0.373:0.373:0.373) (0.486:0.486:0.486))
        (PORT datad (1.241:1.241:1.241) (1.2:1.2:1.2))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sload (1.036:1.036:1.036) (1.112:1.112:1.112))
        (PORT ena (1.867:1.867:1.867) (1.801:1.801:1.801))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.404:0.404:0.404) (0.497:0.497:0.497))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sload (1.036:1.036:1.036) (1.112:1.112:1.112))
        (PORT ena (1.867:1.867:1.867) (1.801:1.801:1.801))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.412:0.412:0.412) (0.531:0.531:0.531))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sload (1.036:1.036:1.036) (1.112:1.112:1.112))
        (PORT ena (1.867:1.867:1.867) (1.801:1.801:1.801))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.912:1.912:1.912) (1.92:1.92:1.92))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT sload (1.036:1.036:1.036) (1.112:1.112:1.112))
        (PORT ena (1.867:1.867:1.867) (1.801:1.801:1.801))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.901:0.901:0.901) (0.892:0.892:0.892))
        (PORT datab (0.638:0.638:0.638) (0.688:0.688:0.688))
        (PORT datac (0.841:0.841:0.841) (0.827:0.827:0.827))
        (PORT datad (0.571:0.571:0.571) (0.614:0.614:0.614))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.694:0.694:0.694) (0.713:0.713:0.713))
        (PORT datad (0.597:0.597:0.597) (0.644:0.644:0.644))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.613:0.613:0.613) (0.66:0.66:0.66))
        (PORT datac (0.622:0.622:0.622) (0.655:0.655:0.655))
        (PORT datad (0.266:0.266:0.266) (0.284:0.284:0.284))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.654:0.654:0.654) (0.732:0.732:0.732))
        (PORT datab (0.431:0.431:0.431) (0.549:0.549:0.549))
        (PORT datac (0.365:0.365:0.365) (0.479:0.479:0.479))
        (PORT datad (0.362:0.362:0.362) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.363:0.363:0.363) (0.476:0.476:0.476))
        (PORT datad (0.237:0.237:0.237) (0.255:0.255:0.255))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.843:0.843:0.843) (0.829:0.829:0.829))
        (PORT datab (0.28:0.28:0.28) (0.306:0.306:0.306))
        (PORT datad (0.506:0.506:0.506) (0.502:0.502:0.502))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT asdata (0.768:0.768:0.768) (0.842:0.842:0.842))
        (PORT ena (1.622:1.622:1.622) (1.528:1.528:1.528))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.437:0.437:0.437) (0.556:0.556:0.556))
        (PORT datac (0.611:0.611:0.611) (0.687:0.687:0.687))
        (PORT datad (0.366:0.366:0.366) (0.456:0.456:0.456))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.435:0.435:0.435) (0.554:0.554:0.554))
        (PORT datac (0.61:0.61:0.61) (0.685:0.685:0.685))
        (PORT datad (0.364:0.364:0.364) (0.455:0.455:0.455))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.415:0.415:0.415) (0.535:0.535:0.535))
        (PORT datab (0.276:0.276:0.276) (0.301:0.301:0.301))
        (PORT datac (0.37:0.37:0.37) (0.483:0.483:0.483))
        (PORT datad (0.247:0.247:0.247) (0.268:0.268:0.268))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.415:0.415:0.415) (0.534:0.534:0.534))
        (PORT datab (0.436:0.436:0.436) (0.555:0.555:0.555))
        (PORT datac (0.369:0.369:0.369) (0.481:0.481:0.481))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.588:0.588:0.588))
        (PORT datab (0.551:0.551:0.551) (0.55:0.55:0.55))
        (PORT datad (0.48:0.48:0.48) (0.468:0.468:0.468))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.658:0.658:0.658) (0.737:0.737:0.737))
        (PORT datab (0.436:0.436:0.436) (0.556:0.556:0.556))
        (PORT datac (0.369:0.369:0.369) (0.484:0.484:0.484))
        (PORT datad (0.365:0.365:0.365) (0.456:0.456:0.456))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.415:0.415:0.415) (0.535:0.535:0.535))
        (PORT datab (0.277:0.277:0.277) (0.301:0.301:0.301))
        (PORT datac (0.369:0.369:0.369) (0.481:0.481:0.481))
        (PORT datad (0.247:0.247:0.247) (0.268:0.268:0.268))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.416:0.416:0.416) (0.533:0.533:0.533))
        (PORT datab (0.559:0.559:0.559) (0.552:0.552:0.552))
        (PORT datac (0.611:0.611:0.611) (0.686:0.686:0.686))
        (PORT datad (0.237:0.237:0.237) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.622:1.622:1.622) (1.528:1.528:1.528))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.517:0.517:0.517) (0.518:0.518:0.518))
        (PORT datab (0.605:0.605:0.605) (0.61:0.61:0.61))
        (PORT datad (0.513:0.513:0.513) (0.508:0.508:0.508))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.38:0.38:0.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (1.622:1.622:1.622) (1.528:1.528:1.528))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.902:0.902:0.902) (0.893:0.893:0.893))
        (PORT datab (0.639:0.639:0.639) (0.689:0.689:0.689))
        (PORT datac (0.841:0.841:0.841) (0.827:0.827:0.827))
        (PORT datad (0.571:0.571:0.571) (0.615:0.615:0.615))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.311:0.311:0.311))
        (PORT datab (0.64:0.64:0.64) (0.691:0.691:0.691))
        (PORT datac (0.621:0.621:0.621) (0.655:0.655:0.655))
        (PORT datad (0.637:0.637:0.637) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.616:0.616:0.616) (0.623:0.623:0.623))
        (PORT datab (0.276:0.276:0.276) (0.301:0.301:0.301))
        (PORT datad (0.513:0.513:0.513) (0.51:0.51:0.51))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.289:1.289:1.289) (1.334:1.334:1.334))
        (PORT datac (1.201:1.201:1.201) (1.169:1.169:1.169))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.288:1.288:1.288) (1.333:1.333:1.333))
        (PORT datac (1.2:1.2:1.2) (1.169:1.169:1.169))
        (PORT datad (0.994:0.994:0.994) (0.992:0.992:0.992))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.748:2.748:2.748) (2.796:2.796:2.796))
        (PORT sload (1.039:1.039:1.039) (1.124:1.124:1.124))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (PORT sload (1.039:1.039:1.039) (1.124:1.124:1.124))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.761:0.761:0.761) (0.83:0.83:0.83))
        (PORT sload (1.039:1.039:1.039) (1.124:1.124:1.124))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.931:1.931:1.931))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (0.762:0.762:0.762) (0.831:0.831:0.831))
        (PORT sload (1.039:1.039:1.039) (1.124:1.124:1.124))
        (PORT ena (1.043:1.043:1.043) (1.024:1.024:1.024))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.275:0.275:0.275) (0.299:0.299:0.299))
        (PORT datac (0.374:0.374:0.374) (0.472:0.472:0.472))
        (PORT datad (0.889:0.889:0.889) (0.878:0.878:0.878))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.923:1.923:1.923) (1.937:1.937:1.937))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.365:1.365:1.365) (1.368:1.368:1.368))
        (PORT ena (2.024:2.024:2.024) (1.891:1.891:1.891))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.541:1.541:1.541) (1.499:1.499:1.499))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.858:0.858:0.858) (0.854:0.854:0.854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.92:0.92:0.92) (0.926:0.926:0.926))
      )
    )
  )
)
