#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 24 14:42:25 2024
# Process ID: 2432
# Log file: D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/planAhead_run_1/planAhead.log
# Journal file: D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/pa.fromHdl.tcl}
# create_project -name Wishboneinterface -dir "D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/planAhead_run_1" -part xc6slx9tqg144-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Wishbone_Controller.ucf" [current_fileset -constrset]
Adding file 'D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/Wishbone_Controller.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ufifo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {txuart.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rxuart.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {wbuart.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Wishbone_Controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Wishbone_Controller $srcset
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface\planAhead_pid2432.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May 24 14:42:51 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
