=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Copied C:/Xilinx/13.3/ISE_DS/EDK/data/xflow/bitgen_spartan6.ut to etc directory
Copied file C:/Xilinx/13.3/ISE_DS/EDK/data/xflow/fast_runtime_spartan6.opt to
etc directory
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/13.3/ISE_DS/EDK/data/xflow/bitgen_spartan6.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/13.3/ISE_DS/EDK/data/xflow/fast_runtime_spartan6.opt to
etc directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Assigned Driver bram 3.00.a for instance axi_bram_ctrl_0
axi_bram_ctrl_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0, PARAMETER: C_S_AXI_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0, PARAMETER: C_S_AXI_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_bram_ctrl (axi_bram_ctrl_0) - ADDRESS specified by PARAMETER C_S_AXI_BASEADDR is ignored - C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\mb_system.mhs line 372 
WARNING:EDK:3967 - axi_bram_ctrl (axi_bram_ctrl_0) - ADDRESS specified by PARAMETER C_S_AXI_BASEADDR is ignored - C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\mb_system.mhs line 372 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_3Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_USB	axi4lite_0
  (0x40620000-0x4062ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41710000-0x4171ffff) axi_bram_ctrl_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x43ffffff) Linear_Flash	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
Generated Addresses Successfully
Make instance axi_bram_ctrl_0 port BRAM_Rst_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_Rst_A connector undefined, using axi_bram_ctrl_0_BRAM_Rst_A
Make instance axi_bram_ctrl_0 port BRAM_Clk_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_Clk_A connector undefined, using axi_bram_ctrl_0_BRAM_Clk_A
Make instance axi_bram_ctrl_0 port BRAM_WrData_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_WrData_A connector undefined, using axi_bram_ctrl_0_BRAM_WrData_A
Make instance axi_bram_ctrl_0 port BRAM_Addr_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_Addr_A connector undefined, using axi_bram_ctrl_0_BRAM_Addr_A
Make instance axi_bram_ctrl_0 port BRAM_RdData_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_RdData_A connector undefined, using axi_bram_ctrl_0_BRAM_RdData_A
Make instance axi_bram_ctrl_0 port BRAM_En_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_En_A connector undefined, using axi_bram_ctrl_0_BRAM_En_A
Make instance axi_bram_ctrl_0 port BRAM_WE_A external with net as port name
Instance axi_bram_ctrl_0 port BRAM_WE_A connector undefined, using axi_bram_ctrl_0_BRAM_WE_A
Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev5.0.6\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Rasterizing mb_system.jpg .....
SVG Rasterization successful
Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.6.1\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.6.1\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.7.3.0\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.7.3.0\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.7.4.3\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.7.4.3\mb_system\etc\mb_system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Initializing CoreGen with the user repository list from 'C:\Users\verzilov\AppData\Roaming\Xilinx\CoreGen\13.3\indexes\xil_index_map.xml'.
Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.7.4.3\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Xilinx\MyXilinx\150LXT\avg_detector_mb_rev.7.4.3\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\avg_detector_mb_rev.7.4.4\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\avg_detector_mb_rev.7.4.4\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\avg_detector_mb_rev.7.4.4\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\avg_detector_mb_rev.7.4.4\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

No changes to be saved in MHS file
No changes to be saved in XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Command = memgen -p xc6slx150tfgg676-3   -pe microblaze_0
C:/Xilinx/13.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf -od
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/mb_system.m
hs 

Release 13.3 - Mem Generator Xilinx EDK 13.3 Build EDK_O.76xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: memgen -p xc6slx150tfgg676-3 -pe microblaze_0
C:/Xilinx/13.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf -od
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/mb_system.m
hs 

MHS file              : C:\...\AWAKE_BPM_Rev1_0\mb_system\mb_system.mhs
Part (-p) [ family ]  : xc6slx150tfgg676-3 [ spartan6 ]
Output directory (-od):
C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\



Mem Generator started ...

Reading MHS file ...

Reading MPD definitions ...
Instance name for AXI EMC core 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_3Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_USB	axi4lite_0
  (0x40620000-0x4062ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41710000-0x4171ffff) axi_bram_ctrl_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x43ffffff) Linear_Flash	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_syste
   m.mhs line 358
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_system.m
hs line 125 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_system.m
hs line 174 - elaborating IP

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_3Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_USB	axi4lite_0
  (0x40620000-0x4062ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41710000-0x4171ffff) axi_bram_ctrl_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x43ffffff) Linear_Flash	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_syste
   m.mhs line 358
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "mb_system_sim.bmm"  -bd
"C:\Xilinx\13.3\ISE_DS\EDK\sw\lib\microblaze\mb_bootloop_le.elf" tag
microblaze_0  -bx C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0 -u 
 -p xc6slx150tfgg676-3 
Mem Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Command = memgen -p xc6slx150tfgg676-3   -pe microblaze_0
C:/Xilinx/13.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf -od
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/mb_system.m
hs 

Release 13.3 - Mem Generator Xilinx EDK 13.3 Build EDK_O.76xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: memgen -p xc6slx150tfgg676-3 -pe microblaze_0
C:/Xilinx/13.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf -od
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0
C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/mb_system.m
hs 

MHS file              : C:\...\AWAKE_BPM_Rev1_0\mb_system\mb_system.mhs
Part (-p) [ family ]  : xc6slx150tfgg676-3 [ spartan6 ]
Output directory (-od):
C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\



Mem Generator started ...

Reading MHS file ...

Reading MPD definitions ...
Instance name for AXI EMC core 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_3Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_USB	axi4lite_0
  (0x40620000-0x4062ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41710000-0x4171ffff) axi_bram_ctrl_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x43ffffff) Linear_Flash	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_syste
   m.mhs line 358
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_system.m
hs line 125 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_system.m
hs line 174 - elaborating IP

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   04_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_04_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_3Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_USB	axi4lite_0
  (0x40620000-0x4062ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41710000-0x4171ffff) axi_bram_ctrl_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x43ffffff) Linear_Flash	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\mb_syste
   m.mhs line 358
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "mb_system_sim.bmm"  -bd
"C:\Xilinx\13.3\ISE_DS\EDK\sw\lib\microblaze\mb_bootloop_le.elf" tag
microblaze_0  -bx C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0 -u 
 -p xc6slx150tfgg676-3 
Mem Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\etc\mb_system.filters
Done writing Tab View settings to:
	C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mb_system\etc\mb_system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd

Xilinx EDK 13.3 Build EDK_O.76xd

