

================================================================
== Vivado HLS Report for 'Integral7'
================================================================
* Date:           Tue Dec  4 20:19:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haar
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.519|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  132870|    1|  132870|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  132869|  3 ~ 517 |          -|          -| 0 ~ 257 |    no    |
        | + Loop 1.1  |    0|     514|         3|          1|          1| 0 ~ 513 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_105)
3 --> 
	6  / (!tmp_107)
	4  / (tmp_107)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%swinBuffer_0_0_1 = alloca i32"   --->   Operation 7 'alloca' 'swinBuffer_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%swinBuffer_1_0_1 = alloca i32"   --->   Operation 8 'alloca' 'swinBuffer_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sqwinBuffer_0_0_1 = alloca i32"   --->   Operation 9 'alloca' 'sqwinBuffer_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sqwinBuffer_1_0_1 = alloca i32"   --->   Operation 10 'alloca' 'sqwinBuffer_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_cols_read52 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)"   --->   Operation 11 'read' 'src_cols_read52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_rows_read51 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)"   --->   Operation 12 'read' 'src_rows_read51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.99ns)   --->   "%sLineBuffer = alloca [513 x i32], align 16" [./haar.h:360]   --->   Operation 13 'alloca' 'sLineBuffer' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_1 : Operation 14 [1/1] (1.99ns)   --->   "%sqLineBuffer = alloca [513 x i32], align 16" [./haar.h:361]   --->   Operation 14 'alloca' 'sqLineBuffer' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_1 : Operation 15 [1/1] (1.57ns)   --->   "%tmp_s = add nsw i32 %src_rows_read51, 1" [./haar.h:367]   --->   Operation 15 'add' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.57ns)   --->   "%tmp_104 = add nsw i32 %src_cols_read52, 1" [./haar.h:368]   --->   Operation 16 'add' 'tmp_104' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "br label %.loopexit" [./haar.h:367]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %._crit_edge ], [ %i_9, %.loopexit.loopexit ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./haar.h:367]   --->   Operation 19 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.31ns)   --->   "%tmp_105 = icmp slt i32 %i_cast, %tmp_s" [./haar.h:367]   --->   Operation 20 'icmp' 'tmp_105' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 257, i64 0)"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%i_9 = add i31 %i, 1" [./haar.h:367]   --->   Operation 22 'add' 'i_9' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_105, label %.preheader.preheader, label %5" [./haar.h:367]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%tmp_106 = icmp eq i31 %i, 0" [./haar.h:371]   --->   Operation 24 'icmp' 'tmp_106' <Predicate = (tmp_105)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i31 %i to i19" [./haar.h:367]   --->   Operation 25 'trunc' 'tmp_137' <Predicate = (tmp_105)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i31 %i to i10" [./haar.h:367]   --->   Operation 26 'trunc' 'tmp_138' <Predicate = (tmp_105)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl_cast = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_138, i9 0)" [./haar.h:372]   --->   Operation 27 'bitconcatenate' 'p_shl_cast' <Predicate = (tmp_105)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%tmp_53 = add i19 %p_shl_cast, %tmp_137" [./haar.h:372]   --->   Operation 28 'add' 'tmp_53' <Predicate = (tmp_105)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i31 %i to i10" [./haar.h:389]   --->   Operation 29 'trunc' 'tmp_139' <Predicate = (tmp_105)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.27ns)   --->   "%tmp_140 = add i10 -1, %tmp_139" [./haar.h:389]   --->   Operation 30 'add' 'tmp_140' <Predicate = (tmp_105)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_55_cast = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_140, i9 0)" [./haar.h:368]   --->   Operation 31 'bitconcatenate' 'tmp_55_cast' <Predicate = (tmp_105)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "br label %.preheader" [./haar.h:368]   --->   Operation 32 'br' <Predicate = (tmp_105)> <Delay = 0.97>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [./haar.h:406]   --->   Operation 33 'ret' <Predicate = (!tmp_105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %.preheader.preheader ], [ %j_2, %4 ]"   --->   Operation 34 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [./haar.h:368]   --->   Operation 35 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.31ns)   --->   "%tmp_107 = icmp slt i32 %j_cast, %tmp_104" [./haar.h:368]   --->   Operation 36 'icmp' 'tmp_107' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 513, i64 0)"   --->   Operation 37 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.55ns)   --->   "%j_2 = add i31 %j, 1" [./haar.h:368]   --->   Operation 38 'add' 'j_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %0, label %.loopexit.loopexit" [./haar.h:368]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%tmp_108 = icmp eq i31 %j, 0" [./haar.h:371]   --->   Operation 40 'icmp' 'tmp_108' <Predicate = (tmp_107)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.46ns)   --->   "%or_cond = or i1 %tmp_106, %tmp_108" [./haar.h:371]   --->   Operation 41 'or' 'or_cond' <Predicate = (tmp_107)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [./haar.h:371]   --->   Operation 42 'br' <Predicate = (tmp_107)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i31 %j to i19" [./haar.h:389]   --->   Operation 43 'trunc' 'tmp_142' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_143 = add i19 -1, %tmp_142" [./haar.h:389]   --->   Operation 44 'add' 'tmp_143' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (1.95ns) (root node of TernaryAdder)   --->   "%tmp_57 = add i19 %tmp_55_cast, %tmp_143" [./haar.h:389]   --->   Operation 45 'add' 'tmp_57' <Predicate = (tmp_107 & !or_cond)> <Delay = 1.95> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_57_cast = sext i19 %tmp_57 to i64" [./haar.h:389]   --->   Operation 46 'sext' 'tmp_57_cast' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%src_val_addr = getelementptr [131072 x i8]* %src_val, i64 0, i64 %tmp_57_cast" [./haar.h:389]   --->   Operation 47 'getelementptr' 'src_val_addr' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.99ns)   --->   "%src_val_load = load i8* %src_val_addr, align 1" [./haar.h:389]   --->   Operation 48 'load' 'src_val_load' <Predicate = (tmp_107 & !or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_110 = zext i31 %j to i64" [./haar.h:390]   --->   Operation 49 'zext' 'tmp_110' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i31 %j to i19" [./haar.h:392]   --->   Operation 50 'trunc' 'tmp_144' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.30ns)   --->   "%tmp_58 = add i19 %tmp_53, %tmp_144" [./haar.h:392]   --->   Operation 51 'add' 'tmp_58' <Predicate = (tmp_107 & !or_cond)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sLineBuffer_addr = getelementptr inbounds [513 x i32]* %sLineBuffer, i64 0, i64 %tmp_110" [./haar.h:390]   --->   Operation 52 'getelementptr' 'sLineBuffer_addr' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.99ns)   --->   "%swinBuffer_0_0 = load i32* %sLineBuffer_addr, align 4" [./haar.h:390]   --->   Operation 53 'load' 'swinBuffer_0_0' <Predicate = (tmp_107 & !or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sqLineBuffer_addr = getelementptr inbounds [513 x i32]* %sqLineBuffer, i64 0, i64 %tmp_110" [./haar.h:393]   --->   Operation 54 'getelementptr' 'sqLineBuffer_addr' <Predicate = (tmp_107 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.99ns)   --->   "%sqwinBuffer_0_0 = load i32* %sqLineBuffer_addr, align 4" [./haar.h:393]   --->   Operation 55 'load' 'sqwinBuffer_0_0' <Predicate = (tmp_107 & !or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_109 = zext i31 %j to i64" [./haar.h:372]   --->   Operation 56 'zext' 'tmp_109' <Predicate = (tmp_107 & or_cond)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i31 %j to i19" [./haar.h:372]   --->   Operation 57 'trunc' 'tmp_141' <Predicate = (tmp_107 & or_cond)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.30ns)   --->   "%tmp_56 = add i19 %tmp_53, %tmp_141" [./haar.h:372]   --->   Operation 58 'add' 'tmp_56' <Predicate = (tmp_107 & or_cond)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i19 %tmp_56 to i64" [./haar.h:372]   --->   Operation 59 'zext' 'tmp_56_cast' <Predicate = (tmp_107 & or_cond)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%swin_val_addr = getelementptr [131841 x i32]* %swin_val, i64 0, i64 %tmp_56_cast" [./haar.h:372]   --->   Operation 60 'getelementptr' 'swin_val_addr' <Predicate = (tmp_107 & or_cond)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sqwin_val_addr = getelementptr [131841 x i32]* %sqwin_val, i64 0, i64 %tmp_56_cast" [./haar.h:373]   --->   Operation 61 'getelementptr' 'sqwin_val_addr' <Predicate = (tmp_107 & or_cond)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.99ns)   --->   "store i32 0, i32* %swin_val_addr, align 4" [./haar.h:372]   --->   Operation 62 'store' <Predicate = (tmp_107 & or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 63 [1/1] (1.99ns)   --->   "store i32 0, i32* %sqwin_val_addr, align 4" [./haar.h:373]   --->   Operation 63 'store' <Predicate = (tmp_107 & or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_106, label %2, label %._crit_edge3" [./haar.h:375]   --->   Operation 64 'br' <Predicate = (tmp_107 & or_cond)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sLineBuffer_addr_1 = getelementptr inbounds [513 x i32]* %sLineBuffer, i64 0, i64 %tmp_109" [./haar.h:376]   --->   Operation 65 'getelementptr' 'sLineBuffer_addr_1' <Predicate = (tmp_107 & or_cond & tmp_106)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.99ns)   --->   "store i32 0, i32* %sLineBuffer_addr_1, align 4" [./haar.h:376]   --->   Operation 66 'store' <Predicate = (tmp_107 & or_cond & tmp_106)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sqLineBuffer_addr_1 = getelementptr inbounds [513 x i32]* %sqLineBuffer, i64 0, i64 %tmp_109" [./haar.h:377]   --->   Operation 67 'getelementptr' 'sqLineBuffer_addr_1' <Predicate = (tmp_107 & or_cond & tmp_106)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.99ns)   --->   "store i32 0, i32* %sqLineBuffer_addr_1, align 4" [./haar.h:377]   --->   Operation 68 'store' <Predicate = (tmp_107 & or_cond & tmp_106)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [./haar.h:378]   --->   Operation 69 'br' <Predicate = (tmp_107 & or_cond & tmp_106)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.68>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%swinBuffer_0_0_1_l_1 = load i32* %swinBuffer_0_0_1" [./haar.h:391]   --->   Operation 70 'load' 'swinBuffer_0_0_1_l_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%swinBuffer_1_0_1_l_1 = load i32* %swinBuffer_1_0_1" [./haar.h:391]   --->   Operation 71 'load' 'swinBuffer_1_0_1_l_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (1.99ns)   --->   "%src_val_load = load i8* %src_val_addr, align 1" [./haar.h:389]   --->   Operation 72 'load' 'src_val_load' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%value = zext i8 %src_val_load to i32" [./haar.h:389]   --->   Operation 73 'zext' 'value' <Predicate = (!or_cond)> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (1.99ns)   --->   "%swinBuffer_0_0 = load i32* %sLineBuffer_addr, align 4" [./haar.h:390]   --->   Operation 74 'load' 'swinBuffer_0_0' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_4 : Operation 75 [1/1] (1.57ns)   --->   "%tmp1 = add i32 %value, %swinBuffer_1_0_1_l_1" [./haar.h:391]   --->   Operation 75 'add' 'tmp1' <Predicate = (!or_cond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_111 = add i32 %swinBuffer_0_0, %tmp1" [./haar.h:391]   --->   Operation 76 'add' 'tmp_111' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%swinBuffer_1_0 = sub i32 %tmp_111, %swinBuffer_0_0_1_l_1" [./haar.h:391]   --->   Operation 77 'sub' 'swinBuffer_1_0' <Predicate = (!or_cond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/2] (1.99ns)   --->   "%sqwinBuffer_0_0 = load i32* %sqLineBuffer_addr, align 4" [./haar.h:393]   --->   Operation 78 'load' 'sqwinBuffer_0_0' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_4 : Operation 79 [1/1] (1.99ns)   --->   "store i32 %swinBuffer_1_0, i32* %sLineBuffer_addr, align 4" [./haar.h:401]   --->   Operation 79 'store' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_4 : Operation 80 [1/1] (0.97ns)   --->   "store i32 %swinBuffer_1_0, i32* %swinBuffer_1_0_1" [./haar.h:398]   --->   Operation 80 'store' <Predicate = (!or_cond)> <Delay = 0.97>
ST_4 : Operation 81 [1/1] (0.97ns)   --->   "store i32 %swinBuffer_0_0, i32* %swinBuffer_0_0_1" [./haar.h:397]   --->   Operation 81 'store' <Predicate = (!or_cond)> <Delay = 0.97>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%swinBuffer_0_0_1_l = load i32* %swinBuffer_0_0_1" [./haar.h:379]   --->   Operation 82 'load' 'swinBuffer_0_0_1_l' <Predicate = (or_cond & !tmp_108)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%swinBuffer_1_0_1_l = load i32* %swinBuffer_1_0_1" [./haar.h:379]   --->   Operation 83 'load' 'swinBuffer_1_0_1_l' <Predicate = (or_cond & !tmp_108)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.45ns)   --->   "%p_swinBuffer_1_0_1 = select i1 %tmp_108, i32 0, i32 %swinBuffer_1_0_1_l" [./haar.h:379]   --->   Operation 84 'select' 'p_swinBuffer_1_0_1' <Predicate = (or_cond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.45ns)   --->   "%p_swinBuffer_0_0_1 = select i1 %tmp_108, i32 0, i32 %swinBuffer_0_0_1_l" [./haar.h:379]   --->   Operation 85 'select' 'p_swinBuffer_0_0_1' <Predicate = (or_cond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns)   --->   "store i32 %p_swinBuffer_1_0_1, i32* %swinBuffer_1_0_1" [./haar.h:379]   --->   Operation 86 'store' <Predicate = (or_cond)> <Delay = 0.97>
ST_4 : Operation 87 [1/1] (0.97ns)   --->   "store i32 %p_swinBuffer_0_0_1, i32* %swinBuffer_0_0_1" [./haar.h:379]   --->   Operation 87 'store' <Predicate = (or_cond)> <Delay = 0.97>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [./haar.h:368]   --->   Operation 88 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [./haar.h:370]   --->   Operation 89 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sqwinBuffer_0_0_1_1 = load i32* %sqwinBuffer_0_0_1" [./haar.h:394]   --->   Operation 90 'load' 'sqwinBuffer_0_0_1_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sqwinBuffer_1_0_1_1 = load i32* %sqwinBuffer_1_0_1" [./haar.h:394]   --->   Operation 91 'load' 'sqwinBuffer_1_0_1_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%value_cast = zext i8 %src_val_load to i16" [./haar.h:389]   --->   Operation 92 'zext' 'value_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i19 %tmp_58 to i64" [./haar.h:392]   --->   Operation 93 'zext' 'tmp_58_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%swin_val_addr_1 = getelementptr [131841 x i32]* %swin_val, i64 0, i64 %tmp_58_cast" [./haar.h:392]   --->   Operation 94 'getelementptr' 'swin_val_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sqwin_val_addr_1 = getelementptr [131841 x i32]* %sqwin_val, i64 0, i64 %tmp_58_cast" [./haar.h:395]   --->   Operation 95 'getelementptr' 'sqwin_val_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.99ns)   --->   "store i32 %swinBuffer_1_0, i32* %swin_val_addr_1, align 4" [./haar.h:392]   --->   Operation 96 'store' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_5 : Operation 97 [1/1] (2.08ns)   --->   "%tmp_112 = mul i16 %value_cast, %value_cast" [./haar.h:394]   --->   Operation 97 'mul' 'tmp_112' <Predicate = (!or_cond)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_217_cast = zext i16 %tmp_112 to i32" [./haar.h:394]   --->   Operation 98 'zext' 'tmp_217_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.33ns)   --->   "%tmp2 = add i32 %tmp_217_cast, %sqwinBuffer_1_0_1_1" [./haar.h:394]   --->   Operation 99 'add' 'tmp2' <Predicate = (!or_cond)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_113 = add i32 %sqwinBuffer_0_0, %tmp2" [./haar.h:394]   --->   Operation 100 'add' 'tmp_113' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%sqwinBuffer_1_0 = sub i32 %tmp_113, %sqwinBuffer_0_0_1_1" [./haar.h:394]   --->   Operation 101 'sub' 'sqwinBuffer_1_0' <Predicate = (!or_cond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (1.99ns)   --->   "store i32 %sqwinBuffer_1_0, i32* %sqwin_val_addr_1, align 4" [./haar.h:395]   --->   Operation 102 'store' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_5 : Operation 103 [1/1] (1.99ns)   --->   "store i32 %sqwinBuffer_1_0, i32* %sqLineBuffer_addr, align 4" [./haar.h:402]   --->   Operation 103 'store' <Predicate = (!or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 513> <RAM>
ST_5 : Operation 104 [1/1] (0.97ns)   --->   "store i32 %sqwinBuffer_1_0, i32* %sqwinBuffer_1_0_1" [./haar.h:400]   --->   Operation 104 'store' <Predicate = (!or_cond)> <Delay = 0.97>
ST_5 : Operation 105 [1/1] (0.97ns)   --->   "store i32 %sqwinBuffer_0_0, i32* %sqwinBuffer_0_0_1" [./haar.h:399]   --->   Operation 105 'store' <Predicate = (!or_cond)> <Delay = 0.97>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 106 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sqwinBuffer_0_0_1_s = load i32* %sqwinBuffer_0_0_1" [./haar.h:379]   --->   Operation 107 'load' 'sqwinBuffer_0_0_1_s' <Predicate = (or_cond & !tmp_108)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sqwinBuffer_1_0_1_s = load i32* %sqwinBuffer_1_0_1" [./haar.h:379]   --->   Operation 108 'load' 'sqwinBuffer_1_0_1_s' <Predicate = (or_cond & !tmp_108)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.45ns)   --->   "%p_sqwinBuffer_1_0_1 = select i1 %tmp_108, i32 0, i32 %sqwinBuffer_1_0_1_s" [./haar.h:379]   --->   Operation 109 'select' 'p_sqwinBuffer_1_0_1' <Predicate = (or_cond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.45ns)   --->   "%p_sqwinBuffer_0_0_1 = select i1 %tmp_108, i32 0, i32 %sqwinBuffer_0_0_1_s" [./haar.h:379]   --->   Operation 110 'select' 'p_sqwinBuffer_0_0_1' <Predicate = (or_cond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns)   --->   "store i32 %p_sqwinBuffer_1_0_1, i32* %sqwinBuffer_1_0_1" [./haar.h:379]   --->   Operation 111 'store' <Predicate = (or_cond)> <Delay = 0.97>
ST_5 : Operation 112 [1/1] (0.97ns)   --->   "store i32 %p_sqwinBuffer_0_0_1, i32* %sqwinBuffer_0_0_1" [./haar.h:379]   --->   Operation 112 'store' <Predicate = (or_cond)> <Delay = 0.97>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [./haar.h:386]   --->   Operation 113 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp)" [./haar.h:404]   --->   Operation 114 'specregionend' 'empty' <Predicate = (tmp_107)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader" [./haar.h:368]   --->   Operation 115 'br' <Predicate = (tmp_107)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ swin_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sqwin_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
swinBuffer_0_0_1     (alloca           ) [ 0011111]
swinBuffer_1_0_1     (alloca           ) [ 0011111]
sqwinBuffer_0_0_1    (alloca           ) [ 0011111]
sqwinBuffer_1_0_1    (alloca           ) [ 0011111]
src_cols_read52      (read             ) [ 0000000]
src_rows_read51      (read             ) [ 0000000]
sLineBuffer          (alloca           ) [ 0011111]
sqLineBuffer         (alloca           ) [ 0011111]
tmp_s                (add              ) [ 0011111]
tmp_104              (add              ) [ 0011111]
StgValue_17          (br               ) [ 0111111]
i                    (phi              ) [ 0010000]
i_cast               (zext             ) [ 0000000]
tmp_105              (icmp             ) [ 0011111]
StgValue_21          (speclooptripcount) [ 0000000]
i_9                  (add              ) [ 0111111]
StgValue_23          (br               ) [ 0000000]
tmp_106              (icmp             ) [ 0001110]
tmp_137              (trunc            ) [ 0000000]
tmp_138              (trunc            ) [ 0000000]
p_shl_cast           (bitconcatenate   ) [ 0000000]
tmp_53               (add              ) [ 0001110]
tmp_139              (trunc            ) [ 0000000]
tmp_140              (add              ) [ 0000000]
tmp_55_cast          (bitconcatenate   ) [ 0001110]
StgValue_32          (br               ) [ 0011111]
StgValue_33          (ret              ) [ 0000000]
j                    (phi              ) [ 0001000]
j_cast               (zext             ) [ 0000000]
tmp_107              (icmp             ) [ 0011111]
StgValue_37          (speclooptripcount) [ 0000000]
j_2                  (add              ) [ 0011111]
StgValue_39          (br               ) [ 0000000]
tmp_108              (icmp             ) [ 0001110]
or_cond              (or               ) [ 0011111]
StgValue_42          (br               ) [ 0000000]
tmp_142              (trunc            ) [ 0000000]
tmp_143              (add              ) [ 0000000]
tmp_57               (add              ) [ 0000000]
tmp_57_cast          (sext             ) [ 0000000]
src_val_addr         (getelementptr    ) [ 0001100]
tmp_110              (zext             ) [ 0000000]
tmp_144              (trunc            ) [ 0000000]
tmp_58               (add              ) [ 0001110]
sLineBuffer_addr     (getelementptr    ) [ 0001100]
sqLineBuffer_addr    (getelementptr    ) [ 0001110]
tmp_109              (zext             ) [ 0000000]
tmp_141              (trunc            ) [ 0000000]
tmp_56               (add              ) [ 0000000]
tmp_56_cast          (zext             ) [ 0000000]
swin_val_addr        (getelementptr    ) [ 0000000]
sqwin_val_addr       (getelementptr    ) [ 0000000]
StgValue_62          (store            ) [ 0000000]
StgValue_63          (store            ) [ 0000000]
StgValue_64          (br               ) [ 0000000]
sLineBuffer_addr_1   (getelementptr    ) [ 0000000]
StgValue_66          (store            ) [ 0000000]
sqLineBuffer_addr_1  (getelementptr    ) [ 0000000]
StgValue_68          (store            ) [ 0000000]
StgValue_69          (br               ) [ 0000000]
swinBuffer_0_0_1_l_1 (load             ) [ 0000000]
swinBuffer_1_0_1_l_1 (load             ) [ 0000000]
src_val_load         (load             ) [ 0001010]
value                (zext             ) [ 0000000]
swinBuffer_0_0       (load             ) [ 0000000]
tmp1                 (add              ) [ 0000000]
tmp_111              (add              ) [ 0000000]
swinBuffer_1_0       (sub              ) [ 0001010]
sqwinBuffer_0_0      (load             ) [ 0001010]
StgValue_79          (store            ) [ 0000000]
StgValue_80          (store            ) [ 0000000]
StgValue_81          (store            ) [ 0000000]
swinBuffer_0_0_1_l   (load             ) [ 0000000]
swinBuffer_1_0_1_l   (load             ) [ 0000000]
p_swinBuffer_1_0_1   (select           ) [ 0000000]
p_swinBuffer_0_0_1   (select           ) [ 0000000]
StgValue_86          (store            ) [ 0000000]
StgValue_87          (store            ) [ 0000000]
tmp                  (specregionbegin  ) [ 0000000]
StgValue_89          (specpipeline     ) [ 0000000]
sqwinBuffer_0_0_1_1  (load             ) [ 0000000]
sqwinBuffer_1_0_1_1  (load             ) [ 0000000]
value_cast           (zext             ) [ 0000000]
tmp_58_cast          (zext             ) [ 0000000]
swin_val_addr_1      (getelementptr    ) [ 0000000]
sqwin_val_addr_1     (getelementptr    ) [ 0000000]
StgValue_96          (store            ) [ 0000000]
tmp_112              (mul              ) [ 0000000]
tmp_217_cast         (zext             ) [ 0000000]
tmp2                 (add              ) [ 0000000]
tmp_113              (add              ) [ 0000000]
sqwinBuffer_1_0      (sub              ) [ 0000000]
StgValue_102         (store            ) [ 0000000]
StgValue_103         (store            ) [ 0000000]
StgValue_104         (store            ) [ 0000000]
StgValue_105         (store            ) [ 0000000]
StgValue_106         (br               ) [ 0000000]
sqwinBuffer_0_0_1_s  (load             ) [ 0000000]
sqwinBuffer_1_0_1_s  (load             ) [ 0000000]
p_sqwinBuffer_1_0_1  (select           ) [ 0000000]
p_sqwinBuffer_0_0_1  (select           ) [ 0000000]
StgValue_111         (store            ) [ 0000000]
StgValue_112         (store            ) [ 0000000]
StgValue_113         (br               ) [ 0000000]
empty                (specregionend    ) [ 0000000]
StgValue_115         (br               ) [ 0011111]
StgValue_116         (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_rows_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_cols_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="swin_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="swin_val"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sqwin_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqwin_val"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="swinBuffer_0_0_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swinBuffer_0_0_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="swinBuffer_1_0_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="swinBuffer_1_0_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sqwinBuffer_0_0_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sqwinBuffer_0_0_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sqwinBuffer_1_0_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sqwinBuffer_1_0_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sLineBuffer_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sLineBuffer/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sqLineBuffer_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sqLineBuffer/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="src_cols_read52_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_read52/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="src_rows_read51_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_read51/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_val_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="19" slack="0"/>
<pin id="88" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_val_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="17" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_val_load/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sLineBuffer_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="31" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sLineBuffer_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="1"/>
<pin id="165" dir="0" index="4" bw="10" slack="0"/>
<pin id="166" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
<pin id="168" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="swinBuffer_0_0/3 StgValue_66/3 StgValue_79/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sqLineBuffer_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="31" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sqLineBuffer_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2"/>
<pin id="193" dir="0" index="4" bw="10" slack="0"/>
<pin id="194" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
<pin id="196" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sqwinBuffer_0_0/3 StgValue_68/3 StgValue_103/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="swin_val_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="19" slack="0"/>
<pin id="125" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="swin_val_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sqwin_val_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="19" slack="0"/>
<pin id="132" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sqwin_val_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="18" slack="1"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/3 StgValue_96/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="18" slack="0"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/3 StgValue_102/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sLineBuffer_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="31" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sLineBuffer_addr_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sqLineBuffer_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="31" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sqLineBuffer_addr_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="swin_val_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="19" slack="0"/>
<pin id="173" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="swin_val_addr_1/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sqwin_val_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="19" slack="0"/>
<pin id="180" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sqwin_val_addr_1/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="1"/>
<pin id="199" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="31" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="1"/>
<pin id="210" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="3"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swinBuffer_0_0_1_l_1/4 swinBuffer_0_0_1_l/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="3"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swinBuffer_1_0_1_l_1/4 swinBuffer_1_0_1_l/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="4"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sqwinBuffer_0_0_1_1/5 sqwinBuffer_0_0_1_s/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="4"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sqwinBuffer_1_0_1_1/5 sqwinBuffer_1_0_1_s/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_104_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_105_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_106_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_137_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_137/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_138_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_138/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="19" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_53_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="19" slack="0"/>
<pin id="282" dir="0" index="1" bw="19" slack="0"/>
<pin id="283" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_139_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_139/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_140_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_55_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="19" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55_cast/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="j_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_107_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2"/>
<pin id="311" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="j_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_108_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_cond_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_142_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_142/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_143_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="19" slack="0"/>
<pin id="337" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_143/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_57_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="19" slack="1"/>
<pin id="342" dir="0" index="1" bw="19" slack="0"/>
<pin id="343" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_57_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="19" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_57_cast/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_110_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_144_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="0"/>
<pin id="358" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_144/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_58_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="1"/>
<pin id="362" dir="0" index="1" bw="19" slack="0"/>
<pin id="363" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_109_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_141_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="31" slack="0"/>
<pin id="373" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_141/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_56_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="19" slack="1"/>
<pin id="377" dir="0" index="1" bw="19" slack="0"/>
<pin id="378" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_56_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="19" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="value_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="value/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_111_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="swinBuffer_1_0_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="swinBuffer_1_0/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="StgValue_80_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="3"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="StgValue_81_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="3"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_swinBuffer_1_0_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_swinBuffer_1_0_1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_swinBuffer_0_0_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_swinBuffer_0_0_1/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="StgValue_86_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="3"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="StgValue_87_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="3"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="value_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="value_cast/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_58_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="19" slack="2"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_113_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sqwinBuffer_1_0_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sqwinBuffer_1_0/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="StgValue_104_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="4"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="StgValue_105_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="4"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_sqwinBuffer_1_0_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="2"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sqwinBuffer_1_0_1/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_sqwinBuffer_0_0_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="2"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sqwinBuffer_0_0_1/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="StgValue_111_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="4"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="StgValue_112_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="4"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/5 "/>
</bind>
</comp>

<comp id="496" class="1007" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_112/5 tmp_217_cast/5 tmp2/5 "/>
</bind>
</comp>

<comp id="505" class="1005" name="swinBuffer_0_0_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="3"/>
<pin id="507" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="swinBuffer_0_0_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="swinBuffer_1_0_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="3"/>
<pin id="514" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="swinBuffer_1_0_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="sqwinBuffer_0_0_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="4"/>
<pin id="521" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sqwinBuffer_0_0_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="sqwinBuffer_1_0_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="4"/>
<pin id="528" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sqwinBuffer_1_0_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_s_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_104_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_105_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_9_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="31" slack="0"/>
<pin id="549" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_106_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_53_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="19" slack="1"/>
<pin id="559" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_55_cast_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="1"/>
<pin id="565" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55_cast "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_107_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="572" class="1005" name="j_2_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_108_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="585" class="1005" name="or_cond_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="589" class="1005" name="src_val_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="17" slack="1"/>
<pin id="591" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="src_val_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_58_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="19" slack="2"/>
<pin id="596" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="599" class="1005" name="sLineBuffer_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="1"/>
<pin id="601" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sLineBuffer_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="sqLineBuffer_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="1"/>
<pin id="607" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sqLineBuffer_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="src_val_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_val_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="swinBuffer_1_0_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="swinBuffer_1_0 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sqwinBuffer_0_0_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sqwinBuffer_0_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="121" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="128" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="192"><net_src comp="176" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="235"><net_src comp="78" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="72" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="201" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="201" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="201" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="201" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="201" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="264" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="201" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="212" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="212" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="212" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="212" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="353"><net_src comp="212" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="359"><net_src comp="212" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="212" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="374"><net_src comp="212" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="389"><net_src comp="91" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="222" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="103" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="219" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="103" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="222" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="219" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="419" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="426" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="225" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="142" pin=4"/></net>

<net id="462"><net_src comp="455" pin="2"/><net_sink comp="115" pin=4"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="477"><net_src comp="36" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="228" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="225" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="472" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="479" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="443" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="443" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="228" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="508"><net_src comp="48" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="515"><net_src comp="52" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="522"><net_src comp="56" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="529"><net_src comp="60" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="536"><net_src comp="231" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="541"><net_src comp="237" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="546"><net_src comp="247" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="252" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="555"><net_src comp="258" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="560"><net_src comp="280" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="566"><net_src comp="296" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="571"><net_src comp="308" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="313" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="580"><net_src comp="319" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="588"><net_src comp="325" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="84" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="597"><net_src comp="360" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="602"><net_src comp="97" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="608"><net_src comp="109" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="614"><net_src comp="91" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="619"><net_src comp="402" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="624"><net_src comp="115" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="468" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: swin_val | {3 5 }
	Port: sqwin_val | {3 5 }
 - Input state : 
	Port: Integral7 : src_val | {3 4 }
	Port: Integral7 : src_rows_read | {1 }
	Port: Integral7 : src_cols_read | {1 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp_105 : 2
		i_9 : 1
		StgValue_23 : 3
		tmp_106 : 1
		tmp_137 : 1
		tmp_138 : 1
		p_shl_cast : 2
		tmp_53 : 3
		tmp_139 : 1
		tmp_140 : 2
		tmp_55_cast : 3
	State 3
		j_cast : 1
		tmp_107 : 2
		j_2 : 1
		StgValue_39 : 3
		tmp_108 : 1
		or_cond : 2
		StgValue_42 : 2
		tmp_142 : 1
		tmp_143 : 2
		tmp_57 : 3
		tmp_57_cast : 4
		src_val_addr : 5
		src_val_load : 6
		tmp_110 : 1
		tmp_144 : 1
		tmp_58 : 2
		sLineBuffer_addr : 2
		swinBuffer_0_0 : 3
		sqLineBuffer_addr : 2
		sqwinBuffer_0_0 : 3
		tmp_109 : 1
		tmp_141 : 1
		tmp_56 : 2
		tmp_56_cast : 3
		swin_val_addr : 4
		sqwin_val_addr : 4
		StgValue_62 : 5
		StgValue_63 : 5
		sLineBuffer_addr_1 : 2
		StgValue_66 : 3
		sqLineBuffer_addr_1 : 2
		StgValue_68 : 3
	State 4
		value : 1
		tmp1 : 2
		tmp_111 : 3
		swinBuffer_1_0 : 4
		StgValue_79 : 5
		StgValue_80 : 5
		StgValue_81 : 1
		p_swinBuffer_1_0_1 : 1
		p_swinBuffer_0_0_1 : 1
		StgValue_86 : 2
		StgValue_87 : 2
	State 5
		swin_val_addr_1 : 1
		sqwin_val_addr_1 : 1
		StgValue_96 : 2
		tmp_112 : 1
		tmp_217_cast : 2
		tmp2 : 3
		tmp_113 : 4
		sqwinBuffer_1_0 : 5
		StgValue_102 : 6
		StgValue_103 : 6
		StgValue_104 : 6
		p_sqwinBuffer_1_0_1 : 1
		p_sqwinBuffer_0_0_1 : 1
		StgValue_111 : 2
		StgValue_112 : 2
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_231        |    0    |    0    |    39   |
|          |       tmp_104_fu_237       |    0    |    0    |    39   |
|          |         i_9_fu_252         |    0    |    0    |    38   |
|          |        tmp_53_fu_280       |    0    |    0    |    26   |
|          |       tmp_140_fu_290       |    0    |    0    |    17   |
|          |         j_2_fu_313         |    0    |    0    |    38   |
|    add   |       tmp_143_fu_334       |    0    |    0    |    32   |
|          |        tmp_57_fu_340       |    0    |    0    |    32   |
|          |        tmp_58_fu_360       |    0    |    0    |    26   |
|          |        tmp_56_fu_375       |    0    |    0    |    26   |
|          |         tmp1_fu_390        |    0    |    0    |    39   |
|          |       tmp_111_fu_396       |    0    |    0    |    32   |
|          |       tmp_113_fu_451       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |  p_swinBuffer_1_0_1_fu_419 |    0    |    0    |    32   |
|  select  |  p_swinBuffer_0_0_1_fu_426 |    0    |    0    |    32   |
|          | p_sqwinBuffer_1_0_1_fu_472 |    0    |    0    |    32   |
|          | p_sqwinBuffer_0_0_1_fu_479 |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_105_fu_247       |    0    |    0    |    18   |
|   icmp   |       tmp_106_fu_258       |    0    |    0    |    18   |
|          |       tmp_107_fu_308       |    0    |    0    |    18   |
|          |       tmp_108_fu_319       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    sub   |    swinBuffer_1_0_fu_402   |    0    |    0    |    32   |
|          |   sqwinBuffer_1_0_fu_455   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_cond_fu_325       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_496         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | src_cols_read52_read_fu_72 |    0    |    0    |    0    |
|          | src_rows_read51_read_fu_78 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        i_cast_fu_243       |    0    |    0    |    0    |
|          |        j_cast_fu_304       |    0    |    0    |    0    |
|          |       tmp_110_fu_350       |    0    |    0    |    0    |
|   zext   |       tmp_109_fu_365       |    0    |    0    |    0    |
|          |     tmp_56_cast_fu_380     |    0    |    0    |    0    |
|          |        value_fu_386        |    0    |    0    |    0    |
|          |      value_cast_fu_443     |    0    |    0    |    0    |
|          |     tmp_58_cast_fu_446     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_137_fu_264       |    0    |    0    |    0    |
|          |       tmp_138_fu_268       |    0    |    0    |    0    |
|   trunc  |       tmp_139_fu_286       |    0    |    0    |    0    |
|          |       tmp_142_fu_330       |    0    |    0    |    0    |
|          |       tmp_144_fu_356       |    0    |    0    |    0    |
|          |       tmp_141_fu_371       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|      p_shl_cast_fu_272     |    0    |    0    |    0    |
|          |     tmp_55_cast_fu_296     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |     tmp_57_cast_fu_345     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   682   |
|----------|----------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
| sLineBuffer|    2   |    0   |    0   |
|sqLineBuffer|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_9_reg_547       |   31   |
|        i_reg_197        |   31   |
|       j_2_reg_572       |   31   |
|        j_reg_208        |   31   |
|     or_cond_reg_585     |    1   |
| sLineBuffer_addr_reg_599|   10   |
|sqLineBuffer_addr_reg_605|   10   |
|sqwinBuffer_0_0_1_reg_519|   32   |
| sqwinBuffer_0_0_reg_621 |   32   |
|sqwinBuffer_1_0_1_reg_526|   32   |
|   src_val_addr_reg_589  |   17   |
|   src_val_load_reg_611  |    8   |
| swinBuffer_0_0_1_reg_505|   32   |
| swinBuffer_1_0_1_reg_512|   32   |
|  swinBuffer_1_0_reg_616 |   32   |
|     tmp_104_reg_538     |   32   |
|     tmp_105_reg_543     |    1   |
|     tmp_106_reg_552     |    1   |
|     tmp_107_reg_568     |    1   |
|     tmp_108_reg_577     |    1   |
|      tmp_53_reg_557     |   19   |
|   tmp_55_cast_reg_563   |   19   |
|      tmp_58_reg_594     |   19   |
|      tmp_s_reg_533      |   32   |
+-------------------------+--------+
|          Total          |   487  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_103 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_115 |  p0  |   3  |  10  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  2.9965 ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   682  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   39   |
|  Register |    -   |    -   |    -   |   487  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |    2   |   487  |   721  |
+-----------+--------+--------+--------+--------+--------+
