\doxysection{C\+:/\+Users/mgaho/\+Documents/\+Martin/\+School/\+VUT/5\+\_\+semestr/\+DE2/project/\+Xylophone/lib/twi/twi.h File Reference}
\hypertarget{twi_8h}{}\label{twi_8h}\index{C:/Users/mgaho/Documents/Martin/School/VUT/5\_semestr/DE2/project/Xylophone/lib/twi/twi.h@{C:/Users/mgaho/Documents/Martin/School/VUT/5\_semestr/DE2/project/Xylophone/lib/twi/twi.h}}
{\ttfamily \#include $<$avr/io.\+h$>$}\newline
\doxysubsubsection*{Macros}
\begin{Indent}\textbf{ Definition of frequencies}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries F\+\_\+\+CPU}~16000000
\begin{DoxyCompactList}\small\item\em CPU frequency in Hz required TWI\+\_\+\+BIT\+\_\+\+RATE\+\_\+\+REG. \end{DoxyCompactList}\item 
\#define {\bfseries F\+\_\+\+SCL}~100000
\begin{DoxyCompactList}\small\item\em I2\+C/\+TWI bit rate. Must be greater than 31000. \end{DoxyCompactList}\item 
\#define {\bfseries TWI\+\_\+\+BIT\+\_\+\+RATE\+\_\+\+REG}~((\mbox{\hyperlink{group__fryza__twi_ga43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+CPU}}/\mbox{\hyperlink{group__fryza__twi_ga7a1c522bed64982971384489ee477bd3}{F\+\_\+\+SCL}} -\/ 16) / 2)
\begin{DoxyCompactList}\small\item\em TWI bit rate register value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Definition of ports and pins}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries TWI\+\_\+\+PORT}~PORTC
\begin{DoxyCompactList}\small\item\em Port of TWI unit. \end{DoxyCompactList}\item 
\#define {\bfseries TWI\+\_\+\+SDA\+\_\+\+PIN}~4
\begin{DoxyCompactList}\small\item\em SDA pin of TWI unit. \end{DoxyCompactList}\item 
\#define {\bfseries TWI\+\_\+\+SCL\+\_\+\+PIN}~5
\begin{DoxyCompactList}\small\item\em SCL pin of TWI unit. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\doxysubsubsection*{Other definitions}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries TWI\+\_\+\+WRITE}~0
\begin{DoxyCompactList}\small\item\em Mode for writing to I2\+C/\+TWI device. \end{DoxyCompactList}\item 
\#define {\bfseries TWI\+\_\+\+READ}~1
\begin{DoxyCompactList}\small\item\em Mode for reading from I2\+C/\+TWI device. \end{DoxyCompactList}\item 
\#define {\bfseries TWI\+\_\+\+ACK}~0
\begin{DoxyCompactList}\small\item\em ACK value for writing to I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\#define {\bfseries TWI\+\_\+\+NACK}~1
\begin{DoxyCompactList}\small\item\em NACK value for writing to I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__fryza__twi_ga6c0346728feb274834cad94daca316ee}{DDR}}(\+\_\+x)
\begin{DoxyCompactList}\small\item\em Address of Data Direction Register of port \+\_\+x. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__fryza__twi_ga740f9eb9c9f9e33500ee61ec53945f6a}{PIN}}(\+\_\+x)
\begin{DoxyCompactList}\small\item\em Address of input register of port \+\_\+x. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_ga16f0e6b2fa5a26eadbf4086ab6d54467}{twi\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em Initialize TWI unit, enable internal pull-\/ups, and set SCL frequency. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_gaf37269da7f6b1b22438b78d2f965f274}{twi\+\_\+start}} (void)
\begin{DoxyCompactList}\small\item\em Start communication on I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__fryza__twi_ga129b8a79f75189c3801cb7082e6b8340}{twi\+\_\+write}} (uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write one byte to the I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gae9f84b771b4acdedd2106e91cb03cc78}{twi\+\_\+read}} (uint8\+\_\+t ack)
\begin{DoxyCompactList}\small\item\em Read one byte from the I2\+C/\+TWI bus and acknowledge it by ACK or NACK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_gacf52d6c93df110dee6d402b389e5042e}{twi\+\_\+stop}} (void)
\begin{DoxyCompactList}\small\item\em Generates Stop condition on I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gae830c20b3544c9619c2c316b9a578ab2}{twi\+\_\+test\+\_\+address}} (uint8\+\_\+t addr)
\begin{DoxyCompactList}\small\item\em Test presence of one I2C device on the bus. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_gacf2027b11accf8c8a40502c60dd1b76f}{twi\+\_\+readfrom\+\_\+mem\+\_\+into}} (uint8\+\_\+t addr, uint8\+\_\+t memaddr, volatile uint8\+\_\+t \texorpdfstring{$\ast$}{*}buf, uint8\+\_\+t nbytes)
\begin{DoxyCompactList}\small\item\em Read into buf from the peripheral, starting from the memory address. \end{DoxyCompactList}\item 
int8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gaf95df65b71af9118d59f8ba4a27e6396}{twi\+\_\+read\+\_\+bites}} (uint8\+\_\+t device\+\_\+address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}data, uint16\+\_\+t data\+\_\+size, uint8\+\_\+t hold)
\begin{DoxyCompactList}\small\item\em Read multiple bytes of data via TWI. \end{DoxyCompactList}\item 
int8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gad273f777389682bdf0fa0aae8a7f78a4}{twi\+\_\+write\+\_\+bites}} (uint8\+\_\+t device\+\_\+address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}data, uint16\+\_\+t data\+\_\+size, uint8\+\_\+t hold)
\begin{DoxyCompactList}\small\item\em Write multiple bytes of data via TWI. \end{DoxyCompactList}\end{DoxyCompactItemize}
