Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 19:43:20 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.290        0.000                      0                  181        0.117        0.000                      0                  181        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       16.690        0.000                      0                  127        0.128        0.000                      0                  127       19.500        0.000                       0                    77  
  clk_out2_clk_wiz_0                                        4.290        0.000                      0                   48        0.175        0.000                      0                   48        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.840        0.000                      0                   30        0.117        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.690ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.820ns  (logic 0.707ns (25.071%)  route 2.113ns (74.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.869    20.279    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.707    37.010    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y137       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[3]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.429    36.970    video_inst/vga_inst/row_counter/w_processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -20.279    
  -------------------------------------------------------------------
                         slack                                 16.690    

Slack (MET) :             16.690ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.820ns  (logic 0.707ns (25.071%)  route 2.113ns (74.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.869    20.279    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.707    37.010    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y137       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[4]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.429    36.970    video_inst/vga_inst/row_counter/w_processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -20.279    
  -------------------------------------------------------------------
                         slack                                 16.690    

Slack (MET) :             16.695ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.816ns  (logic 0.707ns (25.110%)  route 2.109ns (74.890%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.865    20.275    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X157Y137       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.707    37.010    video_inst/vga_inst/row_counter/CLK
    SLICE_X157Y137       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[1]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X157Y137       FDRE (Setup_fdre_C_R)       -0.429    36.970    video_inst/vga_inst/row_counter/w_processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -20.275    
  -------------------------------------------------------------------
                         slack                                 16.695    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.665ns  (logic 0.707ns (26.528%)  route 1.958ns (73.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.714    20.124    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[0]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.665ns  (logic 0.707ns (26.528%)  route 1.958ns (73.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.714    20.124    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.665ns  (logic 0.707ns (26.528%)  route 1.958ns (73.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.714    20.124    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.665ns  (logic 0.707ns (26.528%)  route 1.958ns (73.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.714    20.124    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[7]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.851ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.707ns (26.571%)  route 1.954ns (73.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.710    20.120    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[2]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X157Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                 16.851    

Slack (MET) :             16.851ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.707ns (26.571%)  route 1.954ns (73.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.710    20.120    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[8]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X157Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                 16.851    

Slack (MET) :             16.851ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.707ns (26.571%)  route 1.954ns (73.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.541ns = ( 17.459 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233    21.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    13.801 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    15.610    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.706 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.753    17.459    video_inst/vga_inst/CLK
    SLICE_X155Y137       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.459    17.918 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.583    18.501    video_inst/vga_inst/row_counter/w_processQ_reg[0]_1
    SLICE_X155Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.625 f  video_inst/vga_inst/row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.660    19.286    video_inst/vga_inst/row_counter/w_processQ[9]_i_4_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    19.410 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.710    20.120    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708    37.011    video_inst/vga_inst/row_counter/CLK
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[9]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X157Y138       FDRE (Setup_fdre_C_R)       -0.429    36.971    video_inst/vga_inst/row_counter/w_processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                 16.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641    -0.902    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.703    video_inst/dvid_inst/TDMS_encoder_red_n_3
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912    -1.333    video_inst/dvid_inst/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[4]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.071    -0.831    video_inst/dvid_inst/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.831    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641    -0.902    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.695    video_inst/dvid_inst/TDMS_encoder_red_n_5
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912    -1.333    video_inst/dvid_inst/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[1]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.075    -0.827    video_inst/dvid_inst/latched_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.640    video_inst/dvid_inst/TDMS_encoder_blue_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.918    -1.327    video_inst/dvid_inst/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[9]/C
                         clock pessimism              0.468    -0.859    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.070    -0.789    video_inst/dvid_inst/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.639    -0.904    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X159Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=9, routed)           0.110    -0.652    video_inst/dvid_inst/TDMS_encoder_red/p_1_in
    SLICE_X158Y130       LUT5 (Prop_lut5_I3_O)        0.048    -0.604 r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.604    video_inst/dvid_inst/TDMS_encoder_red/dc_bias[0]_i_1__1_n_0
    SLICE_X158Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.910    -1.335    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X158Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[0]/C
                         clock pessimism              0.444    -0.891    
    SLICE_X158Y130       FDRE (Hold_fdre_C_D)         0.133    -0.758    video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.425%)  route 0.103ns (35.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.617    -0.926    video_inst/vga_inst/column_counter/CLK
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.785 r  video_inst/vga_inst/column_counter/w_processQ_reg[4]/Q
                         net (fo=46, routed)          0.103    -0.682    video_inst/vga_inst/column_counter/Q[4]
    SLICE_X152Y135       LUT6 (Prop_lut6_I4_O)        0.045    -0.637 r  video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.637    video_inst/vga_inst/column_counter/plusOp__0[8]
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
                         clock pessimism              0.444    -0.913    
    SLICE_X152Y135       FDRE (Hold_fdre_C_D)         0.121    -0.792    video_inst/vga_inst/column_counter/w_processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.642    -0.901    video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X163Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/Q
                         net (fo=11, routed)          0.103    -0.657    video_inst/dvid_inst/TDMS_encoder_green/Q[2]
    SLICE_X162Y132       LUT6 (Prop_lut6_I3_O)        0.045    -0.612 r  video_inst/dvid_inst/TDMS_encoder_green/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.612    video_inst/dvid_inst/TDMS_encoder_green/encoded[2]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913    -1.332    video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.444    -0.888    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.767    video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.677    video_inst/dvid_inst/TDMS_encoder_blue_n_6
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.919    -1.326    video_inst/dvid_inst/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.060    -0.837    video_inst/dvid_inst/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_inst/vga_inst/row_counter/w_processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.597%)  route 0.089ns (32.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645    -0.898    video_inst/vga_inst/row_counter/CLK
    SLICE_X156Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/vga_inst/row_counter/w_processQ_reg[7]/Q
                         net (fo=33, routed)          0.089    -0.668    video_inst/vga_inst/row_counter/w_processQ_reg[9]_0[7]
    SLICE_X157Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.623 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.623    video_inst/vga_inst/row_counter/plusOp[9]
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.918    -1.327    video_inst/vga_inst/row_counter/CLK
    SLICE_X157Y138       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[9]/C
                         clock pessimism              0.442    -0.885    
    SLICE_X157Y138       FDRE (Hold_fdre_C_D)         0.092    -0.793    video_inst/vga_inst/row_counter/w_processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.640    video_inst/dvid_inst/TDMS_encoder_blue_n_3
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.919    -1.326    video_inst/dvid_inst/CLK
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[4]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.066    -0.831    video_inst/dvid_inst/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.831    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641    -0.902    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164    -0.738 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.628    video_inst/dvid_inst/TDMS_encoder_red_n_0
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912    -1.333    video_inst/dvid_inst/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[9]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.063    -0.839    video_inst/dvid_inst/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y135   video_inst/dvid_inst/latched_blue_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y138   video_inst/dvid_inst/latched_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y133   video_inst/dvid_inst/latched_green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y139   video_inst/dvid_inst/latched_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.766ns (24.100%)  route 2.412ns (75.900%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.309     0.718    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429     5.007    video_inst/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.890ns (24.548%)  route 2.736ns (75.452%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.632     1.041    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I1_O)        0.124     1.165 r  video_inst/dvid_inst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.165    video_inst/dvid_inst/shift_red[1]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[1]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031     5.461    video_inst/dvid_inst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.461    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.918ns (25.126%)  route 2.736ns (74.874%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.632     1.041    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I1_O)        0.152     1.193 r  video_inst/dvid_inst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.193    video_inst/dvid_inst/shift_red[3]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[3]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.075     5.505    video_inst/dvid_inst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.505    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.890ns (25.144%)  route 2.650ns (74.856%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.546     0.955    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I1_O)        0.124     1.079 r  video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.079    video_inst/dvid_inst/shift_red[2]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031     5.461    video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          5.461    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.890ns (25.151%)  route 2.649ns (74.849%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.545     0.954    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I1_O)        0.124     1.078 r  video_inst/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.078    video_inst/dvid_inst/shift_red[5]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.032     5.462    video_inst/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.886ns (25.059%)  route 2.650ns (74.941%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.546     0.955    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I1_O)        0.120     1.075 r  video_inst/dvid_inst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.075    video_inst/dvid_inst/shift_red[4]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[4]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.075     5.505    video_inst/dvid_inst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          5.505    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.883ns (25.003%)  route 2.649ns (74.997%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.545     0.954    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I1_O)        0.117     1.071 r  video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.071    video_inst/dvid_inst/shift_red[6]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.075     5.505    video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          5.505    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.334%)  route 2.258ns (74.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.154     0.563    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    video_inst/dvid_inst/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X161Y131       FDRE (Setup_fdre_C_R)       -0.429     5.002    video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.334%)  route 2.258ns (74.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.154     0.563    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    video_inst/dvid_inst/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X161Y131       FDRE (Setup_fdre_C_R)       -0.429     5.002    video_inst/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.766ns (25.917%)  route 2.190ns (74.083%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.086     0.495    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/dvid_inst/clk_out2
    SLICE_X159Y135       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.483     5.492    
                         clock uncertainty           -0.072     5.420    
    SLICE_X159Y135       FDRE (Setup_fdre_C_R)       -0.429     4.991    video_inst/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  4.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/dvid_inst/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/dvid_inst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.643    video_inst/dvid_inst/shift_clock__0[4]
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    video_inst/dvid_inst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.903    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.762 r  video_inst/dvid_inst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.623    video_inst/dvid_inst/data1[3]
    SLICE_X161Y130       LUT3 (Prop_lut3_I0_O)        0.049    -0.574 r  video_inst/dvid_inst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.574    video_inst/dvid_inst/shift_red[3]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[3]/C
                         clock pessimism              0.431    -0.903    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.107    -0.796    video_inst/dvid_inst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.206%)  route 0.181ns (48.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/dvid_inst/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.181    -0.577    video_inst/dvid_inst/shift_green_reg_n_0_[8]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.049    -0.528 r  video_inst/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.528    video_inst/dvid_inst/shift_green[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.753    video_inst/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/dvid_inst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.602    video_inst/dvid_inst/shift_clock__0[2]
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_inst/dvid_inst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/dvid_inst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.609    video_inst/dvid_inst/shift_clock__0[3]
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/dvid_inst/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_inst/dvid_inst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.190ns (46.555%)  route 0.218ns (53.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/dvid_inst/clk_out2
    SLICE_X159Y135       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/dvid_inst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.218    -0.541    video_inst/dvid_inst/shift_blue_reg_n_0_[8]
    SLICE_X162Y140       LUT3 (Prop_lut3_I0_O)        0.049    -0.492 r  video_inst/dvid_inst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    video_inst/dvid_inst/shift_blue[6]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/C
                         clock pessimism              0.468    -0.857    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.131    -0.726    video_inst/dvid_inst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.250ns (62.085%)  route 0.153ns (37.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.148    -0.748 r  video_inst/dvid_inst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.153    -0.595    video_inst/dvid_inst/shift_blue_reg_n_0_[6]
    SLICE_X162Y140       LUT3 (Prop_lut3_I0_O)        0.102    -0.493 r  video_inst/dvid_inst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    video_inst/dvid_inst/shift_blue[4]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[4]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.131    -0.765    video_inst/dvid_inst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.250ns (62.085%)  route 0.153ns (37.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.751 r  video_inst/dvid_inst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.153    -0.598    video_inst/dvid_inst/shift_green_reg_n_0_[6]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.102    -0.496 r  video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.496    video_inst/dvid_inst/shift_green[4]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.768    video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.053%)  route 0.200ns (48.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/dvid_inst/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.200    -0.534    video_inst/dvid_inst/shift_green_reg_n_0_[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.045    -0.489 r  video_inst/dvid_inst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.489    video_inst/dvid_inst/shift_green[0]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[0]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.120    -0.779    video_inst/dvid_inst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.053%)  route 0.200ns (48.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  video_inst/dvid_inst/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.200    -0.531    video_inst/dvid_inst/shift_blue_reg_n_0_[2]
    SLICE_X162Y140       LUT3 (Prop_lut3_I0_O)        0.045    -0.486 r  video_inst/dvid_inst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    video_inst/dvid_inst/shift_blue[0]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[0]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.120    -0.776    video_inst/dvid_inst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/dvid_inst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/dvid_inst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/dvid_inst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/dvid_inst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/dvid_inst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.744ns (26.468%)  route 2.067ns (73.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    -2.473    video_inst/dvid_inst/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  video_inst/dvid_inst/latched_red_reg[4]/Q
                         net (fo=2, routed)           2.067     0.013    video_inst/dvid_inst/latched_red[4]
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.325     0.338 r  video_inst/dvid_inst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.338    video_inst/dvid_inst/shift_red[4]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[4]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.075     5.178    video_inst/dvid_inst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.740ns (28.394%)  route 1.866ns (71.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    -2.473    video_inst/dvid_inst/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  video_inst/dvid_inst/latched_red_reg[4]/Q
                         net (fo=2, routed)           1.866    -0.188    video_inst/dvid_inst/latched_red[4]
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.321     0.133 r  video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.133    video_inst/dvid_inst/shift_red[6]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.075     5.178    video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.456%)  route 1.893ns (76.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.824    -2.470    video_inst/dvid_inst/CLK
    SLICE_X163Y133       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           1.893    -0.121    video_inst/dvid_inst/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.124     0.003 r  video_inst/dvid_inst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.003    video_inst/dvid_inst/shift_green[0]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[0]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.077     5.186    video_inst/dvid_inst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.606ns (24.253%)  route 1.893ns (75.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.824    -2.470    video_inst/dvid_inst/CLK
    SLICE_X163Y133       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           1.893    -0.121    video_inst/dvid_inst/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.150     0.029 r  video_inst/dvid_inst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.029    video_inst/dvid_inst/shift_green[7]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[7]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.118     5.227    video_inst/dvid_inst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.773ns (32.397%)  route 1.613ns (67.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.830    -2.464    video_inst/dvid_inst/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.478    -1.986 r  video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           1.613    -0.373    video_inst/dvid_inst/latched_blue[0]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.295    -0.078 r  video_inst/dvid_inst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    video_inst/dvid_inst/shift_blue[0]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[0]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.077     5.189    video_inst/dvid_inst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.773ns (33.171%)  route 1.557ns (66.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    -2.473    video_inst/dvid_inst/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.478    -1.995 r  video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           1.557    -0.438    video_inst/dvid_inst/latched_red[0]
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.295    -0.143 r  video_inst/dvid_inst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    video_inst/dvid_inst/shift_red[0]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[0]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.029     5.132    video_inst/dvid_inst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.799ns (33.126%)  route 1.613ns (66.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.830    -2.464    video_inst/dvid_inst/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.478    -1.986 r  video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           1.613    -0.373    video_inst/dvid_inst/latched_blue[0]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.321    -0.052 r  video_inst/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    video_inst/dvid_inst/shift_blue[7]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.118     5.230    video_inst/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.671ns (27.941%)  route 1.731ns (72.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.827    -2.467    video_inst/dvid_inst/CLK
    SLICE_X162Y135       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  video_inst/dvid_inst/latched_green_reg[4]/Q
                         net (fo=2, routed)           1.731    -0.218    video_inst/dvid_inst/latched_green[4]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.153    -0.065 r  video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    video_inst/dvid_inst/shift_green[4]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.118     5.227    video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.801ns (33.965%)  route 1.557ns (66.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    -2.473    video_inst/dvid_inst/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.478    -1.995 r  video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           1.557    -0.438    video_inst/dvid_inst/latched_red[0]
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.323    -0.115 r  video_inst/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    video_inst/dvid_inst/shift_red[7]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[7]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.075     5.178    video_inst/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.580ns (25.485%)  route 1.696ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.820    -2.474    video_inst/dvid_inst/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y130       FDRE (Prop_fdre_C_Q)         0.456    -2.018 r  video_inst/dvid_inst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.696    -0.322    video_inst/dvid_inst/latched_red[2]
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.124    -0.198 r  video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    video_inst/dvid_inst/shift_red[2]
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    video_inst/dvid_inst/clk_out2
    SLICE_X161Y130       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031     5.134    video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  5.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.211ns (26.815%)  route 0.576ns (73.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  video_inst/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=2, routed)           0.576    -0.157    video_inst/dvid_inst/latched_blue[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.047    -0.110 r  video_inst/dvid_inst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    video_inst/dvid_inst/shift_blue[3]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[3]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.131    -0.227    video_inst/dvid_inst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.211ns (26.675%)  route 0.580ns (73.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644    -0.899    video_inst/dvid_inst/CLK
    SLICE_X162Y135       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/dvid_inst/latched_green_reg[1]/Q
                         net (fo=2, routed)           0.580    -0.155    video_inst/dvid_inst/latched_green[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.047    -0.108 r  video_inst/dvid_inst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    video_inst/dvid_inst/shift_green[3]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[3]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.231    video_inst/dvid_inst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.628%)  route 0.576ns (73.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  video_inst/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=2, routed)           0.576    -0.157    video_inst/dvid_inst/latched_blue[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.045    -0.112 r  video_inst/dvid_inst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    video_inst/dvid_inst/shift_blue[1]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[1]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.121    -0.237    video_inst/dvid_inst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.489%)  route 0.580ns (73.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644    -0.899    video_inst/dvid_inst/CLK
    SLICE_X162Y135       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/dvid_inst/latched_green_reg[1]/Q
                         net (fo=2, routed)           0.580    -0.155    video_inst/dvid_inst/latched_green[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.110 r  video_inst/dvid_inst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    video_inst/dvid_inst/shift_green[1]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.241    video_inst/dvid_inst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.210ns (25.880%)  route 0.601ns (74.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644    -0.899    video_inst/dvid_inst/CLK
    SLICE_X162Y135       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/dvid_inst/latched_green_reg[4]/Q
                         net (fo=2, routed)           0.601    -0.133    video_inst/dvid_inst/latched_green[4]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.046    -0.087 r  video_inst/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    video_inst/dvid_inst/shift_green[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.231    video_inst/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.187ns (22.054%)  route 0.661ns (77.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/CLK
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/dvid_inst/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.661    -0.095    video_inst/dvid_inst/latched_blue[4]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.046    -0.049 r  video_inst/dvid_inst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    video_inst/dvid_inst/shift_blue[6]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.131    -0.227    video_inst/dvid_inst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.235%)  route 0.651ns (77.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644    -0.899    video_inst/dvid_inst/CLK
    SLICE_X163Y136       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/dvid_inst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.651    -0.107    video_inst/dvid_inst/latched_green[5]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.062 r  video_inst/dvid_inst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    video_inst/dvid_inst/shift_green[5]
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[5]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.241    video_inst/dvid_inst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.012%)  route 0.659ns (77.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/CLK
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/dvid_inst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           0.659    -0.097    video_inst/dvid_inst/latched_blue[5]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.045    -0.052 r  video_inst/dvid_inst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    video_inst/dvid_inst/shift_blue[5]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.121    -0.237    video_inst/dvid_inst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.706%)  route 0.628ns (79.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641    -0.902    video_inst/dvid_inst/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164    -0.738 r  video_inst/dvid_inst/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.628    -0.110    video_inst/dvid_inst/latched_red[8]
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -1.333    video_inst/dvid_inst/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.580    
                         clock uncertainty            0.215    -0.366    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.070    -0.296    video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.618%)  route 0.640ns (75.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646    -0.897    video_inst/dvid_inst/CLK
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  video_inst/dvid_inst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.640    -0.093    video_inst/dvid_inst/latched_blue[2]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.045    -0.048 r  video_inst/dvid_inst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    video_inst/dvid_inst/shift_blue[2]
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/dvid_inst/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[2]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.121    -0.237    video_inst/dvid_inst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.189    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.689ns  (logic 2.062ns (17.644%)  route 9.627ns (82.356%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.352 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    trigger_volt_reg[4]_i_1_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  trigger_volt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    trigger_volt_reg[8]_i_1_n_0
    SLICE_X156Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.689 r  trigger_volt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.689    trigger_volt_reg[9]_i_2_n_7
    SLICE_X156Y128       FDRE                                         r  trigger_volt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.686ns  (logic 2.059ns (17.622%)  route 9.627ns (82.378%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.352 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    trigger_volt_reg[4]_i_1_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.686 r  trigger_volt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.686    trigger_volt_reg[8]_i_1_n_6
    SLICE_X156Y127       FDRE                                         r  trigger_volt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.665ns  (logic 2.038ns (17.474%)  route 9.627ns (82.526%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.352 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    trigger_volt_reg[4]_i_1_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.665 r  trigger_volt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.665    trigger_volt_reg[8]_i_1_n_4
    SLICE_X156Y127       FDRE                                         r  trigger_volt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.591ns  (logic 1.964ns (16.947%)  route 9.627ns (83.053%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.352 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    trigger_volt_reg[4]_i_1_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.591 r  trigger_volt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.591    trigger_volt_reg[8]_i_1_n_5
    SLICE_X156Y127       FDRE                                         r  trigger_volt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.575ns  (logic 1.948ns (16.833%)  route 9.627ns (83.167%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.352 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    trigger_volt_reg[4]_i_1_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.575 r  trigger_volt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.575    trigger_volt_reg[8]_i_1_n_7
    SLICE_X156Y127       FDRE                                         r  trigger_volt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 1.799ns (15.748%)  route 9.627ns (84.252%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.426 r  trigger_volt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.426    trigger_volt_reg[4]_i_1_n_4
    SLICE_X156Y126       FDRE                                         r  trigger_volt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 1.740ns (15.311%)  route 9.627ns (84.689%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.627    10.696    btn_IBUF[0]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.124    10.820 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000    10.820    trigger_volt[4]_i_5_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.367 r  trigger_volt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.367    trigger_volt_reg[4]_i_1_n_5
    SLICE_X156Y126       FDRE                                         r  trigger_volt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.363ns  (logic 1.193ns (10.503%)  route 10.169ns (89.497%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           9.096    10.166    btn_IBUF[0]
    SLICE_X155Y132       LUT2 (Prop_lut2_I1_O)        0.124    10.290 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          1.073    11.363    trigger_volt[9]_i_1_n_0
    SLICE_X156Y128       FDRE                                         r  trigger_volt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            trigger_time_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.343ns  (logic 2.078ns (18.316%)  route 9.265ns (81.684%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=3, routed)           9.265    10.350    btn_IBUF[3]
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.474 r  trigger_time[4]_i_5/O
                         net (fo=1, routed)           0.000    10.474    trigger_time[4]_i_5_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.006 r  trigger_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    trigger_time_reg[4]_i_1_n_0
    SLICE_X161Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  trigger_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    trigger_time_reg[8]_i_1_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.343 r  trigger_time_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.343    trigger_time_reg[9]_i_2_n_7
    SLICE_X161Y135       FDRE                                         r  trigger_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            trigger_time_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.340ns  (logic 2.075ns (18.295%)  route 9.265ns (81.705%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=3, routed)           9.265    10.350    btn_IBUF[3]
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.474 r  trigger_time[4]_i_5/O
                         net (fo=1, routed)           0.000    10.474    trigger_time[4]_i_5_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.006 r  trigger_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    trigger_time_reg[4]_i_1_n_0
    SLICE_X161Y134       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.340 r  trigger_time_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.340    trigger_time_reg[8]_i_1_n_6
    SLICE_X161Y134       FDRE                                         r  trigger_time_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigger_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE                         0.000     0.000 r  trigger_time_reg[0]/C
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  trigger_time_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    trigger_time_reg[0]
    SLICE_X155Y132       LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  trigger_time[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    trigger_time[0]_i_1_n_0
    SLICE_X155Y132       FDRE                                         r  trigger_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_volt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigger_volt_reg[0]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  trigger_volt_reg[0]/Q
                         net (fo=8, routed)           0.180     0.321    trigger_volt_reg[0]
    SLICE_X157Y128       LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  trigger_volt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    trigger_volt[0]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  trigger_volt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_volt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[4]/C
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_volt_reg[4]/Q
                         net (fo=8, routed)           0.173     0.314    trigger_volt_reg[4]
    SLICE_X156Y126       LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  trigger_volt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.359    trigger_volt[4]_i_2_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  trigger_volt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    trigger_volt_reg[4]_i_1_n_4
    SLICE_X156Y126       FDRE                                         r  trigger_volt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_volt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y127       FDRE                         0.000     0.000 r  trigger_volt_reg[8]/C
    SLICE_X156Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_volt_reg[8]/Q
                         net (fo=6, routed)           0.173     0.314    trigger_volt_reg[8]
    SLICE_X156Y127       LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  trigger_volt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    trigger_volt[8]_i_2_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  trigger_volt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    trigger_volt_reg[8]_i_1_n_4
    SLICE_X156Y127       FDRE                                         r  trigger_volt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE                         0.000     0.000 r  trigger_time_reg[9]/C
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_time_reg[9]/Q
                         net (fo=3, routed)           0.168     0.309    trigger_time_reg[9]
    SLICE_X161Y135       LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  trigger_time[9]_i_3/O
                         net (fo=1, routed)           0.000     0.354    trigger_time[9]_i_3_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  trigger_time_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.424    trigger_time_reg[9]_i_2_n_7
    SLICE_X161Y135       FDRE                                         r  trigger_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE                         0.000     0.000 r  trigger_time_reg[4]/C
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_time_reg[4]/Q
                         net (fo=7, routed)           0.182     0.323    trigger_time_reg[4]
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  trigger_time[4]_i_2/O
                         net (fo=1, routed)           0.000     0.368    trigger_time[4]_i_2_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  trigger_time_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    trigger_time_reg[4]_i_1_n_4
    SLICE_X161Y133       FDRE                                         r  trigger_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.047%)  route 0.181ns (41.953%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE                         0.000     0.000 r  trigger_time_reg[1]/C
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_time_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    trigger_time_reg[1]
    SLICE_X161Y133       LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  trigger_time[4]_i_4/O
                         net (fo=1, routed)           0.000     0.367    trigger_time[4]_i_4_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  trigger_time_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.432    trigger_time_reg[4]_i_1_n_6
    SLICE_X161Y133       FDRE                                         r  trigger_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_volt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.288ns (66.461%)  route 0.145ns (33.539%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigger_volt_reg[0]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_volt_reg[0]/Q
                         net (fo=8, routed)           0.145     0.286    trigger_volt_reg[0]
    SLICE_X156Y126       CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.433 r  trigger_volt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    trigger_volt_reg[4]_i_1_n_7
    SLICE_X156Y126       FDRE                                         r  trigger_volt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.796%)  route 0.179ns (41.204%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE                         0.000     0.000 r  trigger_time_reg[1]/C
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_time_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    trigger_time_reg[1]
    SLICE_X161Y133       LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  trigger_time[4]_i_5/O
                         net (fo=1, routed)           0.000     0.365    trigger_time[4]_i_5_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  trigger_time_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.435    trigger_time_reg[4]_i_1_n_7
    SLICE_X161Y133       FDRE                                         r  trigger_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_volt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.251ns (57.580%)  route 0.185ns (42.420%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_volt_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    trigger_volt_reg[1]
    SLICE_X156Y126       LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  trigger_volt[4]_i_4/O
                         net (fo=1, routed)           0.000     0.371    trigger_volt[4]_i_4_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.436 r  trigger_volt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.436    trigger_volt_reg[4]_i_1_n_6
    SLICE_X156Y126       FDRE                                         r  trigger_volt_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.946ns  (logic 2.524ns (16.888%)  route 12.422ns (83.112%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          0.471    10.719    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.326    11.045 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=16, routed)          1.014    12.059    video_inst/vga_inst/column_counter/w_processQ_reg[2]_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I0_O)        0.152    12.211 r  video_inst/vga_inst/column_counter/encoded[0]_i_2__0/O
                         net (fo=13, routed)          1.404    13.616    video_inst/vga_inst/column_counter/w_processQ_reg[0]_3
    SLICE_X163Y132       LUT5 (Prop_lut5_I2_O)        0.360    13.976 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_4/O
                         net (fo=1, routed)           0.638    14.614    video_inst/vga_inst/column_counter/dc_bias[1]_i_4_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.332    14.946 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.946    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_4[0]
    SLICE_X163Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.703    -2.994    video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X163Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.505ns  (logic 2.288ns (15.774%)  route 12.217ns (84.226%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          0.471    10.719    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.326    11.045 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=16, routed)          1.014    12.059    video_inst/vga_inst/column_counter/w_processQ_reg[2]_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I0_O)        0.152    12.211 r  video_inst/vga_inst/column_counter/encoded[0]_i_2__0/O
                         net (fo=13, routed)          1.404    13.616    video_inst/vga_inst/column_counter/w_processQ_reg[0]_3
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.332    13.948 r  video_inst/vga_inst/column_counter/dc_bias[2]_i_4/O
                         net (fo=1, routed)           0.433    14.381    video_inst/vga_inst/column_counter/dc_bias[2]_i_4_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I2_O)        0.124    14.505 r  video_inst/vga_inst/column_counter/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.505    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_4[1]
    SLICE_X163Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705    -2.992    video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X163Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.111ns  (logic 2.288ns (16.214%)  route 11.823ns (83.786%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -2.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          0.471    10.719    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.326    11.045 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=16, routed)          1.014    12.059    video_inst/vga_inst/column_counter/w_processQ_reg[2]_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I0_O)        0.152    12.211 r  video_inst/vga_inst/column_counter/encoded[0]_i_2__0/O
                         net (fo=13, routed)          0.776    12.987    video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_4
    SLICE_X158Y130       LUT6 (Prop_lut6_I3_O)        0.332    13.319 r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.668    13.987    video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_5__0_n_0
    SLICE_X159Y130       LUT6 (Prop_lut6_I1_O)        0.124    14.111 r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000    14.111    video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_2_n_0
    SLICE_X159Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.700    -2.997    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X159Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.071ns  (logic 2.164ns (15.379%)  route 11.907ns (84.621%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          1.545    11.793    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X161Y131       LUT6 (Prop_lut6_I1_O)        0.326    12.119 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=1, routed)           0.667    12.786    video_inst/vga_inst/column_counter/dc_bias[3]_i_11_n_0
    SLICE_X161Y131       LUT5 (Prop_lut5_I2_O)        0.152    12.938 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_5__1/O
                         net (fo=1, routed)           0.801    13.739    video_inst/vga_inst/column_counter/dc_bias[3]_i_5__1_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I3_O)        0.332    14.071 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.071    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_4[2]
    SLICE_X161Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705    -2.992    video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.037ns  (logic 2.280ns (16.242%)  route 11.757ns (83.758%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          0.471    10.719    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.326    11.045 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=16, routed)          1.014    12.059    video_inst/vga_inst/column_counter/w_processQ_reg[2]_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I0_O)        0.152    12.211 r  video_inst/vga_inst/column_counter/encoded[0]_i_2__0/O
                         net (fo=13, routed)          0.365    12.576    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.332    12.908 r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias[2]_i_2/O
                         net (fo=2, routed)           0.498    13.406    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.116    13.522 r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.516    14.037    video_inst/dvid_inst/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705    -2.992    video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.889ns  (logic 2.288ns (16.474%)  route 11.601ns (83.526%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          0.471    10.719    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.326    11.045 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=16, routed)          1.014    12.059    video_inst/vga_inst/column_counter/w_processQ_reg[2]_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I0_O)        0.152    12.211 r  video_inst/vga_inst/column_counter/encoded[0]_i_2__0/O
                         net (fo=13, routed)          0.776    12.987    video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_4
    SLICE_X158Y130       LUT6 (Prop_lut6_I3_O)        0.332    13.319 r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.446    13.765    video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_5__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.889    video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.701    -2.996    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X159Y131       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 2.288ns (16.539%)  route 11.546ns (83.461%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -2.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          0.860    10.098    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.150    10.248 f  video_inst/vga_inst/column_counter/encoded[0]_i_3__0/O
                         net (fo=14, routed)          0.471    10.719    video_inst/vga_inst/column_counter/w_processQ_reg[0]_4
    SLICE_X160Y135       LUT2 (Prop_lut2_I0_O)        0.326    11.045 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=16, routed)          1.014    12.059    video_inst/vga_inst/column_counter/w_processQ_reg[2]_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I0_O)        0.152    12.211 r  video_inst/vga_inst/column_counter/encoded[0]_i_2__0/O
                         net (fo=13, routed)          0.852    13.063    video_inst/vga_inst/column_counter/w_processQ_reg[0]_3
    SLICE_X161Y131       LUT6 (Prop_lut6_I2_O)        0.332    13.395 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_5/O
                         net (fo=1, routed)           0.314    13.710    video_inst/vga_inst/column_counter/dc_bias[1]_i_5_n_0
    SLICE_X159Y130       LUT6 (Prop_lut6_I5_O)        0.124    13.834 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.834    video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]_3[0]
    SLICE_X159Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.700    -2.997    video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X159Y130       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.729ns  (logic 1.808ns (13.169%)  route 11.922ns (86.831%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          1.398    10.637    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.153    10.790 r  video_inst/vga_inst/column_counter/dc_bias[0]_i_2/O
                         net (fo=23, routed)          1.432    12.222    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I0_O)        0.327    12.549 f  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=4, routed)           1.056    13.605    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    13.729 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    13.729    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.710    -2.987    video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.714ns  (logic 1.808ns (13.183%)  route 11.907ns (86.817%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 f  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          1.398    10.637    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.153    10.790 r  video_inst/vga_inst/column_counter/dc_bias[0]_i_2/O
                         net (fo=23, routed)          1.432    12.222    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I0_O)        0.327    12.549 f  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=4, routed)           1.041    13.590    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I4_O)        0.124    13.714 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    13.714    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.710    -2.987    video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.593ns  (logic 1.836ns (13.506%)  route 11.757ns (86.494%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           8.035     9.114    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X153Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.238 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_14/O
                         net (fo=16, routed)          1.398    10.637    video_inst/vga_inst/column_counter/w_processQ_reg[7]_0
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.153    10.790 f  video_inst/vga_inst/column_counter/dc_bias[0]_i_2/O
                         net (fo=23, routed)          1.432    12.222    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I0_O)        0.327    12.549 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=4, routed)           0.892    13.441    video_inst/vga_inst/column_counter/encoded_reg[5]_0
    SLICE_X163Y139       LUT4 (Prop_lut4_I3_O)        0.152    13.593 r  video_inst/vga_inst/column_counter/encoded[5]_i_1/O
                         net (fo=1, routed)           0.000    13.593    video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[5]_0
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.711    -2.986    video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X163Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X153Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.231ns (15.739%)  route 1.236ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.139     1.467    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.888    -1.357    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y135       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.231ns (14.792%)  route 1.330ns (85.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.233     1.561    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X152Y134       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.887    -1.358    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y134       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.231ns (14.792%)  route 1.330ns (85.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.233     1.561    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X152Y134       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.887    -1.358    video_inst/vga_inst/column_counter/CLK
    SLICE_X152Y134       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.231ns (14.792%)  route 1.330ns (85.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.097     1.283    video_inst/vga_inst/column_counter/resetn
    SLICE_X154Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.233     1.561    video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X153Y134       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.887    -1.358    video_inst/vga_inst/column_counter/CLK
    SLICE_X153Y134       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[9]/C





