Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Nov 19 19:00:52 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file oledSystem_wrapper_timing_summary_routed.rpt -pb oledSystem_wrapper_timing_summary_routed.pb -rpx oledSystem_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : oledSystem_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.065        0.000                      0                 1522        0.081        0.000                      0                 1522        4.020        0.000                       0                   699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.065        0.000                      0                 1522        0.081        0.000                      0                 1522        4.020        0.000                       0                   699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.022%)  route 4.698ns (87.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.820     8.478    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.429    12.543    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.642ns (12.656%)  route 4.431ns (87.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.552     8.211    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X30Y102        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y102        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y102        FDRE (Setup_fdre_C_R)       -0.524    12.448    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.642ns (12.656%)  route 4.431ns (87.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.552     8.211    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X30Y102        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y102        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y102        FDRE (Setup_fdre_C_R)       -0.524    12.448    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.642ns (12.741%)  route 4.397ns (87.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.878     6.534    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.658 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0[31]_i_1/O
                         net (fo=64, routed)          1.519     8.177    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_1
    SLICE_X30Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.700    12.879    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.448    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.760%)  route 0.195ns (51.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.641     0.977    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y100        FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.195     1.313    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.358 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__0/O
                         net (fo=1, routed)           0.000     1.358    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X32Y98         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.826     1.192    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y98         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121     1.278    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.557     0.893    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y92         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.090    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][2]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.135 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[2]
    SLICE_X34Y92         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.824     1.190    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y92         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120     1.026    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.753%)  route 0.247ns (52.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.659     0.995    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=1, routed)           0.102     1.225    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.098     1.323 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           0.146     1.468    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y98         SRLC32E                                      r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.845     1.211    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.359    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.643%)  route 0.231ns (55.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.659     0.995    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=1, routed)           0.054     1.190    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/slv_reg1[24]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.235 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[24]_INST_0/O
                         net (fo=1, routed)           0.177     1.412    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y98         SRLC32E                                      r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.844     1.210    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.641     0.977    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.174    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.912     1.278    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.075     1.052    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.573     0.909    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.059     1.108    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X28Y87         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.840     1.206    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X28Y87         FDRE (Hold_fdre_C_D)         0.076     0.985    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.574     0.910    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.109    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.842     1.208    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.076     0.986    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.574     0.910    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.112    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.842     1.208    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.078     0.988    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.574     0.910    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.058     1.108    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.842     1.208    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.071     0.981    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.470%)  route 0.189ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.656     0.992    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.189     1.345    oledSystem_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  oledSystem_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.885     1.251    oledSystem_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  oledSystem_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.216    oledSystem_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_write_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_write_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y101   oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.124ns (6.964%)  route 1.657ns (93.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.657     1.657    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.781 r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.781    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.655     2.834    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.045ns (6.387%)  route 0.660ns (93.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.660     0.660    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.705 r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.705    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.912     1.278    oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_spi_clk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 3.340ns (42.219%)  route 4.571ns (57.781%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/C
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/Q
                         net (fo=2, routed)           0.521     1.045    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg_n_0
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.169 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/oled_spi_clk_INST_0/O
                         net (fo=1, routed)           4.050     5.219    oled_spi_clk_0_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         2.692     7.911 r  oled_spi_clk_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.911    oled_spi_clk_0
    AB12                                                              r  oled_spi_clk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            oled_spi_data_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 3.224ns (46.051%)  route 3.777ns (53.949%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDSE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/C
    SLICE_X32Y68         FDSE (Prop_fdse_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/Q
                         net (fo=2, routed)           3.777     4.301    oled_spi_data_0_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         2.700     7.000 r  oled_spi_data_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.000    oled_spi_data_0
    AA12                                                              r  oled_spi_data_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.844ns  (logic 0.798ns (28.059%)  route 2.046ns (71.941%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/Q
                         net (fo=4, routed)           0.698     1.222    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg_n_0_[1]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.346 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           1.348     2.694    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I0_O)        0.150     2.844 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.844    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.818ns  (logic 0.772ns (27.396%)  route 2.046ns (72.604%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/Q
                         net (fo=4, routed)           0.698     1.222    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg_n_0_[1]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.346 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           1.348     2.694    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I0_O)        0.124     2.818 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.818    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[1]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.625ns  (logic 0.772ns (29.404%)  route 1.853ns (70.596%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/Q
                         net (fo=4, routed)           0.698     1.222    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg_n_0_[1]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.346 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           1.155     2.501    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[2]_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I0_O)        0.124     2.625 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.625    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X32Y79         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.256ns  (logic 0.648ns (28.726%)  route 1.608ns (71.274%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          1.608     2.132    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.256 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.256    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[1]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.246ns  (logic 0.648ns (28.854%)  route 1.598ns (71.146%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          1.598     2.122    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.246 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.246    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[2]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.135ns  (logic 0.721ns (33.777%)  route 1.414ns (66.223%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/C
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/Q
                         net (fo=1, routed)           1.414     1.836    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/p_0_in
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.299     2.135 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_2/O
                         net (fo=1, routed)           0.000     2.135    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_2_n_0
    SLICE_X32Y68         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 0.648ns (31.148%)  route 1.432ns (68.852%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.941     1.465    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.589 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.491     2.080    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 0.648ns (31.148%)  route 1.432ns (68.852%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.941     1.465    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.589 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.491     2.080    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.191ns (57.972%)  route 0.138ns (42.028%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/C
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/Q
                         net (fo=1, routed)           0.138     0.284    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/in4[1]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.329 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[1]
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.249ns (74.145%)  route 0.087ns (25.855%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[2]/C
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.087     0.238    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg_n_0_[2]
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.098     0.336 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X32Y79         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.210ns (56.285%)  route 0.163ns (43.715%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/C
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/Q
                         net (fo=2, routed)           0.163     0.330    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     0.373 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_i_1/O
                         net (fo=1, routed)           0.000     0.373    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/C
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/Q
                         net (fo=1, routed)           0.163     0.330    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/in4[3]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.375 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.375    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[3]
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.262%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.175     0.342    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X32Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     0.387    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.191ns (49.306%)  route 0.196ns (50.694%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[5]/C
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[5]/Q
                         net (fo=1, routed)           0.196     0.342    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/in4[6]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.387    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[6]
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.212ns (54.433%)  route 0.177ns (45.567%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDSE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/C
    SLICE_X32Y68         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/Q
                         net (fo=2, routed)           0.177     0.344    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/oled_spi_data
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.389 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_2/O
                         net (fo=1, routed)           0.000     0.389    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_2_n_0
    SLICE_X32Y68         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/Q
                         net (fo=4, routed)           0.186     0.353    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg_n_0_[1]
    SLICE_X34Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.398 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[1]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/Q
                         net (fo=4, routed)           0.186     0.353    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg_n_0_[1]
    SLICE_X34Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.398 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.398    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount[2]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.188ns (46.863%)  route 0.213ns (53.137%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/C
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/Q
                         net (fo=1, routed)           0.213     0.359    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/in4[7]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.042     0.401 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.401    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[7]
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_spi_clk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 3.334ns (40.525%)  route 4.893ns (59.475%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.641     2.935    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aclk
    SLICE_X34Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10_reg/Q
                         net (fo=19, routed)          0.843     4.296    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.420 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/oled_spi_clk_INST_0/O
                         net (fo=1, routed)           4.050     8.470    oled_spi_clk_0_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         2.692    11.162 r  oled_spi_clk_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.162    oled_spi_clk_0
    AB12                                                              r  oled_spi_clk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_reset_n_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_reset_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 3.134ns (43.299%)  route 4.104ns (56.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.686     2.980    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X26Y82         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDSE (Prop_fdse_C_Q)         0.518     3.498 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_reset_n_reg/Q
                         net (fo=2, routed)           4.104     7.602    oled_reset_n_0_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.616    10.218 r  oled_reset_n_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.218    oled_reset_n_0
    U9                                                                r  oled_reset_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vdd_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 3.283ns (50.768%)  route 3.183ns (49.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.694     2.988    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X26Y57         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg/Q
                         net (fo=2, routed)           3.183     6.689    oled_vdd_0_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.765     9.454 r  oled_vdd_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.454    oled_vdd_0
    U12                                                               r  oled_vdd_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 3.290ns (51.678%)  route 3.076ns (48.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.694     2.988    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X26Y57         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg/Q
                         net (fo=2, routed)           3.076     6.582    oled_vbat_0_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.772     9.354 r  oled_vbat_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.354    oled_vbat_0
    U11                                                               r  oled_vbat_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dc_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 3.150ns (49.640%)  route 3.196ns (50.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.694     2.988    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X26Y57         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDSE (Prop_fdse_C_Q)         0.518     3.506 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg/Q
                         net (fo=2, routed)           3.196     6.702    oled_dc_n_0_OBUF
    U10                  OBUF (Prop_obuf_I_O)         2.632     9.335 r  oled_dc_n_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.335    oled_dc_n_0
    U10                                                               r  oled_dc_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.627ns  (logic 0.668ns (18.415%)  route 2.959ns (81.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.959     6.615    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.150     6.765 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_i_1/O
                         net (fo=1, routed)           0.000     6.765    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.618ns  (logic 0.642ns (17.746%)  route 2.976ns (82.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.485     6.141    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.265 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.491     6.756    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.618ns  (logic 0.642ns (17.746%)  route 2.976ns (82.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.485     6.141    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.265 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.491     6.756    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.618ns  (logic 0.642ns (17.746%)  route 2.976ns (82.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.485     6.141    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.265 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.491     6.756    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.618ns  (logic 0.642ns (17.746%)  route 2.976ns (82.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.844     3.138    oledSystem_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  oledSystem_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.485     6.141    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.265 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.491     6.756    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.553     0.889    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[5]/Q
                         net (fo=1, routed)           0.104     1.134    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[5]
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.179 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.179    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[5]
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.214%)  route 0.150ns (41.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.552     0.888    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[4]/Q
                         net (fo=1, routed)           0.150     1.202    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[4]
    SLICE_X34Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.247 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.247    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[4]
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.552     0.888    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[7]/Q
                         net (fo=1, routed)           0.221     1.273    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[7]
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.044     1.317 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.317    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[7]
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (42.025%)  route 0.257ns (57.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.570     0.906    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[1]/Q
                         net (fo=1, routed)           0.257     1.303    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[1]
    SLICE_X34Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.348 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.348    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[1]
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.817%)  route 0.281ns (60.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.553     0.889    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[3]/Q
                         net (fo=1, routed)           0.281     1.311    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[3]
    SLICE_X34Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.356 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.356    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[3]
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.186ns (35.904%)  route 0.332ns (64.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.553     0.889    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[6]/Q
                         net (fo=1, routed)           0.332     1.362    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[6]
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.407 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.407    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[6]
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.227ns (44.979%)  route 0.278ns (55.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.570     0.906    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.278     1.311    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiLoadData
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.099     1.410 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     1.410    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.209ns (37.927%)  route 0.342ns (62.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.552     0.888    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[2]/Q
                         net (fo=1, routed)           0.342     1.394    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[2]
    SLICE_X34Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.439 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.439    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[2]
    SLICE_X34Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.209ns (34.485%)  route 0.397ns (65.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.553     0.889    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiData_reg[0]/Q
                         net (fo=1, routed)           0.397     1.450    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]_0[0]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.495    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg__0[0]
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.227ns (30.937%)  route 0.507ns (69.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.570     0.906    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/Q
                         net (fo=8, routed)           0.379     1.412    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiLoadData
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.099     1.511 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.128     1.639    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.002ns (29.122%)  route 2.439ns (70.878%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.665     2.593    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.326     2.919 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.522     3.441    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.518     2.697    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[0]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.002ns (29.122%)  route 2.439ns (70.878%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.665     2.593    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.326     2.919 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.522     3.441    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.518     2.697    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[5]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.002ns (29.122%)  route 2.439ns (70.878%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.665     2.593    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.326     2.919 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.522     3.441    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.518     2.697    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[6]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.002ns (29.122%)  route 2.439ns (70.878%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.665     2.593    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.326     2.919 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.522     3.441    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.518     2.697    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[7]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 1.002ns (29.546%)  route 2.389ns (70.454%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.665     2.593    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.326     2.919 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.473     3.391    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr
    SLICE_X30Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.517     2.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[2]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 1.002ns (29.546%)  route 2.389ns (70.454%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.665     2.593    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.326     2.919 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.473     3.391    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr
    SLICE_X30Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.517     2.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/columnAddr_reg[3]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.938%)  route 2.345ns (70.062%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.591     2.519    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.326     2.845 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.502     3.347    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_7
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.519     2.698    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[0]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.938%)  route 2.345ns (70.062%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.591     2.519    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.326     2.845 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.502     3.347    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_7
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.519     2.698    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[1]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.938%)  route 2.345ns (70.062%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.591     2.519    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.326     2.845 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.502     3.347    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_7
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.519     2.698    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[2]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.938%)  route 2.345ns (70.062%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          1.252     1.776    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.928 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5/O
                         net (fo=2, routed)           0.591     2.519    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_5_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.326     2.845 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/byteCounter[3]_i_1/O
                         net (fo=4, routed)           0.502     3.347    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_7
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.519     2.698    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X29Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/byteCounter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.212ns (34.547%)  route 0.402ns (65.453%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.402     0.569    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiDone
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.614 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage[0]_i_1/O
                         net (fo=1, routed)           0.000     0.614    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage[0]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.835     1.201    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage_reg[0]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_reset_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.212ns (32.549%)  route 0.439ns (67.451%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.439     0.606    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X26Y82         LUT5 (Prop_lut5_I1_O)        0.045     0.651 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/oled_reset_n_i_1/O
                         net (fo=1, routed)           0.000     0.651    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_10
    SLICE_X26Y82         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.835     1.201    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X26Y82         FDSE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/oled_reset_n_reg/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/sendDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.212ns (28.258%)  route 0.538ns (71.742%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.538     0.705    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.045     0.750 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/sendDone_i_1/O
                         net (fo=1, routed)           0.000     0.750    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_9
    SLICE_X28Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/sendDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.838     1.204    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/sendDone_reg/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.212ns (26.199%)  route 0.597ns (73.801%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.529     0.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.741 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.068     0.809    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_5
    SLICE_X28Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.836     1.202    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[1]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.212ns (26.199%)  route 0.597ns (73.801%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.529     0.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.741 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.068     0.809    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_5
    SLICE_X28Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.836     1.202    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[3]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.212ns (26.199%)  route 0.597ns (73.801%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.529     0.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.741 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.068     0.809    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_5
    SLICE_X28Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.836     1.202    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[4]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.214ns (26.185%)  route 0.603ns (73.815%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.439     0.606    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X26Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.653 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiLoadData_i_1/O
                         net (fo=1, routed)           0.164     0.817    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/data2
    SLICE_X31Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.836     1.202    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/spiLoadData_reg/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.212ns (24.535%)  route 0.652ns (75.465%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.529     0.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.741 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.123     0.864    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_5
    SLICE_X28Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.837     1.203    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X28Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[0]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.212ns (24.535%)  route 0.652ns (75.465%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.529     0.696    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X28Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.741 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.123     0.864    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_5
    SLICE_X28Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.837     1.203    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X28Y83         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/nextState_reg[2]/C

Slack:                    inf
  Source:                 oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.257ns (29.092%)  route 0.626ns (70.908%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/Q
                         net (fo=10, routed)          0.361     0.528    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/spiDone
    SLICE_X30Y81         LUT4 (Prop_lut4_I1_O)        0.045     0.573 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC/currPage[1]_i_2/O
                         net (fo=1, routed)           0.089     0.662    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/SC_n_6
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.045     0.707 r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage[1]_i_1/O
                         net (fo=1, routed)           0.176     0.883    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage[1]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  oledSystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    oledSystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  oledSystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.835     1.201    oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y81         FDRE                                         r  oledSystem_i/oledControl_IP_0/inst/oledControl_IP_slave_lite_v1_0_S00_AXI_inst/oledTop/OC/currPage_reg[1]/C





