// Seed: 4135857561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      id_6, id_6, id_6, -1, -1, id_1, -1 < id_1, -1 - ""
  );
  reg  id_7;
  wire id_8;
  wire id_9;
  wire id_10 = id_9;
  wire id_11, id_12;
  assign id_3 = id_12;
  if (1) assign id_5 = id_1;
  else begin : LABEL_0
    wire id_13 = id_8, id_14, id_15;
  end
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_14,
      id_9,
      id_1
  );
  always_comb id_7 <= -1'b0;
  wire id_16;
  id_17(
      id_6
  );
endmodule
