// Seed: 4113947952
`timescale 1ps / 1 ps `default_nettype id_3
`define pp_4 0
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3
);
  logic id_4 = id_4 * 1'h0 - id_2;
endmodule
