#ifndef CACHE_H
#define CACHE_H

#include "utils.h"
#include "CacheLine.h"
#include <vector>

// enum MemoryOperation { READ, WRITE };
// enum BusTransaction { BUS_READ, BUS_INVALIDATE, BUS_UPGRADE, BUS_WRITE };

struct RequestResult {
    bool isHit;
    int execTime; // time (in cycles) to execute the instruction (fetch + 1 cycle to process)
};

class Cache {
private:
    int coreId;
    int numSets;
    int associativity;
    int blockSize;
    int blockOffsetBits;
    int setIndexBits;
    int tagBits;
    std::vector<CacheSet> sets;
    
    // Statistics
    int readCount;
    int writeCount;
    int missCount;
    int hitCount;
    int evictionCount;
    int writebackCount;
    int totalCycles;
    int idleCycles;
    int busInvalidations;
    int busTraffic; // in bytes
    
    // Helper functions
    unsigned int getSetIndex(unsigned int address) const;
    unsigned int getTag(unsigned int address) const;
    unsigned int getBlockOffset(unsigned int address) const;
    int findLineInSet(unsigned int setIndex, unsigned int tag) const;
    int getLRULine(unsigned int setIndex);
    void updateLRU(unsigned int setIndex, int lineIndex);
    void evictLine(unsigned int setIndex, int lineIndex, int& cycle);

public:
    Cache(int coreId, int s, int E, int b);
    
    // Core cache operations
    RequestResult processRequest(MemoryOperation op, unsigned int address, std::vector<Cache*>& otherCaches);
    
    // Bus snooping operations
    bool handleBusRequest(BusTransaction busOp, unsigned int address, 
                        Cache* requestingCache, int& cycle, int& bytesTransferred);
    bool checkDataInOtherCaches(unsigned int address, std::vector<Cache*>& otherCaches, 
                               int& bytesTransferred);
    
    // Statistics functions
    int getReadCount() const { return readCount; }
    int getWriteCount() const { return writeCount; }
    int getMissCount() const { return missCount; }
    int getHitCount() const { return hitCount; }
    int getEvictionCount() const { return evictionCount; }
    int getWritebackCount() const { return writebackCount; }
    int getTotalCycles() const { return totalCycles; }
    int getIdleCycles() const { return idleCycles; }
    int getBusInvalidations() const { return busInvalidations; }
    int getBusTraffic() const { return busTraffic; }
    double getMissRate() const { 
        return (readCount + writeCount > 0) ? 
            (double)missCount / (readCount + writeCount) : 0.0; 
    }
    
    // Debug function
    void printState();

    // Add this method declaration to the public section:
    void printDebugInfo(MemoryOperation op, unsigned int address, bool isHit, CacheLineState oldState = INVALID, CacheLineState newState = INVALID);    

    // Add to public methods
    void addIdleTime(int cycles) { idleCycles += cycles; }

    // New method to handle cache-to-cache transfer receipt
    void receiveCacheToCache(unsigned int address, CacheLineState newState, int transferCycles) {
        unsigned int setIndex = getSetIndex(address);
        unsigned int tag = getTag(address);
        int lineIndex = findLineInSet(setIndex, tag);
        
        // Add transfer cycles to idle time
        idleCycles += transferCycles;
        
        // After transfer is complete, update the cache (1 additional cycle)
        totalCycles += 1;
    }

    // Add to public section:
    CacheLineState getLineState(unsigned int setIndex, int lineIndex) const {
        if (lineIndex != -1 && setIndex < sets.size()) {
            return sets[setIndex].lines[lineIndex].state;
        }
        return INVALID;
    }

    // Public accessors for debugging
    unsigned int getSetIndexPublic(unsigned int address) const { return getSetIndex(address); }
    unsigned int getTagPublic(unsigned int address) const { return getTag(address); }
    int findLineInSetPublic(unsigned int setIndex, unsigned int tag) const { return findLineInSet(setIndex, tag); }

    // New methods to set cycles
    void setTotalCycles(int cycles);
    void setIdleCycles(int cycles);
};

#endif // CACHE_H
