C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/Tarea04_A51/tb04_A51.sv {2 {vlog -work work -vopt -sv -stats=none C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/Tarea04_A51/tb04_A51.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
** Note: (vlog-2286) C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/Tarea04_A51/tb04_A51.sv(43): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package tb04_A51_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module tb
** Warning: C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/Tarea04_A51/tb04_A51.sv(95): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.

Top level modules:
	tb

} {} {}}
