v 20060906 1
P 100 7600 400 7600 1 0 0
{
T 300 7650 5 8 1 1 0 6 1
pinnumber=39
T 300 7550 5 8 0 1 0 8 1
pinseq=1
T 450 7600 9 8 1 1 0 0 1
pinlabel=IO_B1MC2
T 450 7600 5 8 0 1 0 2 1
pintype=io
}
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=40
T 300 7150 5 8 0 1 0 8 1
pinseq=2
T 450 7200 9 8 1 1 0 0 1
pinlabel=IO_B1MC5
T 450 7200 5 8 0 1 0 2 1
pintype=io
}
P 100 6800 400 6800 1 0 0
{
T 300 6850 5 8 1 1 0 6 1
pinnumber=41
T 300 6750 5 8 0 1 0 8 1
pinseq=3
T 450 6800 9 8 1 1 0 0 1
pinlabel=IO_B1MC6
T 450 6800 5 8 0 1 0 2 1
pintype=io
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=42
T 300 6350 5 8 0 1 0 8 1
pinseq=4
T 450 6400 9 8 1 1 0 0 1
pinlabel=IO_B1MC8
T 450 6400 5 8 0 1 0 2 1
pintype=io
}
P 100 6000 400 6000 1 0 0
{
T 300 6050 5 8 1 1 0 6 1
pinnumber=43
T 300 5950 5 8 0 1 0 8 1
pinseq=5
T 450 6000 9 8 1 1 0 0 1
pinlabel=IO_B1MC9/GCK1
T 450 6000 5 8 0 1 0 2 1
pintype=io
}
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=44
T 300 5550 5 8 0 1 0 8 1
pinseq=6
T 450 5600 9 8 1 1 0 0 1
pinlabel=IO_B1MC11/GCK2
T 450 5600 5 8 0 1 0 2 1
pintype=io
}
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=1
T 300 5150 5 8 0 1 0 8 1
pinseq=7
T 450 5200 9 8 1 1 0 0 1
pinlabel=IO_B1MC14/GCK3
T 450 5200 5 8 0 1 0 2 1
pintype=io
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=2
T 300 4750 5 8 0 1 0 8 1
pinseq=8
T 450 4800 9 8 1 1 0 0 1
pinlabel=IO_B1MC15
T 450 4800 5 8 0 1 0 2 1
pintype=io
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=3
T 300 4350 5 8 0 1 0 8 1
pinseq=9
T 450 4400 9 8 1 1 0 0 1
pinlabel=IO_B1MC17
T 450 4400 5 8 0 1 0 2 1
pintype=io
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=29
T 300 3950 5 8 0 1 0 8 1
pinseq=10
T 450 4000 9 8 1 1 0 0 1
pinlabel=IO_B2MC2
T 450 4000 5 8 0 1 0 2 1
pintype=io
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=30
T 300 3550 5 8 0 1 0 8 1
pinseq=11
T 450 3600 9 8 1 1 0 0 1
pinlabel=IO_B2MC5
T 450 3600 5 8 0 1 0 2 1
pintype=io
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=31
T 300 3150 5 8 0 1 0 8 1
pinseq=12
T 450 3200 9 8 1 1 0 0 1
pinlabel=IO_B2MC6
T 450 3200 5 8 0 1 0 2 1
pintype=io
}
P 100 2800 400 2800 1 0 0
{
T 300 2850 5 8 1 1 0 6 1
pinnumber=32
T 300 2750 5 8 0 1 0 8 1
pinseq=13
T 450 2800 9 8 1 1 0 0 1
pinlabel=IO_B2MC8
T 450 2800 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=33
T 300 2350 5 8 0 1 0 8 1
pinseq=14
T 450 2400 9 8 1 1 0 0 1
pinlabel=IO_B2MC9/GSR
T 450 2400 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=34
T 300 1950 5 8 0 1 0 8 1
pinseq=15
T 450 2000 9 8 1 1 0 0 1
pinlabel=IO_B2MC11/GTS2
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=36
T 300 1550 5 8 0 1 0 8 1
pinseq=16
T 450 1600 9 8 1 1 0 0 1
pinlabel=IO_B2MC14/GTS1
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=37
T 300 1150 5 8 0 1 0 8 1
pinseq=17
T 450 1200 9 8 1 1 0 0 1
pinlabel=IO_B2MC15
T 450 1200 5 8 0 1 0 2 1
pintype=io
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=38
T 300 750 5 8 0 1 0 8 1
pinseq=18
T 450 800 9 8 1 1 0 0 1
pinlabel=IO_B2MC17
T 450 800 5 8 0 1 0 2 1
pintype=io
}
P 3100 7600 2800 7600 1 0 0
{
T 2900 7650 5 8 1 1 0 0 1
pinnumber=5
T 2900 7550 5 8 0 1 0 2 1
pinseq=19
T 2750 7600 9 8 1 1 0 6 1
pinlabel=IO_B3MC2
T 2750 7600 5 8 0 1 0 8 1
pintype=io
}
P 3100 7200 2800 7200 1 0 0
{
T 2900 7250 5 8 1 1 0 0 1
pinnumber=6
T 2900 7150 5 8 0 1 0 2 1
pinseq=20
T 2750 7200 9 8 1 1 0 6 1
pinlabel=IO_B3MC5
T 2750 7200 5 8 0 1 0 8 1
pintype=io
}
P 3100 6800 2800 6800 1 0 0
{
T 2900 6850 5 8 1 1 0 0 1
pinnumber=7
T 2900 6750 5 8 0 1 0 2 1
pinseq=21
T 2750 6800 9 8 1 1 0 6 1
pinlabel=IO_B3MC8
T 2750 6800 5 8 0 1 0 8 1
pintype=io
}
P 3100 6400 2800 6400 1 0 0
{
T 2900 6450 5 8 1 1 0 0 1
pinnumber=8
T 2900 6350 5 8 0 1 0 2 1
pinseq=22
T 2750 6400 9 8 1 1 0 6 1
pinlabel=IO_B3MC9
T 2750 6400 5 8 0 1 0 8 1
pintype=io
}
P 3100 6000 2800 6000 1 0 0
{
T 2900 6050 5 8 1 1 0 0 1
pinnumber=12
T 2900 5950 5 8 0 1 0 2 1
pinseq=23
T 2750 6000 9 8 1 1 0 6 1
pinlabel=IO_B3MC11
T 2750 6000 5 8 0 1 0 8 1
pintype=io
}
P 3100 5600 2800 5600 1 0 0
{
T 2900 5650 5 8 1 1 0 0 1
pinnumber=13
T 2900 5550 5 8 0 1 0 2 1
pinseq=24
T 2750 5600 9 8 1 1 0 6 1
pinlabel=IO_B3MC14
T 2750 5600 5 8 0 1 0 8 1
pintype=io
}
P 3100 5200 2800 5200 1 0 0
{
T 2900 5250 5 8 1 1 0 0 1
pinnumber=14
T 2900 5150 5 8 0 1 0 2 1
pinseq=25
T 2750 5200 9 8 1 1 0 6 1
pinlabel=IO_B3MC15
T 2750 5200 5 8 0 1 0 8 1
pintype=io
}
P 3100 4800 2800 4800 1 0 0
{
T 2900 4850 5 8 1 1 0 0 1
pinnumber=18
T 2900 4750 5 8 0 1 0 2 1
pinseq=26
T 2750 4800 9 8 1 1 0 6 1
pinlabel=IO_B3MC16
T 2750 4800 5 8 0 1 0 8 1
pintype=io
}
P 3100 4400 2800 4400 1 0 0
{
T 2900 4450 5 8 1 1 0 0 1
pinnumber=16
T 2900 4350 5 8 0 1 0 2 1
pinseq=27
T 2750 4400 9 8 1 1 0 6 1
pinlabel=IO_B3MC17
T 2750 4400 5 8 0 1 0 8 1
pintype=io
}
P 3100 4000 2800 4000 1 0 0
{
T 2900 4050 5 8 1 1 0 0 1
pinnumber=19
T 2900 3950 5 8 0 1 0 2 1
pinseq=28
T 2750 4000 9 8 1 1 0 6 1
pinlabel=IO_B4MC2
T 2750 4000 5 8 0 1 0 8 1
pintype=io
}
P 3100 3600 2800 3600 1 0 0
{
T 2900 3650 5 8 1 1 0 0 1
pinnumber=20
T 2900 3550 5 8 0 1 0 2 1
pinseq=29
T 2750 3600 9 8 1 1 0 6 1
pinlabel=IO_B4MC5
T 2750 3600 5 8 0 1 0 8 1
pintype=io
}
P 3100 3200 2800 3200 1 0 0
{
T 2900 3250 5 8 1 1 0 0 1
pinnumber=21
T 2900 3150 5 8 0 1 0 2 1
pinseq=30
T 2750 3200 9 8 1 1 0 6 1
pinlabel=IO_B4MC8
T 2750 3200 5 8 0 1 0 8 1
pintype=io
}
P 3100 2800 2800 2800 1 0 0
{
T 2900 2850 5 8 1 1 0 0 1
pinnumber=22
T 2900 2750 5 8 0 1 0 2 1
pinseq=31
T 2750 2800 9 8 1 1 0 6 1
pinlabel=IO_B4MC11
T 2750 2800 5 8 0 1 0 8 1
pintype=io
}
P 3100 2400 2800 2400 1 0 0
{
T 2900 2450 5 8 1 1 0 0 1
pinnumber=23
T 2900 2350 5 8 0 1 0 2 1
pinseq=32
T 2750 2400 9 8 1 1 0 6 1
pinlabel=IO_B4MC14
T 2750 2400 5 8 0 1 0 8 1
pintype=io
}
P 3100 2000 2800 2000 1 0 0
{
T 2900 2050 5 8 1 1 0 0 1
pinnumber=27
T 2900 1950 5 8 0 1 0 2 1
pinseq=33
T 2750 2000 9 8 1 1 0 6 1
pinlabel=IO_B4MC15
T 2750 2000 5 8 0 1 0 8 1
pintype=io
}
P 3100 1600 2800 1600 1 0 0
{
T 2900 1650 5 8 1 1 0 0 1
pinnumber=28
T 2900 1550 5 8 0 1 0 2 1
pinseq=34
T 2750 1600 9 8 1 1 0 6 1
pinlabel=IO_B4MC17
T 2750 1600 5 8 0 1 0 8 1
pintype=io
}
P 1000 100 1000 400 1 0 0
{
T 950 300 5 8 1 1 90 6 1
pinnumber=9
T 1050 300 5 8 0 1 90 8 1
pinseq=35
T 1000 450 9 8 1 1 90 0 1
pinlabel=TDI
T 1000 450 5 8 0 1 90 2 1
pintype=in
}
P 1400 100 1400 400 1 0 0
{
T 1350 300 5 8 1 1 90 6 1
pinnumber=24
T 1450 300 5 8 0 1 90 8 1
pinseq=36
T 1400 450 9 8 1 1 90 0 1
pinlabel=TDO
T 1400 450 5 8 0 1 90 2 1
pintype=out
}
P 1800 100 1800 400 1 0 0
{
T 1750 300 5 8 1 1 90 6 1
pinnumber=11
T 1850 300 5 8 0 1 90 8 1
pinseq=37
T 1800 525 9 8 1 1 90 0 1
pinlabel=TCK
T 1800 525 5 8 0 1 90 2 1
pintype=in
}
L 1800 500 1875 400 3 0 0 0 -1 -1
L 1800 500 1725 400 3 0 0 0 -1 -1
P 2200 100 2200 400 1 0 0
{
T 2150 300 5 8 1 1 90 6 1
pinnumber=10
T 2250 300 5 8 0 1 90 8 1
pinseq=38
T 2200 450 9 8 1 1 90 0 1
pinlabel=TMS
T 2200 450 5 8 0 1 90 2 1
pintype=in
}
B 400 400 2400 7600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2800 8100 8 10 1 1 0 6 1
refdes=U?
T 1400 4100 9 10 1 0 0 0 1
XC9572-VQ44-IO
T 1400 4300 5 10 0 0 0 0 1
device=XC9572-VQ44
T 1400 4500 5 10 0 0 0 0 1
footprint=VQ44
T 1400 4700 5 10 0 0 0 0 1
author=mettus
T 1400 4900 5 10 0 0 0 0 1
documentation=http://www.xilinx.com
T 1400 5100 5 10 0 0 0 0 1
description=Xilinx CPLD
T 1400 5300 5 10 0 0 0 0 1
numslots=0
T 1400 5500 5 10 0 0 0 0 1
comment=Part 2 of 2
