0.7
2020.2
Nov  8 2024
22:36:55
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd,1741343615,vhdl,,,,alu,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd,1741343615,vhdl,,,,cpu_core,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd,1741343615,vhdl,,,,io_pindigital,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd,1741343615,vhdl,,,,io_sevensegmentdisplays,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM.vhd,1741343882,vhdl,,,,ram,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd,1741343615,vhdl,,,,addressdecoder,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd,1741343615,vhdl,,,,busmanagement,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd,1741343615,vhdl,,,,clockcontroller,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd,1741343615,vhdl,,,,controlunit,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd,1741343615,vhdl,,,,coreinterruptcontroller,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd,1741343615,vhdl,,,,hardwaretimer,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd,1741343615,vhdl,/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd;/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd;/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd;/home/jonas/git/MiPro-XG-V1/src/Hardware/VivadoProject/MiPro-V1.srcs/sim_1/new/top_TB.vhd,,,helperpackage,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd,1741343615,vhdl,,,,memorymapping,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorAMD.vhd,1741343615,vhdl,,,,pllclockgenerator,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd,1741343615,vhdl,,,,registerfile,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd,1741343615,vhdl,,,,serialinterface,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd,1741272482,vhdl,,,,top,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VivadoProject/MiPro-V1.srcs/sim_1/new/IO_SevenSegmentDisplayTB.vhd,1740765858,vhdl,,,,io_sevensegmentdisplays_tb,,,,,,,,
/home/jonas/git/MiPro-XG-V1/src/Hardware/VivadoProject/MiPro-V1.srcs/sim_1/new/top_TB.vhd,1741343615,vhdl,,,,top_tb,,,,,,,,
