

================================================================
== Vivado HLS Report for 'store_output_buffer'
================================================================
* Date:           Sat Jun 21 11:37:57 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        kernel
* Solution:       kernel
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         2|          1|          1|    16|    yes   |
        |- Loop 2  |   33|   33|         3|          1|          1|    32|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     63|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|      94|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      94|     79|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------+--------------------------------+---------+------+-----+------+-------------+
    |    Memory    |             Module             | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------------+---------+------+-----+------+-------------+
    |int_buffer_U  |store_output_buffer_int_buffer  |        1|    32|   32|     1|         1024|
    +--------------+--------------------------------+---------+------+-----+------+-------------+
    |Total         |                                |        1|    32|   32|     1|         1024|
    +--------------+--------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_186_p2          |     +    |      0|  0|   5|           5|           1|
    |indvar_next_fu_259_p2  |     +    |      0|  0|   6|           6|           1|
    |tmp_fu_229_p2          |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_95          |    and   |      0|  0|   1|           1|           1|
    |exitcond5_fu_253_p2    |   icmp   |      0|  0|   7|           6|           7|
    |exitcond_fu_180_p2     |   icmp   |      0|  0|   6|           5|           6|
    |isIter0_fu_270_p2      |   icmp   |      0|  0|   6|           6|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  63|          61|          49|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |i_reg_157            |   5|          2|    5|         10|
    |indvar_reg_168       |   6|          2|    6|         12|
    |int_buffer_address0  |   5|          3|    5|         15|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  16|          7|   16|         37|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0                   |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                   |   1|    1|          0|
    |ap_reg_ppiten_pp1_it2                   |   1|    1|          0|
    |ap_reg_ppstg_exitcond5_reg_320_pp1_it1  |   1|    1|          0|
    |ap_reg_ppstg_isIter0_reg_334_pp1_it1    |   1|    1|          0|
    |bus_addr_reg_315                        |  30|   32|          2|
    |exitcond5_reg_320                       |   1|    1|          0|
    |exitcond_reg_286                        |   1|    1|          0|
    |i_reg_157                               |   5|    5|          0|
    |indvar_reg_168                          |   6|    6|          0|
    |int_buffer_load_reg_338                 |  32|   32|          0|
    |isIter0_reg_334                         |   1|    1|          0|
    |tmp_22_reg_300                          |   4|    4|          0|
    |tmp_23_reg_305                          |   4|    5|          1|
    +----------------------------------------+----+-----+-----------+
    |Total                                   |  94|   97|          3|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | store_output_buffer | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | store_output_buffer | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | store_output_buffer | return value |
|ap_done                    | out |    1| ap_ctrl_hs | store_output_buffer | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | store_output_buffer | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | store_output_buffer | return value |
|offset                     |  in |   32|   ap_none  |        offset       |    scalar    |
|buffer_min_idx_V_address0  | out |    4|  ap_memory |   buffer_min_idx_V  |     array    |
|buffer_min_idx_V_ce0       | out |    1|  ap_memory |   buffer_min_idx_V  |     array    |
|buffer_min_idx_V_q0        |  in |    8|  ap_memory |   buffer_min_idx_V  |     array    |
|buffer_sum_sq_address0     | out |    4|  ap_memory |    buffer_sum_sq    |     array    |
|buffer_sum_sq_ce0          | out |    1|  ap_memory |    buffer_sum_sq    |     array    |
|buffer_sum_sq_q0           |  in |   32|  ap_memory |    buffer_sum_sq    |     array    |
|address                    |  in |   32|   ap_none  |       address       |    scalar    |
|bus_r_req_din              | out |    1|   ap_bus   |        bus_r        |    pointer   |
|bus_r_req_full_n           |  in |    1|   ap_bus   |        bus_r        |    pointer   |
|bus_r_req_write            | out |    1|   ap_bus   |        bus_r        |    pointer   |
|bus_r_rsp_empty_n          |  in |    1|   ap_bus   |        bus_r        |    pointer   |
|bus_r_rsp_read             | out |    1|   ap_bus   |        bus_r        |    pointer   |
|bus_r_address              | out |   32|   ap_bus   |        bus_r        |    pointer   |
|bus_r_datain               |  in |   32|   ap_bus   |        bus_r        |    pointer   |
|bus_r_dataout              | out |   32|   ap_bus   |        bus_r        |    pointer   |
|bus_r_size                 | out |   32|   ap_bus   |        bus_r        |    pointer   |
+---------------------------+-----+-----+------------+---------------------+--------------+

