#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar 13 13:38:33 2024
# Process ID: 176199
# Current directory: /home/bl605/ASoC/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc
# Command line: xsim -mode tcl -source {xsim.dir/tb_fsic_xelab/xsim_script.tcl}
# Log file: /home/bl605/ASoC/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc/xsim.log
# Journal file: /home/bl605/ASoC/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc/xsim.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3398.031 MHz, CPU Physical cores: 8, Host memory: 33615 MB
#-----------------------------------------------------------
source xsim.dir/tb_fsic_xelab/xsim_script.tcl
# xsim {tb_fsic_xelab} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ps
open_wave_config /home/bl605/ASoC/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc/tb_fsic_xelab.wcfg
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/idx1 was not found in the design.
WARNING: Simulation object /tb_fsic/idx2 was not found in the design.
WARNING: Simulation object /tb_fsic/idx3 was not found in the design.
WARNING: Simulation object /tb_fsic/idx6 was not found in the design.
WARNING: Simulation object /tb_fsic/CoreClkPhaseLoop was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_edgedetect_done was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/edgedetect_done was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/rd_state was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/rd_next_state was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_widthIn was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_heightIn was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_sw_in was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_rst was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/crc32_stream_in was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/crc32_stream_out was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_crc32_stream_in was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_crc32_stream_out was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all
soc_fir: initialize fir from soc side
fsic_system_initial: initial fsic system
                 140=> soc POR Assert
                 140=> fpga POR Assert
                 140=> fpga reset Assert
                 180=> soc POR De-Assert
                 180=> fpga POR De-Assert
                 220=> fpga reset De-Assert
                 285=> fpga_as_to_is_init done
                 325=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                 525=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 525=> soc rxen_ctl=1
                 525=> fpga rxen_ctl=1
                 965=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                1125=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                1125=> soc txen_ctl=1
                1125=> fpga txen_ctl=1
-----------------
change_user_prj: change user project
                1565=> soc_cfg_write : wbs_adr=30005000, wbs_sel=0001, wbs_wdata=00000001
                1805=> soc_cfg_read : wbs_adr=30005000, wbs_sel=0001
                1805=> soc wishbone read data result : send soc_cfg_read_event
                1805=> soc_cfg_read : got soc_cfg_read_event
                1805=> change_user_project [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
check_idle: check ap_idle
                2045=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=0001
                2045=> soc wishbone read data result : send soc_cfg_read_event
                2045=> soc_up_cfg_read : got soc_cfg_read_event
-----------------
send_data_length: send data length
                2325=> soc_up_cfg_write : wbs_adr=30000010, wbs_sel=0001, wbs_wdata=00000040
-----------------
send_data_length: send data length
                2605=> soc_up_cfg_write : wbs_adr=30000020, wbs_sel=1111, wbs_wdata=00000000
                2885=> soc_up_cfg_write : wbs_adr=30000024, wbs_sel=1111, wbs_wdata=fffffff6
                3165=> soc_up_cfg_write : wbs_adr=30000028, wbs_sel=1111, wbs_wdata=fffffff7
                3445=> soc_up_cfg_write : wbs_adr=3000002c, wbs_sel=1111, wbs_wdata=00000017
                3725=> soc_up_cfg_write : wbs_adr=30000030, wbs_sel=1111, wbs_wdata=00000038
                4005=> soc_up_cfg_write : wbs_adr=30000034, wbs_sel=1111, wbs_wdata=0000003f
                4285=> soc_up_cfg_write : wbs_adr=30000038, wbs_sel=1111, wbs_wdata=00000038
                4565=> soc_up_cfg_write : wbs_adr=3000003c, wbs_sel=1111, wbs_wdata=00000017
                4845=> soc_up_cfg_write : wbs_adr=30000040, wbs_sel=1111, wbs_wdata=fffffff7
                5125=> soc_up_cfg_write : wbs_adr=30000044, wbs_sel=1111, wbs_wdata=fffffff6
                5405=> soc_up_cfg_write : wbs_adr=30000048, wbs_sel=1111, wbs_wdata=00000000
-----------------
check_data_length: check data length
                5645=> soc_up_cfg_read : wbs_adr=30000010, wbs_sel=1111
                5645=> soc wishbone read data result : send soc_cfg_read_event
                5645=> soc_up_cfg_read : got soc_cfg_read_event
                5645=> check_data_length [PASS] cfg_read_data_expect_value=00000040, cfg_read_data_captured=00000040
-----------------
check_tap_data: check tap data
                5925=> soc_up_cfg_read : wbs_adr=30000020, wbs_sel=1111
                5925=> soc wishbone read data result : send soc_cfg_read_event
                5925=> soc_up_cfg_read : got soc_cfg_read_event
                5925=> check_tap_data [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
                6205=> soc_up_cfg_read : wbs_adr=30000024, wbs_sel=1111
                6205=> soc wishbone read data result : send soc_cfg_read_event
                6205=> soc_up_cfg_read : got soc_cfg_read_event
                6205=> check_tap_data [PASS] cfg_read_data_expect_value=fffffff6, cfg_read_data_captured=fffffff6
                6485=> soc_up_cfg_read : wbs_adr=30000028, wbs_sel=1111
                6485=> soc wishbone read data result : send soc_cfg_read_event
                6485=> soc_up_cfg_read : got soc_cfg_read_event
                6485=> check_tap_data [PASS] cfg_read_data_expect_value=fffffff7, cfg_read_data_captured=fffffff7
                6765=> soc_up_cfg_read : wbs_adr=3000002c, wbs_sel=1111
                6765=> soc wishbone read data result : send soc_cfg_read_event
                6765=> soc_up_cfg_read : got soc_cfg_read_event
                6765=> check_tap_data [PASS] cfg_read_data_expect_value=00000017, cfg_read_data_captured=00000017
                7045=> soc_up_cfg_read : wbs_adr=30000030, wbs_sel=1111
                7045=> soc wishbone read data result : send soc_cfg_read_event
                7045=> soc_up_cfg_read : got soc_cfg_read_event
                7045=> check_tap_data [PASS] cfg_read_data_expect_value=00000038, cfg_read_data_captured=00000038
                7325=> soc_up_cfg_read : wbs_adr=30000034, wbs_sel=1111
                7325=> soc wishbone read data result : send soc_cfg_read_event
                7325=> soc_up_cfg_read : got soc_cfg_read_event
                7325=> check_tap_data [PASS] cfg_read_data_expect_value=0000003f, cfg_read_data_captured=0000003f
                7605=> soc_up_cfg_read : wbs_adr=30000038, wbs_sel=1111
                7605=> soc wishbone read data result : send soc_cfg_read_event
                7605=> soc_up_cfg_read : got soc_cfg_read_event
                7605=> check_tap_data [PASS] cfg_read_data_expect_value=00000038, cfg_read_data_captured=00000038
                7885=> soc_up_cfg_read : wbs_adr=3000003c, wbs_sel=1111
                7885=> soc wishbone read data result : send soc_cfg_read_event
                7885=> soc_up_cfg_read : got soc_cfg_read_event
                7885=> check_tap_data [PASS] cfg_read_data_expect_value=00000017, cfg_read_data_captured=00000017
                8165=> soc_up_cfg_read : wbs_adr=30000040, wbs_sel=1111
                8165=> soc wishbone read data result : send soc_cfg_read_event
                8165=> soc_up_cfg_read : got soc_cfg_read_event
                8165=> check_tap_data [PASS] cfg_read_data_expect_value=fffffff7, cfg_read_data_captured=fffffff7
                8445=> soc_up_cfg_read : wbs_adr=30000044, wbs_sel=1111
                8445=> soc wishbone read data result : send soc_cfg_read_event
                8445=> soc_up_cfg_read : got soc_cfg_read_event
                8445=> check_tap_data [PASS] cfg_read_data_expect_value=fffffff6, cfg_read_data_captured=fffffff6
                8725=> soc_up_cfg_read : wbs_adr=30000048, wbs_sel=1111
                8725=> soc wishbone read data result : send soc_cfg_read_event
                8725=> soc_up_cfg_read : got soc_cfg_read_event
                8725=> check_tap_data [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
fir_start: set ap_start
                9005=> soc_up_cfg_write : wbs_adr=30000000, wbs_sel=0001, wbs_wdata=00000001
-----------------
send_data_x: send data x
                9045=> fpga_axis_req send data, fpga_as_is_tupsb = 00000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000000
                9085=> fpga_axis_req send data, fpga_as_is_tupsb = 00001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000001
                9125=> fpga_axis_req send data, fpga_as_is_tupsb = 00010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000002
                9165=> fpga_axis_req send data, fpga_as_is_tupsb = 00011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000003
                9205=> fpga_axis_req send data, fpga_as_is_tupsb = 00100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000004
                9245=> fpga_axis_req send data, fpga_as_is_tupsb = 00101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000005
                9285=> fpga_axis_req send data, fpga_as_is_tupsb = 00110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000006
                9325=> fpga_axis_req send data, fpga_as_is_tupsb = 00111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000007
                9365=> fpga_axis_req send data, fpga_as_is_tupsb = 01000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000008
                9405=> fpga_axis_req send data, fpga_as_is_tupsb = 01001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000009
                9445=> fpga_axis_req send data, fpga_as_is_tupsb = 01010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000a
                9485=> fpga_axis_req send data, fpga_as_is_tupsb = 01011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000b
                9525=> fpga_axis_req send data, fpga_as_is_tupsb = 01100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000c
                9565=> fpga_axis_req send data, fpga_as_is_tupsb = 01101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000d
                9605=> fpga_axis_req send data, fpga_as_is_tupsb = 01110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000e
                9645=> fpga_axis_req send data, fpga_as_is_tupsb = 01111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000f
                9685=> fpga_axis_req send data, fpga_as_is_tupsb = 10000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000010
               14565=> fpga_axis_req send data, fpga_as_is_tupsb = 10001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000011
               14605=> fpga_axis_req send data, fpga_as_is_tupsb = 10010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000012
               14645=> fpga_axis_req send data, fpga_as_is_tupsb = 10011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000013
               14685=> fpga_axis_req send data, fpga_as_is_tupsb = 10100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000014
               14725=> fpga_axis_req send data, fpga_as_is_tupsb = 10101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000015
               14765=> fpga_axis_req send data, fpga_as_is_tupsb = 10110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000016
               14805=> fpga_axis_req send data, fpga_as_is_tupsb = 10111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000017
               14845=> fpga_axis_req send data, fpga_as_is_tupsb = 11000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000018
               14885=> fpga_axis_req send data, fpga_as_is_tupsb = 11001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000019
               19605=> fpga_axis_req send data, fpga_as_is_tupsb = 11010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001a
               19645=> fpga_axis_req send data, fpga_as_is_tupsb = 11011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001b
               19685=> fpga_axis_req send data, fpga_as_is_tupsb = 11100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001c
               19725=> fpga_axis_req send data, fpga_as_is_tupsb = 11101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001d
               19765=> fpga_axis_req send data, fpga_as_is_tupsb = 11110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001e
               19805=> fpga_axis_req send data, fpga_as_is_tupsb = 11111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001f
               19845=> fpga_axis_req send data, fpga_as_is_tupsb = 00000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000020
               19885=> fpga_axis_req send data, fpga_as_is_tupsb = 00001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000021
               19925=> fpga_axis_req send data, fpga_as_is_tupsb = 00010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000022
               24645=> fpga_axis_req send data, fpga_as_is_tupsb = 00011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000023
               24685=> fpga_axis_req send data, fpga_as_is_tupsb = 00100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000024
               24725=> fpga_axis_req send data, fpga_as_is_tupsb = 00101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000025
               24765=> fpga_axis_req send data, fpga_as_is_tupsb = 00110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000026
               24805=> fpga_axis_req send data, fpga_as_is_tupsb = 00111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000027
               24845=> fpga_axis_req send data, fpga_as_is_tupsb = 01000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000028
               24885=> fpga_axis_req send data, fpga_as_is_tupsb = 01001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000029
               24925=> fpga_axis_req send data, fpga_as_is_tupsb = 01010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002a
               24965=> fpga_axis_req send data, fpga_as_is_tupsb = 01011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002b
               29685=> fpga_axis_req send data, fpga_as_is_tupsb = 01100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002c
               29725=> fpga_axis_req send data, fpga_as_is_tupsb = 01101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002d
               29765=> fpga_axis_req send data, fpga_as_is_tupsb = 01110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002e
               29805=> fpga_axis_req send data, fpga_as_is_tupsb = 01111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002f
               29845=> fpga_axis_req send data, fpga_as_is_tupsb = 10000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000030
               29885=> fpga_axis_req send data, fpga_as_is_tupsb = 10001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000031
               29925=> fpga_axis_req send data, fpga_as_is_tupsb = 10010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000032
               29965=> fpga_axis_req send data, fpga_as_is_tupsb = 10011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000033
               30005=> fpga_axis_req send data, fpga_as_is_tupsb = 10100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000034
               34725=> fpga_axis_req send data, fpga_as_is_tupsb = 10101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000035
               34765=> fpga_axis_req send data, fpga_as_is_tupsb = 10110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000036
               34805=> fpga_axis_req send data, fpga_as_is_tupsb = 10111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000037
               34845=> fpga_axis_req send data, fpga_as_is_tupsb = 11000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000038
               34885=> fpga_axis_req send data, fpga_as_is_tupsb = 11001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000039
               34925=> fpga_axis_req send data, fpga_as_is_tupsb = 11010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003a
               34965=> fpga_axis_req send data, fpga_as_is_tupsb = 11011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003b
               35005=> fpga_axis_req send data, fpga_as_is_tupsb = 11100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003c
               35045=> fpga_axis_req send data, fpga_as_is_tupsb = 11101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003d
               39765=> fpga_axis_req send data, fpga_as_is_tupsb = 11110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003e
               39805=> fpga_axis_req send data, fpga_as_is_tupsb = 11111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 1, fpga_as_is_tdata = 0000003f
               39845=> wait for soc_to_fpga_axis_event
               45245=> soc_to_fpga_axis_expect_count =  64
               45245=> soc_to_fpga_axis_captured_count =  64
-----------------
check_data_y: check data y
               45245=> check_data_y [PASS] soc_to_fpga_axis_expect_count =  64, soc_to_fpga_axis_captured_count =  64
               45245=> check_data_y [PASS] index=         0, soc_to_fpga_axis_expect_value[         0] = 000000000000, soc_to_fpga_axis_captured[         0]  = 000000000000
               45245=> check_data_y [PASS] index=         1, soc_to_fpga_axis_expect_value[         1] = 020000000000, soc_to_fpga_axis_captured[         1]  = 020000000000
               45245=> check_data_y [PASS] index=         2, soc_to_fpga_axis_expect_value[         2] = 0400fffffff6, soc_to_fpga_axis_captured[         2]  = 0400fffffff6
               45245=> check_data_y [PASS] index=         3, soc_to_fpga_axis_expect_value[         3] = 0600ffffffe3, soc_to_fpga_axis_captured[         3]  = 0600ffffffe3
               45245=> check_data_y [PASS] index=         4, soc_to_fpga_axis_expect_value[         4] = 0800ffffffe7, soc_to_fpga_axis_captured[         4]  = 0800ffffffe7
               45245=> check_data_y [PASS] index=         5, soc_to_fpga_axis_expect_value[         5] = 0a0000000023, soc_to_fpga_axis_captured[         5]  = 0a0000000023
               45245=> check_data_y [PASS] index=         6, soc_to_fpga_axis_expect_value[         6] = 0c000000009e, soc_to_fpga_axis_captured[         6]  = 0c000000009e
               45245=> check_data_y [PASS] index=         7, soc_to_fpga_axis_expect_value[         7] = 0e0000000151, soc_to_fpga_axis_captured[         7]  = 0e0000000151
               45245=> check_data_y [PASS] index=         8, soc_to_fpga_axis_expect_value[         8] = 10000000021b, soc_to_fpga_axis_captured[         8]  = 10000000021b
               45245=> check_data_y [PASS] index=         9, soc_to_fpga_axis_expect_value[         9] = 1200000002dc, soc_to_fpga_axis_captured[         9]  = 1200000002dc
               45245=> check_data_y [PASS] index=        10, soc_to_fpga_axis_expect_value[        10] = 140000000393, soc_to_fpga_axis_captured[        10]  = 140000000393
               45245=> check_data_y [PASS] index=        11, soc_to_fpga_axis_expect_value[        11] = 16000000044a, soc_to_fpga_axis_captured[        11]  = 16000000044a
               45245=> check_data_y [PASS] index=        12, soc_to_fpga_axis_expect_value[        12] = 180000000501, soc_to_fpga_axis_captured[        12]  = 180000000501
               45245=> check_data_y [PASS] index=        13, soc_to_fpga_axis_expect_value[        13] = 1a00000005b8, soc_to_fpga_axis_captured[        13]  = 1a00000005b8
               45245=> check_data_y [PASS] index=        14, soc_to_fpga_axis_expect_value[        14] = 1c000000066f, soc_to_fpga_axis_captured[        14]  = 1c000000066f
               45245=> check_data_y [PASS] index=        15, soc_to_fpga_axis_expect_value[        15] = 1e0000000726, soc_to_fpga_axis_captured[        15]  = 1e0000000726
               45245=> check_data_y [PASS] index=        16, soc_to_fpga_axis_expect_value[        16] = 2000000007dd, soc_to_fpga_axis_captured[        16]  = 2000000007dd
               45245=> check_data_y [PASS] index=        17, soc_to_fpga_axis_expect_value[        17] = 220000000894, soc_to_fpga_axis_captured[        17]  = 220000000894
               45245=> check_data_y [PASS] index=        18, soc_to_fpga_axis_expect_value[        18] = 24000000094b, soc_to_fpga_axis_captured[        18]  = 24000000094b
               45245=> check_data_y [PASS] index=        19, soc_to_fpga_axis_expect_value[        19] = 260000000a02, soc_to_fpga_axis_captured[        19]  = 260000000a02
               45245=> check_data_y [PASS] index=        20, soc_to_fpga_axis_expect_value[        20] = 280000000ab9, soc_to_fpga_axis_captured[        20]  = 280000000ab9
               45245=> check_data_y [PASS] index=        21, soc_to_fpga_axis_expect_value[        21] = 2a0000000b70, soc_to_fpga_axis_captured[        21]  = 2a0000000b70
               45245=> check_data_y [PASS] index=        22, soc_to_fpga_axis_expect_value[        22] = 2c0000000c27, soc_to_fpga_axis_captured[        22]  = 2c0000000c27
               45245=> check_data_y [PASS] index=        23, soc_to_fpga_axis_expect_value[        23] = 2e0000000cde, soc_to_fpga_axis_captured[        23]  = 2e0000000cde
               45245=> check_data_y [PASS] index=        24, soc_to_fpga_axis_expect_value[        24] = 300000000d95, soc_to_fpga_axis_captured[        24]  = 300000000d95
               45245=> check_data_y [PASS] index=        25, soc_to_fpga_axis_expect_value[        25] = 320000000e4c, soc_to_fpga_axis_captured[        25]  = 320000000e4c
               45245=> check_data_y [PASS] index=        26, soc_to_fpga_axis_expect_value[        26] = 340000000f03, soc_to_fpga_axis_captured[        26]  = 340000000f03
               45245=> check_data_y [PASS] index=        27, soc_to_fpga_axis_expect_value[        27] = 360000000fba, soc_to_fpga_axis_captured[        27]  = 360000000fba
               45245=> check_data_y [PASS] index=        28, soc_to_fpga_axis_expect_value[        28] = 380000001071, soc_to_fpga_axis_captured[        28]  = 380000001071
               45245=> check_data_y [PASS] index=        29, soc_to_fpga_axis_expect_value[        29] = 3a0000001128, soc_to_fpga_axis_captured[        29]  = 3a0000001128
               45245=> check_data_y [PASS] index=        30, soc_to_fpga_axis_expect_value[        30] = 3c00000011df, soc_to_fpga_axis_captured[        30]  = 3c00000011df
               45245=> check_data_y [PASS] index=        31, soc_to_fpga_axis_expect_value[        31] = 3e0000001296, soc_to_fpga_axis_captured[        31]  = 3e0000001296
               45245=> check_data_y [PASS] index=        32, soc_to_fpga_axis_expect_value[        32] = 00000000134d, soc_to_fpga_axis_captured[        32]  = 00000000134d
               45245=> check_data_y [PASS] index=        33, soc_to_fpga_axis_expect_value[        33] = 020000001404, soc_to_fpga_axis_captured[        33]  = 020000001404
               45245=> check_data_y [PASS] index=        34, soc_to_fpga_axis_expect_value[        34] = 0400000014bb, soc_to_fpga_axis_captured[        34]  = 0400000014bb
               45245=> check_data_y [PASS] index=        35, soc_to_fpga_axis_expect_value[        35] = 060000001572, soc_to_fpga_axis_captured[        35]  = 060000001572
               45245=> check_data_y [PASS] index=        36, soc_to_fpga_axis_expect_value[        36] = 080000001629, soc_to_fpga_axis_captured[        36]  = 080000001629
               45245=> check_data_y [PASS] index=        37, soc_to_fpga_axis_expect_value[        37] = 0a00000016e0, soc_to_fpga_axis_captured[        37]  = 0a00000016e0
               45245=> check_data_y [PASS] index=        38, soc_to_fpga_axis_expect_value[        38] = 0c0000001797, soc_to_fpga_axis_captured[        38]  = 0c0000001797
               45245=> check_data_y [PASS] index=        39, soc_to_fpga_axis_expect_value[        39] = 0e000000184e, soc_to_fpga_axis_captured[        39]  = 0e000000184e
               45245=> check_data_y [PASS] index=        40, soc_to_fpga_axis_expect_value[        40] = 100000001905, soc_to_fpga_axis_captured[        40]  = 100000001905
               45245=> check_data_y [PASS] index=        41, soc_to_fpga_axis_expect_value[        41] = 1200000019bc, soc_to_fpga_axis_captured[        41]  = 1200000019bc
               45245=> check_data_y [PASS] index=        42, soc_to_fpga_axis_expect_value[        42] = 140000001a73, soc_to_fpga_axis_captured[        42]  = 140000001a73
               45245=> check_data_y [PASS] index=        43, soc_to_fpga_axis_expect_value[        43] = 160000001b2a, soc_to_fpga_axis_captured[        43]  = 160000001b2a
               45245=> check_data_y [PASS] index=        44, soc_to_fpga_axis_expect_value[        44] = 180000001be1, soc_to_fpga_axis_captured[        44]  = 180000001be1
               45245=> check_data_y [PASS] index=        45, soc_to_fpga_axis_expect_value[        45] = 1a0000001c98, soc_to_fpga_axis_captured[        45]  = 1a0000001c98
               45245=> check_data_y [PASS] index=        46, soc_to_fpga_axis_expect_value[        46] = 1c0000001d4f, soc_to_fpga_axis_captured[        46]  = 1c0000001d4f
               45245=> check_data_y [PASS] index=        47, soc_to_fpga_axis_expect_value[        47] = 1e0000001e06, soc_to_fpga_axis_captured[        47]  = 1e0000001e06
               45245=> check_data_y [PASS] index=        48, soc_to_fpga_axis_expect_value[        48] = 200000001ebd, soc_to_fpga_axis_captured[        48]  = 200000001ebd
               45245=> check_data_y [PASS] index=        49, soc_to_fpga_axis_expect_value[        49] = 220000001f74, soc_to_fpga_axis_captured[        49]  = 220000001f74
               45245=> check_data_y [PASS] index=        50, soc_to_fpga_axis_expect_value[        50] = 24000000202b, soc_to_fpga_axis_captured[        50]  = 24000000202b
               45245=> check_data_y [PASS] index=        51, soc_to_fpga_axis_expect_value[        51] = 2600000020e2, soc_to_fpga_axis_captured[        51]  = 2600000020e2
               45245=> check_data_y [PASS] index=        52, soc_to_fpga_axis_expect_value[        52] = 280000002199, soc_to_fpga_axis_captured[        52]  = 280000002199
               45245=> check_data_y [PASS] index=        53, soc_to_fpga_axis_expect_value[        53] = 2a0000002250, soc_to_fpga_axis_captured[        53]  = 2a0000002250
               45245=> check_data_y [PASS] index=        54, soc_to_fpga_axis_expect_value[        54] = 2c0000002307, soc_to_fpga_axis_captured[        54]  = 2c0000002307
               45245=> check_data_y [PASS] index=        55, soc_to_fpga_axis_expect_value[        55] = 2e00000023be, soc_to_fpga_axis_captured[        55]  = 2e00000023be
               45245=> check_data_y [PASS] index=        56, soc_to_fpga_axis_expect_value[        56] = 300000002475, soc_to_fpga_axis_captured[        56]  = 300000002475
               45245=> check_data_y [PASS] index=        57, soc_to_fpga_axis_expect_value[        57] = 32000000252c, soc_to_fpga_axis_captured[        57]  = 32000000252c
               45245=> check_data_y [PASS] index=        58, soc_to_fpga_axis_expect_value[        58] = 3400000025e3, soc_to_fpga_axis_captured[        58]  = 3400000025e3
               45245=> check_data_y [PASS] index=        59, soc_to_fpga_axis_expect_value[        59] = 36000000269a, soc_to_fpga_axis_captured[        59]  = 36000000269a
               45245=> check_data_y [PASS] index=        60, soc_to_fpga_axis_expect_value[        60] = 380000002751, soc_to_fpga_axis_captured[        60]  = 380000002751
               45245=> check_data_y [PASS] index=        61, soc_to_fpga_axis_expect_value[        61] = 3a0000002808, soc_to_fpga_axis_captured[        61]  = 3a0000002808
               45245=> check_data_y [PASS] index=        62, soc_to_fpga_axis_expect_value[        62] = 3c00000028bf, soc_to_fpga_axis_captured[        62]  = 3c00000028bf
               45245=> check_data_y [PASS] index=        63, soc_to_fpga_axis_expect_value[        63] = 3e0100002976, soc_to_fpga_axis_captured[        63]  = 3e0100002976
check_ap: check ap
               45485=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=0001
               45485=> soc wishbone read data result : send soc_cfg_read_event
               45485=> soc_up_cfg_read : got soc_cfg_read_event
               45485=> check_tap_data [PASS] cfg_read_data_expect_value=00000006, cfg_read_data_captured=00000006
-----------------
=============================================================================================
=============================================================================================
=============================================================================================
               45885=> soc final result [PASS], check_cnt = 0079, error_cnt = 0000
=============================================================================================
=============================================================================================
=============================================================================================
fpga_fir: initialize fir from fpga side
fsic_system_initial: initial fsic system
               46025=> soc POR Assert
               46025=> fpga POR Assert
               46025=> fpga reset Assert
               46065=> soc POR De-Assert
               46065=> fpga POR De-Assert
               46105=> fpga reset De-Assert
               46165=> fpga_as_to_is_init done
               46205=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               46405=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               46405=> soc rxen_ctl=1
               46405=> fpga rxen_ctl=1
               46845=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               47005=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               47005=> soc txen_ctl=1
               47005=> fpga txen_ctl=1
-----------------
change_user_prj: change user project
               47245=> fpga_axilite_write_req in address phase = 10005000 - tvalid
               47285=> fpga_axilite_write_req in address phase = 10005000 - transfer
               47285=> fpga_axilite_write_req in data phase = 00000001 - tvalid
               47325=> fpga_axilite_write_req in data phase = 00000001 - transfer
               51365=> fpga_axilite_read_req in address req phase = 30005000 - tvalid
               51405=> fpga_axilite_read_req in address req phase = 30005000 - transfer
               51405=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
               52325=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =xxxxxxxx, fpga_is_as_tdata=00000001
               52325=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000001, fpga_is_as_tdata=00000001
               52325=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               52325=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
               52325=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000001
               52325=> change_user_prj [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000001, soc_to_fpga_axilite_read_cpl_captured=00000001
-----------------
check_idle: check ap_idle
               52365=> fpga_axilite_read_req in address req phase = 30000000 - tvalid
               52405=> fpga_axilite_read_req in address req phase = 30000000 - transfer
               52405=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
               53325=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000001, fpga_is_as_tdata=00000004
               53325=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000004, fpga_is_as_tdata=00000004
               53325=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               53325=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
               53325=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000004
-----------------
send_data_length: send data length
               53365=> fpga_axilite_write_req in address phase = 10000010 - tvalid
               53405=> fpga_axilite_write_req in address phase = 10000010 - transfer
               53405=> fpga_axilite_write_req in data phase = 00000040 - tvalid
               53445=> fpga_axilite_write_req in data phase = 00000040 - transfer
-----------------
send_data_length: send data length
               57485=> fpga_axilite_write_req in address phase = f0000020 - tvalid
               57525=> fpga_axilite_write_req in address phase = f0000020 - transfer
               57525=> fpga_axilite_write_req in data phase = 00000000 - tvalid
               57565=> fpga_axilite_write_req in data phase = 00000000 - transfer
               61605=> fpga_axilite_write_req in address phase = f0000024 - tvalid
               61645=> fpga_axilite_write_req in address phase = f0000024 - transfer
               61645=> fpga_axilite_write_req in data phase = fffffff6 - tvalid
               61685=> fpga_axilite_write_req in data phase = fffffff6 - transfer
               65725=> fpga_axilite_write_req in address phase = f0000028 - tvalid
               65765=> fpga_axilite_write_req in address phase = f0000028 - transfer
               65765=> fpga_axilite_write_req in data phase = fffffff7 - tvalid
               65805=> fpga_axilite_write_req in data phase = fffffff7 - transfer
               69845=> fpga_axilite_write_req in address phase = f000002c - tvalid
               69885=> fpga_axilite_write_req in address phase = f000002c - transfer
               69885=> fpga_axilite_write_req in data phase = 00000017 - tvalid
               69925=> fpga_axilite_write_req in data phase = 00000017 - transfer
               73965=> fpga_axilite_write_req in address phase = f0000030 - tvalid
               74005=> fpga_axilite_write_req in address phase = f0000030 - transfer
               74005=> fpga_axilite_write_req in data phase = 00000038 - tvalid
               74045=> fpga_axilite_write_req in data phase = 00000038 - transfer
               78085=> fpga_axilite_write_req in address phase = f0000034 - tvalid
               78125=> fpga_axilite_write_req in address phase = f0000034 - transfer
               78125=> fpga_axilite_write_req in data phase = 0000003f - tvalid
               78165=> fpga_axilite_write_req in data phase = 0000003f - transfer
               82205=> fpga_axilite_write_req in address phase = f0000038 - tvalid
               82245=> fpga_axilite_write_req in address phase = f0000038 - transfer
               82245=> fpga_axilite_write_req in data phase = 00000038 - tvalid
               82285=> fpga_axilite_write_req in data phase = 00000038 - transfer
               86325=> fpga_axilite_write_req in address phase = f000003c - tvalid
               86365=> fpga_axilite_write_req in address phase = f000003c - transfer
               86365=> fpga_axilite_write_req in data phase = 00000017 - tvalid
               86405=> fpga_axilite_write_req in data phase = 00000017 - transfer
               90445=> fpga_axilite_write_req in address phase = f0000040 - tvalid
               90485=> fpga_axilite_write_req in address phase = f0000040 - transfer
               90485=> fpga_axilite_write_req in data phase = fffffff7 - tvalid
               90525=> fpga_axilite_write_req in data phase = fffffff7 - transfer
               94565=> fpga_axilite_write_req in address phase = f0000044 - tvalid
               94605=> fpga_axilite_write_req in address phase = f0000044 - transfer
               94605=> fpga_axilite_write_req in data phase = fffffff6 - tvalid
               94645=> fpga_axilite_write_req in data phase = fffffff6 - transfer
               98685=> fpga_axilite_write_req in address phase = f0000048 - tvalid
               98725=> fpga_axilite_write_req in address phase = f0000048 - transfer
               98725=> fpga_axilite_write_req in data phase = 00000000 - tvalid
               98765=> fpga_axilite_write_req in data phase = 00000000 - transfer
-----------------
check_data_length: check data length
              102805=> fpga_axilite_read_req in address req phase = 30000010 - tvalid
              102845=> fpga_axilite_read_req in address req phase = 30000010 - transfer
              102845=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              103765=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000004, fpga_is_as_tdata=00000040
              103765=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000040, fpga_is_as_tdata=00000040
              103765=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              103765=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              103765=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000040
              103765=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000040, soc_to_fpga_axilite_read_cpl_captured=00000040
-----------------
check_tap_data: check tap data
              103805=> fpga_axilite_read_req in address req phase = 30000020 - tvalid
              103845=> fpga_axilite_read_req in address req phase = 30000020 - transfer
              103845=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              104805=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000040, fpga_is_as_tdata=00000000
              104805=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000000, fpga_is_as_tdata=00000000
              104805=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              104805=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              104805=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000000
              104805=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000000, soc_to_fpga_axilite_read_cpl_captured=00000000
              104845=> fpga_axilite_read_req in address req phase = 30000024 - tvalid
              104885=> fpga_axilite_read_req in address req phase = 30000024 - transfer
              104885=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              105845=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000000, fpga_is_as_tdata=fffffff6
              105845=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =fffffff6, fpga_is_as_tdata=fffffff6
              105845=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              105845=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              105845=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=fffffff6
              105845=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=fffffff6, soc_to_fpga_axilite_read_cpl_captured=fffffff6
              105885=> fpga_axilite_read_req in address req phase = 30000028 - tvalid
              105925=> fpga_axilite_read_req in address req phase = 30000028 - transfer
              105925=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              106885=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =fffffff6, fpga_is_as_tdata=fffffff7
              106885=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =fffffff7, fpga_is_as_tdata=fffffff7
              106885=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              106885=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              106885=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=fffffff7
              106885=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=fffffff7, soc_to_fpga_axilite_read_cpl_captured=fffffff7
              106925=> fpga_axilite_read_req in address req phase = 3000002c - tvalid
              106965=> fpga_axilite_read_req in address req phase = 3000002c - transfer
              106965=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              107925=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =fffffff7, fpga_is_as_tdata=00000017
              107925=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000017, fpga_is_as_tdata=00000017
              107925=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              107925=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              107925=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000017
              107925=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000017, soc_to_fpga_axilite_read_cpl_captured=00000017
              107965=> fpga_axilite_read_req in address req phase = 30000030 - tvalid
              108005=> fpga_axilite_read_req in address req phase = 30000030 - transfer
              108005=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              108965=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000017, fpga_is_as_tdata=00000038
              108965=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000038, fpga_is_as_tdata=00000038
              108965=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              108965=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              108965=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000038
              108965=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000038, soc_to_fpga_axilite_read_cpl_captured=00000038
              109005=> fpga_axilite_read_req in address req phase = 30000034 - tvalid
              109045=> fpga_axilite_read_req in address req phase = 30000034 - transfer
              109045=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              110005=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000038, fpga_is_as_tdata=0000003f
              110005=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =0000003f, fpga_is_as_tdata=0000003f
              110005=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              110005=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              110005=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=0000003f
              110005=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=0000003f, soc_to_fpga_axilite_read_cpl_captured=0000003f
              110045=> fpga_axilite_read_req in address req phase = 30000038 - tvalid
              110085=> fpga_axilite_read_req in address req phase = 30000038 - transfer
              110085=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              111045=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =0000003f, fpga_is_as_tdata=00000038
              111045=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000038, fpga_is_as_tdata=00000038
              111045=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              111045=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              111045=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000038
              111045=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000038, soc_to_fpga_axilite_read_cpl_captured=00000038
              111085=> fpga_axilite_read_req in address req phase = 3000003c - tvalid
              111125=> fpga_axilite_read_req in address req phase = 3000003c - transfer
              111125=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              112085=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000038, fpga_is_as_tdata=00000017
              112085=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000017, fpga_is_as_tdata=00000017
              112085=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              112085=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              112085=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000017
              112085=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000017, soc_to_fpga_axilite_read_cpl_captured=00000017
              112125=> fpga_axilite_read_req in address req phase = 30000040 - tvalid
              112165=> fpga_axilite_read_req in address req phase = 30000040 - transfer
              112165=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              113125=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000017, fpga_is_as_tdata=fffffff7
              113125=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =fffffff7, fpga_is_as_tdata=fffffff7
              113125=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              113125=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              113125=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=fffffff7
              113125=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=fffffff7, soc_to_fpga_axilite_read_cpl_captured=fffffff7
              113165=> fpga_axilite_read_req in address req phase = 30000044 - tvalid
              113205=> fpga_axilite_read_req in address req phase = 30000044 - transfer
              113205=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              114165=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =fffffff7, fpga_is_as_tdata=fffffff6
              114165=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =fffffff6, fpga_is_as_tdata=fffffff6
              114165=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              114165=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              114165=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=fffffff6
              114165=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=fffffff6, soc_to_fpga_axilite_read_cpl_captured=fffffff6
              114205=> fpga_axilite_read_req in address req phase = 30000048 - tvalid
              114245=> fpga_axilite_read_req in address req phase = 30000048 - transfer
              114245=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              115205=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =fffffff6, fpga_is_as_tdata=00000000
              115205=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000000, fpga_is_as_tdata=00000000
              115205=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              115205=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              115205=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000000
              115205=> check_data_length [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000000, soc_to_fpga_axilite_read_cpl_captured=00000000
-----------------
fir_start: set ap_start
              115245=> fpga_axilite_write_req in address phase = 10000000 - tvalid
              115285=> fpga_axilite_write_req in address phase = 10000000 - transfer
              115285=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              115325=> fpga_axilite_write_req in data phase = 00000001 - transfer
-----------------
send_data_x: send data x
              119365=> fpga_axis_req send data, fpga_as_is_tupsb = 00000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000000
              119405=> fpga_axis_req send data, fpga_as_is_tupsb = 00001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000001
              119445=> fpga_axis_req send data, fpga_as_is_tupsb = 00010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000002
              119485=> fpga_axis_req send data, fpga_as_is_tupsb = 00011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000003
              119525=> fpga_axis_req send data, fpga_as_is_tupsb = 00100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000004
              119565=> fpga_axis_req send data, fpga_as_is_tupsb = 00101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000005
              119605=> fpga_axis_req send data, fpga_as_is_tupsb = 00110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000006
              119645=> fpga_axis_req send data, fpga_as_is_tupsb = 00111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000007
              119685=> fpga_axis_req send data, fpga_as_is_tupsb = 01000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000008
              119725=> fpga_axis_req send data, fpga_as_is_tupsb = 01001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000009
              119765=> fpga_axis_req send data, fpga_as_is_tupsb = 01010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000a
              119805=> fpga_axis_req send data, fpga_as_is_tupsb = 01011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000b
              119845=> fpga_axis_req send data, fpga_as_is_tupsb = 01100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000c
              119885=> fpga_axis_req send data, fpga_as_is_tupsb = 01101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000d
              119925=> fpga_axis_req send data, fpga_as_is_tupsb = 01110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000e
              119965=> fpga_axis_req send data, fpga_as_is_tupsb = 01111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000000f
              120005=> fpga_axis_req send data, fpga_as_is_tupsb = 10000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000010
              124885=> fpga_axis_req send data, fpga_as_is_tupsb = 10001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000011
              124925=> fpga_axis_req send data, fpga_as_is_tupsb = 10010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000012
              124965=> fpga_axis_req send data, fpga_as_is_tupsb = 10011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000013
              125005=> fpga_axis_req send data, fpga_as_is_tupsb = 10100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000014
              125045=> fpga_axis_req send data, fpga_as_is_tupsb = 10101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000015
              125085=> fpga_axis_req send data, fpga_as_is_tupsb = 10110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000016
              125125=> fpga_axis_req send data, fpga_as_is_tupsb = 10111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000017
              125165=> fpga_axis_req send data, fpga_as_is_tupsb = 11000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000018
              125205=> fpga_axis_req send data, fpga_as_is_tupsb = 11001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000019
              129925=> fpga_axis_req send data, fpga_as_is_tupsb = 11010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001a
              129965=> fpga_axis_req send data, fpga_as_is_tupsb = 11011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001b
              130005=> fpga_axis_req send data, fpga_as_is_tupsb = 11100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001c
              130045=> fpga_axis_req send data, fpga_as_is_tupsb = 11101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001d
              130085=> fpga_axis_req send data, fpga_as_is_tupsb = 11110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001e
              130125=> fpga_axis_req send data, fpga_as_is_tupsb = 11111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000001f
              130165=> fpga_axis_req send data, fpga_as_is_tupsb = 00000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000020
              130205=> fpga_axis_req send data, fpga_as_is_tupsb = 00001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000021
              130245=> fpga_axis_req send data, fpga_as_is_tupsb = 00010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000022
              134965=> fpga_axis_req send data, fpga_as_is_tupsb = 00011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000023
              135005=> fpga_axis_req send data, fpga_as_is_tupsb = 00100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000024
              135045=> fpga_axis_req send data, fpga_as_is_tupsb = 00101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000025
              135085=> fpga_axis_req send data, fpga_as_is_tupsb = 00110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000026
              135125=> fpga_axis_req send data, fpga_as_is_tupsb = 00111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000027
              135165=> fpga_axis_req send data, fpga_as_is_tupsb = 01000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000028
              135205=> fpga_axis_req send data, fpga_as_is_tupsb = 01001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000029
              135245=> fpga_axis_req send data, fpga_as_is_tupsb = 01010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002a
              135285=> fpga_axis_req send data, fpga_as_is_tupsb = 01011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002b
              140005=> fpga_axis_req send data, fpga_as_is_tupsb = 01100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002c
              140045=> fpga_axis_req send data, fpga_as_is_tupsb = 01101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002d
              140085=> fpga_axis_req send data, fpga_as_is_tupsb = 01110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002e
              140125=> fpga_axis_req send data, fpga_as_is_tupsb = 01111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000002f
              140165=> fpga_axis_req send data, fpga_as_is_tupsb = 10000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000030
              140205=> fpga_axis_req send data, fpga_as_is_tupsb = 10001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000031
              140245=> fpga_axis_req send data, fpga_as_is_tupsb = 10010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000032
              140285=> fpga_axis_req send data, fpga_as_is_tupsb = 10011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000033
              140325=> fpga_axis_req send data, fpga_as_is_tupsb = 10100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000034
              145045=> fpga_axis_req send data, fpga_as_is_tupsb = 10101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000035
              145085=> fpga_axis_req send data, fpga_as_is_tupsb = 10110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000036
              145125=> fpga_axis_req send data, fpga_as_is_tupsb = 10111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000037
              145165=> fpga_axis_req send data, fpga_as_is_tupsb = 11000, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000038
              145205=> fpga_axis_req send data, fpga_as_is_tupsb = 11001, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 00000039
              145245=> fpga_axis_req send data, fpga_as_is_tupsb = 11010, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003a
              145285=> fpga_axis_req send data, fpga_as_is_tupsb = 11011, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003b
              145325=> fpga_axis_req send data, fpga_as_is_tupsb = 11100, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003c
              145365=> fpga_axis_req send data, fpga_as_is_tupsb = 11101, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003d
              150085=> fpga_axis_req send data, fpga_as_is_tupsb = 11110, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0000003e
              150125=> fpga_axis_req send data, fpga_as_is_tupsb = 11111, fpga_as_is_tstrb = 0000, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 1, fpga_as_is_tdata = 0000003f
              150165=> wait for soc_to_fpga_axis_event
              155565=> soc_to_fpga_axis_expect_count =  64
              155565=> soc_to_fpga_axis_captured_count =  64
-----------------
check_data_y: check data y
              155565=> check_data_y [PASS] soc_to_fpga_axis_expect_count =  64, soc_to_fpga_axis_captured_count =  64
              155565=> check_data_y [PASS] index=         0, soc_to_fpga_axis_expect_value[         0] = 000000000000, soc_to_fpga_axis_captured[         0]  = 000000000000
              155565=> check_data_y [PASS] index=         1, soc_to_fpga_axis_expect_value[         1] = 020000000000, soc_to_fpga_axis_captured[         1]  = 020000000000
              155565=> check_data_y [PASS] index=         2, soc_to_fpga_axis_expect_value[         2] = 0400fffffff6, soc_to_fpga_axis_captured[         2]  = 0400fffffff6
              155565=> check_data_y [PASS] index=         3, soc_to_fpga_axis_expect_value[         3] = 0600ffffffe3, soc_to_fpga_axis_captured[         3]  = 0600ffffffe3
              155565=> check_data_y [PASS] index=         4, soc_to_fpga_axis_expect_value[         4] = 0800ffffffe7, soc_to_fpga_axis_captured[         4]  = 0800ffffffe7
              155565=> check_data_y [PASS] index=         5, soc_to_fpga_axis_expect_value[         5] = 0a0000000023, soc_to_fpga_axis_captured[         5]  = 0a0000000023
              155565=> check_data_y [PASS] index=         6, soc_to_fpga_axis_expect_value[         6] = 0c000000009e, soc_to_fpga_axis_captured[         6]  = 0c000000009e
              155565=> check_data_y [PASS] index=         7, soc_to_fpga_axis_expect_value[         7] = 0e0000000151, soc_to_fpga_axis_captured[         7]  = 0e0000000151
              155565=> check_data_y [PASS] index=         8, soc_to_fpga_axis_expect_value[         8] = 10000000021b, soc_to_fpga_axis_captured[         8]  = 10000000021b
              155565=> check_data_y [PASS] index=         9, soc_to_fpga_axis_expect_value[         9] = 1200000002dc, soc_to_fpga_axis_captured[         9]  = 1200000002dc
              155565=> check_data_y [PASS] index=        10, soc_to_fpga_axis_expect_value[        10] = 140000000393, soc_to_fpga_axis_captured[        10]  = 140000000393
              155565=> check_data_y [PASS] index=        11, soc_to_fpga_axis_expect_value[        11] = 16000000044a, soc_to_fpga_axis_captured[        11]  = 16000000044a
              155565=> check_data_y [PASS] index=        12, soc_to_fpga_axis_expect_value[        12] = 180000000501, soc_to_fpga_axis_captured[        12]  = 180000000501
              155565=> check_data_y [PASS] index=        13, soc_to_fpga_axis_expect_value[        13] = 1a00000005b8, soc_to_fpga_axis_captured[        13]  = 1a00000005b8
              155565=> check_data_y [PASS] index=        14, soc_to_fpga_axis_expect_value[        14] = 1c000000066f, soc_to_fpga_axis_captured[        14]  = 1c000000066f
              155565=> check_data_y [PASS] index=        15, soc_to_fpga_axis_expect_value[        15] = 1e0000000726, soc_to_fpga_axis_captured[        15]  = 1e0000000726
              155565=> check_data_y [PASS] index=        16, soc_to_fpga_axis_expect_value[        16] = 2000000007dd, soc_to_fpga_axis_captured[        16]  = 2000000007dd
              155565=> check_data_y [PASS] index=        17, soc_to_fpga_axis_expect_value[        17] = 220000000894, soc_to_fpga_axis_captured[        17]  = 220000000894
              155565=> check_data_y [PASS] index=        18, soc_to_fpga_axis_expect_value[        18] = 24000000094b, soc_to_fpga_axis_captured[        18]  = 24000000094b
              155565=> check_data_y [PASS] index=        19, soc_to_fpga_axis_expect_value[        19] = 260000000a02, soc_to_fpga_axis_captured[        19]  = 260000000a02
              155565=> check_data_y [PASS] index=        20, soc_to_fpga_axis_expect_value[        20] = 280000000ab9, soc_to_fpga_axis_captured[        20]  = 280000000ab9
              155565=> check_data_y [PASS] index=        21, soc_to_fpga_axis_expect_value[        21] = 2a0000000b70, soc_to_fpga_axis_captured[        21]  = 2a0000000b70
              155565=> check_data_y [PASS] index=        22, soc_to_fpga_axis_expect_value[        22] = 2c0000000c27, soc_to_fpga_axis_captured[        22]  = 2c0000000c27
              155565=> check_data_y [PASS] index=        23, soc_to_fpga_axis_expect_value[        23] = 2e0000000cde, soc_to_fpga_axis_captured[        23]  = 2e0000000cde
              155565=> check_data_y [PASS] index=        24, soc_to_fpga_axis_expect_value[        24] = 300000000d95, soc_to_fpga_axis_captured[        24]  = 300000000d95
              155565=> check_data_y [PASS] index=        25, soc_to_fpga_axis_expect_value[        25] = 320000000e4c, soc_to_fpga_axis_captured[        25]  = 320000000e4c
              155565=> check_data_y [PASS] index=        26, soc_to_fpga_axis_expect_value[        26] = 340000000f03, soc_to_fpga_axis_captured[        26]  = 340000000f03
              155565=> check_data_y [PASS] index=        27, soc_to_fpga_axis_expect_value[        27] = 360000000fba, soc_to_fpga_axis_captured[        27]  = 360000000fba
              155565=> check_data_y [PASS] index=        28, soc_to_fpga_axis_expect_value[        28] = 380000001071, soc_to_fpga_axis_captured[        28]  = 380000001071
              155565=> check_data_y [PASS] index=        29, soc_to_fpga_axis_expect_value[        29] = 3a0000001128, soc_to_fpga_axis_captured[        29]  = 3a0000001128
              155565=> check_data_y [PASS] index=        30, soc_to_fpga_axis_expect_value[        30] = 3c00000011df, soc_to_fpga_axis_captured[        30]  = 3c00000011df
              155565=> check_data_y [PASS] index=        31, soc_to_fpga_axis_expect_value[        31] = 3e0000001296, soc_to_fpga_axis_captured[        31]  = 3e0000001296
              155565=> check_data_y [PASS] index=        32, soc_to_fpga_axis_expect_value[        32] = 00000000134d, soc_to_fpga_axis_captured[        32]  = 00000000134d
              155565=> check_data_y [PASS] index=        33, soc_to_fpga_axis_expect_value[        33] = 020000001404, soc_to_fpga_axis_captured[        33]  = 020000001404
              155565=> check_data_y [PASS] index=        34, soc_to_fpga_axis_expect_value[        34] = 0400000014bb, soc_to_fpga_axis_captured[        34]  = 0400000014bb
              155565=> check_data_y [PASS] index=        35, soc_to_fpga_axis_expect_value[        35] = 060000001572, soc_to_fpga_axis_captured[        35]  = 060000001572
              155565=> check_data_y [PASS] index=        36, soc_to_fpga_axis_expect_value[        36] = 080000001629, soc_to_fpga_axis_captured[        36]  = 080000001629
              155565=> check_data_y [PASS] index=        37, soc_to_fpga_axis_expect_value[        37] = 0a00000016e0, soc_to_fpga_axis_captured[        37]  = 0a00000016e0
              155565=> check_data_y [PASS] index=        38, soc_to_fpga_axis_expect_value[        38] = 0c0000001797, soc_to_fpga_axis_captured[        38]  = 0c0000001797
              155565=> check_data_y [PASS] index=        39, soc_to_fpga_axis_expect_value[        39] = 0e000000184e, soc_to_fpga_axis_captured[        39]  = 0e000000184e
              155565=> check_data_y [PASS] index=        40, soc_to_fpga_axis_expect_value[        40] = 100000001905, soc_to_fpga_axis_captured[        40]  = 100000001905
              155565=> check_data_y [PASS] index=        41, soc_to_fpga_axis_expect_value[        41] = 1200000019bc, soc_to_fpga_axis_captured[        41]  = 1200000019bc
              155565=> check_data_y [PASS] index=        42, soc_to_fpga_axis_expect_value[        42] = 140000001a73, soc_to_fpga_axis_captured[        42]  = 140000001a73
              155565=> check_data_y [PASS] index=        43, soc_to_fpga_axis_expect_value[        43] = 160000001b2a, soc_to_fpga_axis_captured[        43]  = 160000001b2a
              155565=> check_data_y [PASS] index=        44, soc_to_fpga_axis_expect_value[        44] = 180000001be1, soc_to_fpga_axis_captured[        44]  = 180000001be1
              155565=> check_data_y [PASS] index=        45, soc_to_fpga_axis_expect_value[        45] = 1a0000001c98, soc_to_fpga_axis_captured[        45]  = 1a0000001c98
              155565=> check_data_y [PASS] index=        46, soc_to_fpga_axis_expect_value[        46] = 1c0000001d4f, soc_to_fpga_axis_captured[        46]  = 1c0000001d4f
              155565=> check_data_y [PASS] index=        47, soc_to_fpga_axis_expect_value[        47] = 1e0000001e06, soc_to_fpga_axis_captured[        47]  = 1e0000001e06
              155565=> check_data_y [PASS] index=        48, soc_to_fpga_axis_expect_value[        48] = 200000001ebd, soc_to_fpga_axis_captured[        48]  = 200000001ebd
              155565=> check_data_y [PASS] index=        49, soc_to_fpga_axis_expect_value[        49] = 220000001f74, soc_to_fpga_axis_captured[        49]  = 220000001f74
              155565=> check_data_y [PASS] index=        50, soc_to_fpga_axis_expect_value[        50] = 24000000202b, soc_to_fpga_axis_captured[        50]  = 24000000202b
              155565=> check_data_y [PASS] index=        51, soc_to_fpga_axis_expect_value[        51] = 2600000020e2, soc_to_fpga_axis_captured[        51]  = 2600000020e2
              155565=> check_data_y [PASS] index=        52, soc_to_fpga_axis_expect_value[        52] = 280000002199, soc_to_fpga_axis_captured[        52]  = 280000002199
              155565=> check_data_y [PASS] index=        53, soc_to_fpga_axis_expect_value[        53] = 2a0000002250, soc_to_fpga_axis_captured[        53]  = 2a0000002250
              155565=> check_data_y [PASS] index=        54, soc_to_fpga_axis_expect_value[        54] = 2c0000002307, soc_to_fpga_axis_captured[        54]  = 2c0000002307
              155565=> check_data_y [PASS] index=        55, soc_to_fpga_axis_expect_value[        55] = 2e00000023be, soc_to_fpga_axis_captured[        55]  = 2e00000023be
              155565=> check_data_y [PASS] index=        56, soc_to_fpga_axis_expect_value[        56] = 300000002475, soc_to_fpga_axis_captured[        56]  = 300000002475
              155565=> check_data_y [PASS] index=        57, soc_to_fpga_axis_expect_value[        57] = 32000000252c, soc_to_fpga_axis_captured[        57]  = 32000000252c
              155565=> check_data_y [PASS] index=        58, soc_to_fpga_axis_expect_value[        58] = 3400000025e3, soc_to_fpga_axis_captured[        58]  = 3400000025e3
              155565=> check_data_y [PASS] index=        59, soc_to_fpga_axis_expect_value[        59] = 36000000269a, soc_to_fpga_axis_captured[        59]  = 36000000269a
              155565=> check_data_y [PASS] index=        60, soc_to_fpga_axis_expect_value[        60] = 380000002751, soc_to_fpga_axis_captured[        60]  = 380000002751
              155565=> check_data_y [PASS] index=        61, soc_to_fpga_axis_expect_value[        61] = 3a0000002808, soc_to_fpga_axis_captured[        61]  = 3a0000002808
              155565=> check_data_y [PASS] index=        62, soc_to_fpga_axis_expect_value[        62] = 3c00000028bf, soc_to_fpga_axis_captured[        62]  = 3c00000028bf
              155565=> check_data_y [PASS] index=        63, soc_to_fpga_axis_expect_value[        63] = 3e0100002976, soc_to_fpga_axis_captured[        63]  = 3e0100002976
check_ap: check ap
              155605=> fpga_axilite_read_req in address req phase = 30000000 - tvalid
              155645=> fpga_axilite_read_req in address req phase = 30000000 - transfer
              155645=> fpga_change_user_prj_read :wait for soc_to_fpga_axilite_read_cpl_event
              156565=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000000, fpga_is_as_tdata=00000006
              156565=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000006, fpga_is_as_tdata=00000006
              156565=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
              156565=> fpga_change_user_prj_read : got soc_to_fpga_axilite_read_cpl_event
              156565=> fpga_change_user_prj_read : soc_to_fpga_axilite_read_cpl_captured=00000006
              156565=> check_ap [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000006, soc_to_fpga_axilite_read_cpl_captured=00000006
-----------------
=============================================================================================
=============================================================================================
=============================================================================================
              156965=> fpga final result [PASS], check_cnt = 0079, error_cnt = 0000
=============================================================================================
=============================================================================================
=============================================================================================
$finish called at time : 156965 ns : File "/home/bl605/ASoC/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tb_fsic.v" Line 432
## quit
INFO: [Common 17-206] Exiting xsim at Wed Mar 13 13:38:44 2024...
