# system info hil_sys on 2023.08.17.05:22:04
system_info:
name,value
DEVICE,10AX115S3F45E2SGE3
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for hil_sys on 2023.08.17.05:22:04
files:
filepath,kind,attributes,module,is_top
sim/hil_sys.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,hil_sys,true
altera_mm_interconnect_1920/sim/hil_sys_altera_mm_interconnect_1920_lsucmba.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,hil_sys_altera_mm_interconnect_1920_lsucmba,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/hil_sys_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/hil_sys_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/hil_sys_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/hil_sys_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_2dfjfwi.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_2dfjfwi,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_wanomoi.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_wanomoi,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_wpsphoq.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_wpsphoq,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_lp7w7iq.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_lp7w7iq,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_cezpthi.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_cezpthi,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_mwbxh2y.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_mwbxh2y,false
altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_oidrqgi.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_router_1921_oidrqgi,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,hil_sys_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_traffic_limiter_191/sim/hil_sys_altera_merlin_traffic_limiter_191_6blplji.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi,false
altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_1923_v7ucnni.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni,false
altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_7oetp4a.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_demultiplexer_1921_7oetp4a,false
altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_dik6jkq.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_demultiplexer_1921_dik6jkq,false
altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_ydc5ava.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_ydc5ava,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_ydc5ava,false
altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_m4jncoa.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_m4jncoa,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_m4jncoa,false
altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_riikcjy.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_demultiplexer_1921_riikcjy,false
altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_el3rhji.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_demultiplexer_1921_el3rhji,false
altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_hgtp4my.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_hgtp4my,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_hgtp4my,false
altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_izhbrhq.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_izhbrhq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_multiplexer_1921_izhbrhq,false
altera_merlin_width_adapter_1920/sim/hil_sys_altera_merlin_width_adapter_1920_jip2oaa.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_width_adapter_1920_jip2oaa,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_width_adapter_1920_jip2oaa,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_width_adapter_1920_jip2oaa,false
altera_merlin_width_adapter_1920/sim/hil_sys_altera_merlin_width_adapter_1920_mct5dja.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_width_adapter_1920_mct5dja,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_width_adapter_1920_mct5dja,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,hil_sys_altera_merlin_width_adapter_1920_mct5dja,false
altera_merlin_traffic_limiter_191/sim/hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya,false
altera_avalon_sc_fifo_1931/sim/hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a,false
altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a,false
altera_avalon_st_pipeline_stage_1930/sim/hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
hil_sys.clock_in,hil_sys_clock_in
hil_sys.jtag_master,jtag_master
hil_sys.mm_master_bfm_0,hil_sys_mm_master_bfm_0
hil_sys.reset_in,hil_sys_reset_in
hil_sys.sc_fifo_0,hil_sys_sc_fifo_0
hil_sys.sink_dma,sink_dma
hil_sys.source_dma,source_dma
hil_sys.test_sink_ram,test_sink_ram
hil_sys.test_source_ram,test_source_ram
hil_sys.mm_interconnect_0,hil_sys_altera_mm_interconnect_1920_lsucmba
hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_translator,hil_sys_altera_merlin_master_translator_192_lykd4la
hil_sys.mm_interconnect_0.jtag_master_master_translator,hil_sys_altera_merlin_master_translator_192_lykd4la
hil_sys.mm_interconnect_0.sink_dma_mm_write_translator,hil_sys_altera_merlin_master_translator_192_lykd4la
hil_sys.mm_interconnect_0.source_dma_mm_read_translator,hil_sys_altera_merlin_master_translator_192_lykd4la
hil_sys.mm_interconnect_0.source_dma_csr_translator,hil_sys_altera_merlin_slave_translator_191_x56fcki
hil_sys.mm_interconnect_0.sink_dma_csr_translator,hil_sys_altera_merlin_slave_translator_191_x56fcki
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_translator,hil_sys_altera_merlin_slave_translator_191_x56fcki
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_translator,hil_sys_altera_merlin_slave_translator_191_x56fcki
hil_sys.mm_interconnect_0.test_source_ram_s1_translator,hil_sys_altera_merlin_slave_translator_191_x56fcki
hil_sys.mm_interconnect_0.test_sink_ram_s1_translator,hil_sys_altera_merlin_slave_translator_191_x56fcki
hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_agent,hil_sys_altera_merlin_master_agent_191_mpbm6tq
hil_sys.mm_interconnect_0.jtag_master_master_agent,hil_sys_altera_merlin_master_agent_191_mpbm6tq
hil_sys.mm_interconnect_0.sink_dma_mm_write_agent,hil_sys_altera_merlin_master_agent_191_mpbm6tq
hil_sys.mm_interconnect_0.source_dma_mm_read_agent,hil_sys_altera_merlin_master_agent_191_mpbm6tq
hil_sys.mm_interconnect_0.source_dma_csr_agent,hil_sys_altera_merlin_slave_agent_191_ncfkfri
hil_sys.mm_interconnect_0.sink_dma_csr_agent,hil_sys_altera_merlin_slave_agent_191_ncfkfri
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_agent,hil_sys_altera_merlin_slave_agent_191_ncfkfri
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_agent,hil_sys_altera_merlin_slave_agent_191_ncfkfri
hil_sys.mm_interconnect_0.test_source_ram_s1_agent,hil_sys_altera_merlin_slave_agent_191_ncfkfri
hil_sys.mm_interconnect_0.test_sink_ram_s1_agent,hil_sys_altera_merlin_slave_agent_191_ncfkfri
hil_sys.mm_interconnect_0.source_dma_csr_agent_rsp_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.sink_dma_csr_agent_rsp_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_agent_rsp_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_agent_rdata_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_agent_rsp_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_agent_rdata_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.test_source_ram_s1_agent_rsp_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.test_sink_ram_s1_agent_rsp_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.router,hil_sys_altera_merlin_router_1921_2dfjfwi
hil_sys.mm_interconnect_0.router_001,hil_sys_altera_merlin_router_1921_2dfjfwi
hil_sys.mm_interconnect_0.router_002,hil_sys_altera_merlin_router_1921_wanomoi
hil_sys.mm_interconnect_0.router_003,hil_sys_altera_merlin_router_1921_wpsphoq
hil_sys.mm_interconnect_0.router_004,hil_sys_altera_merlin_router_1921_lp7w7iq
hil_sys.mm_interconnect_0.router_005,hil_sys_altera_merlin_router_1921_lp7w7iq
hil_sys.mm_interconnect_0.router_006,hil_sys_altera_merlin_router_1921_cezpthi
hil_sys.mm_interconnect_0.router_007,hil_sys_altera_merlin_router_1921_cezpthi
hil_sys.mm_interconnect_0.router_008,hil_sys_altera_merlin_router_1921_mwbxh2y
hil_sys.mm_interconnect_0.router_009,hil_sys_altera_merlin_router_1921_oidrqgi
hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_limiter,hil_sys_altera_merlin_traffic_limiter_191_6blplji
hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya
hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.jtag_master_master_limiter,hil_sys_altera_merlin_traffic_limiter_191_6blplji
hil_sys.mm_interconnect_0.jtag_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya
hil_sys.mm_interconnect_0.jtag_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy
hil_sys.mm_interconnect_0.source_dma_csr_burst_adapter,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi
hil_sys.mm_interconnect_0.source_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a
hil_sys.mm_interconnect_0.source_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
hil_sys.mm_interconnect_0.sink_dma_csr_burst_adapter,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi
hil_sys.mm_interconnect_0.sink_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a
hil_sys.mm_interconnect_0.sink_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
hil_sys.mm_interconnect_0.test_source_ram_s1_burst_adapter,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi
hil_sys.mm_interconnect_0.test_source_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a
hil_sys.mm_interconnect_0.test_source_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
hil_sys.mm_interconnect_0.test_sink_ram_s1_burst_adapter,hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi
hil_sys.mm_interconnect_0.test_sink_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a
hil_sys.mm_interconnect_0.test_sink_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_burst_adapter,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_burst_adapter,hil_sys_altera_merlin_burst_adapter_1923_v7ucnni
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage,hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
hil_sys.mm_interconnect_0.cmd_demux,hil_sys_altera_merlin_demultiplexer_1921_7oetp4a
hil_sys.mm_interconnect_0.cmd_demux_001,hil_sys_altera_merlin_demultiplexer_1921_7oetp4a
hil_sys.mm_interconnect_0.cmd_demux_002,hil_sys_altera_merlin_demultiplexer_1921_dik6jkq
hil_sys.mm_interconnect_0.cmd_demux_003,hil_sys_altera_merlin_demultiplexer_1921_dik6jkq
hil_sys.mm_interconnect_0.cmd_mux,hil_sys_altera_merlin_multiplexer_1921_ydc5ava
hil_sys.mm_interconnect_0.cmd_mux_001,hil_sys_altera_merlin_multiplexer_1921_ydc5ava
hil_sys.mm_interconnect_0.cmd_mux_002,hil_sys_altera_merlin_multiplexer_1921_ydc5ava
hil_sys.mm_interconnect_0.cmd_mux_003,hil_sys_altera_merlin_multiplexer_1921_ydc5ava
hil_sys.mm_interconnect_0.cmd_mux_004,hil_sys_altera_merlin_multiplexer_1921_m4jncoa
hil_sys.mm_interconnect_0.cmd_mux_005,hil_sys_altera_merlin_multiplexer_1921_m4jncoa
hil_sys.mm_interconnect_0.rsp_demux,hil_sys_altera_merlin_demultiplexer_1921_riikcjy
hil_sys.mm_interconnect_0.rsp_demux_001,hil_sys_altera_merlin_demultiplexer_1921_riikcjy
hil_sys.mm_interconnect_0.rsp_demux_002,hil_sys_altera_merlin_demultiplexer_1921_riikcjy
hil_sys.mm_interconnect_0.rsp_demux_003,hil_sys_altera_merlin_demultiplexer_1921_riikcjy
hil_sys.mm_interconnect_0.rsp_demux_004,hil_sys_altera_merlin_demultiplexer_1921_el3rhji
hil_sys.mm_interconnect_0.rsp_demux_005,hil_sys_altera_merlin_demultiplexer_1921_el3rhji
hil_sys.mm_interconnect_0.rsp_mux,hil_sys_altera_merlin_multiplexer_1921_hgtp4my
hil_sys.mm_interconnect_0.rsp_mux_001,hil_sys_altera_merlin_multiplexer_1921_hgtp4my
hil_sys.mm_interconnect_0.rsp_mux_002,hil_sys_altera_merlin_multiplexer_1921_izhbrhq
hil_sys.mm_interconnect_0.rsp_mux_003,hil_sys_altera_merlin_multiplexer_1921_izhbrhq
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_rsp_width_adapter,hil_sys_altera_merlin_width_adapter_1920_jip2oaa
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_rsp_width_adapter,hil_sys_altera_merlin_width_adapter_1920_jip2oaa
hil_sys.mm_interconnect_0.source_dma_descriptor_slave_cmd_width_adapter,hil_sys_altera_merlin_width_adapter_1920_mct5dja
hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_cmd_width_adapter,hil_sys_altera_merlin_width_adapter_1920_mct5dja
hil_sys.rst_controller,altera_reset_controller
hil_sys.rst_controller_001,altera_reset_controller
hil_sys.rst_controller_002,altera_reset_controller
hil_sys.rst_controller_003,altera_reset_controller
hil_sys.rst_controller_004,altera_reset_controller
