Loading test/2-binary/1-Dependent/srl4.hex.txt into RAM
VCD info: dumpfile mips_cpu_bus_tb.vcd opened for output.
TB : INFO : RAM_ACCESS: Read from 0xbfc00000, data: 0x24635ca0
TB : INFO : RAM_ACCESS: Read from 0xbfc00004, data: 0x00031002
TB : INFO : RAM_ACCESS: Read from 0xbfc00008, data: 0x00000008
TB : INFO : RAM_ACCESS: Read from 0xbfc0000c, data: 0x00000000
TB : INFO : RAM_ACCESS: Read from 0x00000000, data: 0x00000000
TB : INFO : register_v0=00005ca0
TB : Finished : active=0
