// Seed: 579899523
program module_0;
  wire [-1 'b0 : 1] id_1;
  assign id_1 = id_1;
  wire id_2;
  ;
endprogram
module module_1 #(
    parameter id_12 = 32'd65,
    parameter id_13 = 32'd60,
    parameter id_6  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12[id_13 :-1],
    _id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire _id_13;
  inout logic [7:0] _id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][id_12 : 1] id_17[id_6  &&  (  id_13  ) : -1 'b0], id_18;
  parameter id_19 = -1 - ~-1;
  assign id_17[-1][-1'b0] = 1;
  logic id_20 = 1, id_21;
  wire id_22;
  ;
  module_0 modCall_1 ();
endmodule
