# vsim -assertdebug -coverage -c test_ex2_1 -l test-ex2-1-check5.log -do " run -all; quit" 
# Start time: 14:06:46 on Feb 09,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "ex2_1(fast)".
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_ex2_1(fast)
# Loading work.ex2_1(fast)
# Loading work.ex2_1_property(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)#1
# Loading work.alu(behavioral)#2
# ** Warning: (vsim-3015) test-ex2-1.sv(9): [PCDPC] - Port size (4) does not match connection size (1) for port 'op1'. The port definition is at: ex2-1.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /test_ex2_1/dut File: ex2-1.v
# ** Warning: (vsim-3015) test-ex2-1.sv(9): [PCDPC] - Port size (4) does not match connection size (1) for port 'op2'. The port definition is at: ex2-1.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /test_ex2_1/dut File: ex2-1.v
# ** Warning: (vsim-3015) test-ex2-1.sv(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_out'. The port definition is at: ex2-1.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /test_ex2_1/dut File: ex2-1.v
# ** Warning: (vsim-3015) test-ex2-1.sv(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_out'. The port definition is at: ex2-1-property.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /test_ex2_1/dut/ex2_1_bind File: ex2-1-property.sv
# ** Warning: (vsim-8523) Cannot reference the signal "/test_ex2_1/alu_mul/R" before it has been elaborated.
#    Time: 0 ns  Iteration: 0  Instance: /test_ex2_1 File: test-ex2-1.sv
# ** Warning: (vsim-8822) test-ex2-1.sv(0): [TFMPC] - Missing Verilog connection for formal VHDL port 'R'.
#    Time: 0 ns  Iteration: 0  Instance: /test_ex2_1 File: test-ex2-1.sv
#  run -all
#          5  rst=0 clk=1 validi=1 DIN=1 valido=x DOUT=0
#         15  rst=1 clk=1 validi=1 DIN=1 valido=0 DOUT=0
#         25  rst=0 clk=1 validi=1 DIN=1 valido=0 DOUT=0
#         25  	RESET CHECK1 FAIL:: rst_=0 data_out=z
#         35  rst=0 clk=1 validi=0 DIN=2 valido=0 DOUT=0
#         45  rst=0 clk=1 validi=1 DIN=3 valido=0 DOUT=0
#         55  rst=0 clk=1 validi=0 DIN=4 valido=0 DOUT=0
#         65  rst=0 clk=1 validi=1 DIN=5 valido=0 DOUT=0
#         75  rst=0 clk=1 validi=1 DIN=6 valido=0 DOUT=0
#         85  rst=0 clk=1 validi=0 DIN=7 valido=0 DOUT=0
#         95  rst=0 clk=1 validi=0 DIN=8 valido=0 DOUT=0
#        105  rst=0 clk=1 validi=1 DIN=9 valido=0 DOUT=0
#        115  rst=0 clk=1 validi=1 DIN=10 valido=0 DOUT=0
#        125  rst=0 clk=1 validi=1 DIN=11 valido=0 DOUT=0
#        135  rst=0 clk=1 validi=0 DIN=12 valido=1 DOUT=0
#        135  		VALIDO CHECK4 PASS
#        135  		VALIDO CHECK3 PASS
#        135  		VALIDO CHECK2 PASS:
#        145  rst=0 clk=1 validi=1 DIN=13 valido=0 DOUT=0
#        155  rst=0 clk=1 validi=1 DIN=14 valido=0 DOUT=0
#        165  rst=0 clk=1 validi=1 DIN=15 valido=0 DOUT=0
#        175  rst=0 clk=1 validi=1 DIN=16 valido=1 DOUT=0
#        175  		VALIDO CHECK3 PASS
#        175  		VALIDO CHECK4 PASS
#        175  		VALIDO CHECK2 PASS:
#        185  rst=0 clk=1 validi=1 DIN=17 valido=1 DOUT=0
#        185  		VALIDO CHECK3 PASS
#        185  		VALIDO CHECK4 PASS
#        185  		VALIDO CHECK2 PASS:
#        195  rst=0 clk=1 validi=0 DIN=18 valido=1 DOUT=0
#        195  		VALIDO CHECK4 PASS
#        195  		VALIDO CHECK3 PASS
#        195  		VALIDO CHECK2 PASS:
#        205  rst=0 clk=1 validi=1 DIN=19 valido=0 DOUT=0
#        215  rst=0 clk=1 validi=1 DIN=20 valido=0 DOUT=0
#        225  rst=0 clk=1 validi=1 DIN=21 valido=0 DOUT=0
#        235  rst=0 clk=1 validi=1 DIN=22 valido=1 DOUT=0
#        235  		VALIDO CHECK3 PASS
#        235  		VALIDO CHECK4 PASS
#        235  		VALIDO CHECK2 PASS:
#        245  rst=0 clk=1 validi=0 DIN=23 valido=1 DOUT=0
#        245  		VALIDO CHECK4 PASS
#        245  		VALIDO CHECK3 PASS
#        245  		VALIDO CHECK2 PASS:
#        255  rst=0 clk=1 validi=0 DIN=24 valido=0 DOUT=0
#        265  rst=0 clk=1 validi=1 DIN=25 valido=0 DOUT=0
#        275  rst=0 clk=1 validi=1 DIN=26 valido=0 DOUT=0
#        285  rst=0 clk=1 validi=1 DIN=27 valido=0 DOUT=0
#        295  rst=0 clk=1 validi=1 DIN=28 valido=1 DOUT=0
#        295  		VALIDO CHECK3 PASS
#        295  		VALIDO CHECK4 PASS
#        295  		VALIDO CHECK2 PASS:
#        305  rst=0 clk=1 validi=1 DIN=29 valido=1 DOUT=0
#        305  		VALIDO CHECK3 PASS
#        305  		VALIDO CHECK4 PASS
#        305  		VALIDO CHECK2 PASS:
#        315  rst=0 clk=1 validi=1 DIN=30 valido=1 DOUT=0
#        315  		VALIDO CHECK3 PASS
#        315  		VALIDO CHECK4 PASS
#        315  		VALIDO CHECK2 PASS:
#        325  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=0
#        325  		VALIDO CHECK4 PASS
#        325  		VALIDO CHECK3 PASS
#        325  		VALIDO CHECK2 PASS:
#        335  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=0
# ** Note: Data structure takes 6903944 bytes of memory
#          Process time 0.01 seconds
#          $finish    : test-ex2-1.sv(49)
#    Time: 335 ns  Iteration: 1  Instance: /test_ex2_1
# End time: 14:06:50 on Feb 09,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 6
