git clone --depth 1 --no-tags https://github.com/Vijaydwivedi10/CS203_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420750321
git clone --depth 1 --no-tags https://github.com/GusseGnu/Computer_Systems_Assignment_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421813737
git clone --depth 1 --no-tags https://github.com/gabrieledagostino-sch/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421751039
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/TKS_20211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422619035
git clone --depth 1 --no-tags https://github.com/MEXINATOR/prac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424909178
git clone --depth 1 --no-tags https://github.com/thejpster/zube_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420696605
git clone --depth 1 --no-tags https://github.com/subham-71/Pipelined-processor-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420602000
git clone --depth 1 --no-tags https://github.com/aeracledes/modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420741585
git clone --depth 1 --no-tags https://github.com/3BlackRabbit/HandShake1024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420621742
git clone --depth 1 --no-tags https://github.com/PratikPuri/Floating-point-processor-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424659270
git clone --depth 1 --no-tags https://github.com/prova-anika-216474306/EECS3201-Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425415606
git clone --depth 1 --no-tags https://github.com/JashwanthAdama/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423868805
git clone --depth 1 --no-tags https://github.com/MurrayLF/EC311_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424637498
git clone --depth 1 --no-tags https://github.com/Mziiii/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422383371
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/Verilog_FPGA_practive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421811922
git clone --depth 1 --no-tags https://github.com/dunnywei/FPGA_Lecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425308566
git clone --depth 1 --no-tags https://github.com/khaleel5793/BE-Major-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424980683
git clone --depth 1 --no-tags https://github.com/Montayang/CPU2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423319222
git clone --depth 1 --no-tags https://github.com/BBScholar/ECSE301_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422640728
git clone --depth 1 --no-tags https://github.com/Gabrielgr01/Contador-Pulsos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423603241
git clone --depth 1 --no-tags https://github.com/Z-Rubin/Prac6_WLSMEG005_RBNZAC001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423590840
git clone --depth 1 --no-tags https://github.com/Samakande/Prac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423621214
git clone --depth 1 --no-tags https://github.com/DECAfpga/Next186.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423636511
git clone --depth 1 --no-tags https://github.com/rahman37/B.E._MajorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422788215
git clone --depth 1 --no-tags https://github.com/lucmaxwell/ECE2220-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422447942
git clone --depth 1 --no-tags https://github.com/SykpeWookal/rpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422442066
git clone --depth 1 --no-tags https://github.com/lorenzocarrano/ISAL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423747276
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2013_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420838870
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420879022
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Verilog_simulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421106885
git clone --depth 1 --no-tags https://github.com/dirkmo/computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423353848
git clone --depth 1 --no-tags https://github.com/yadukrishnanaj/yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423401236
git clone --depth 1 --no-tags https://github.com/irinatica/dvt-vscode-uvm_ref_flow_1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423433479
git clone --depth 1 --no-tags https://github.com/up-ls/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423686025
git clone --depth 1 --no-tags https://github.com/okoge-kaz/Switching-Circuit-Theory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424484408
git clone --depth 1 --no-tags https://github.com/LoesterFranco/CG3207_lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424797744
git clone --depth 1 --no-tags https://github.com/njjt/ECE385_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426375151
git clone --depth 1 --no-tags https://github.com/fjalvingh/cycloneivpong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425565797
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/VT_RNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420689109
git clone --depth 1 --no-tags https://github.com/imgmz29/Processor-Checkpoint4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420880341
git clone --depth 1 --no-tags https://github.com/louis8ok1/ICC2021_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422245718
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/FF_JK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422317068
git clone --depth 1 --no-tags https://github.com/JustAnotherJoey/riscv-processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422778678
git clone --depth 1 --no-tags https://github.com/reputation0809/VLSI_2021-hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422135680
git clone --depth 1 --no-tags https://github.com/water35613/FPGA1108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425541200
git clone --depth 1 --no-tags https://github.com/mzablock/flipInvImage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421896543
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/ALU_Banderas_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422317596
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/Tester_analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422352922
git clone --depth 1 --no-tags https://github.com/hiiask/vsd_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421484418
git clone --depth 1 --no-tags https://github.com/au-chrismor/feduc-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420977926
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420878484
git clone --depth 1 --no-tags https://github.com/aditi15901/24-Hours-Alarm-Clock-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420734591
git clone --depth 1 --no-tags https://github.com/c36957336/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420917634
git clone --depth 1 --no-tags https://github.com/FyTem/OrdersManager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422130754
git clone --depth 1 --no-tags https://github.com/RVVeliscu/Vending-Machine-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422317931
git clone --depth 1 --no-tags https://github.com/KingJulian99/EEE_Last_Prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422527309
git clone --depth 1 --no-tags https://github.com/AndrewJones-PSU/ReisenCore-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423012938
git clone --depth 1 --no-tags https://github.com/rupal13g/4-bit-ripple-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423190077
git clone --depth 1 --no-tags https://github.com/saripudisuryavamsi/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423027317
git clone --depth 1 --no-tags https://github.com/likewise/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424968029
git clone --depth 1 --no-tags https://github.com/kenny7992721/goodhome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423536533
git clone --depth 1 --no-tags https://github.com/manish257/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423539813
git clone --depth 1 --no-tags https://github.com/MoYuFeiZhai/Studienarbeit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423970850
git clone --depth 1 --no-tags https://github.com/jingkaih/DC-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423383188
git clone --depth 1 --no-tags https://github.com/ReeceBank/EEE3096S_Prac6_Part1_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423480672
git clone --depth 1 --no-tags https://github.com/gogog123/logic-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425400561
git clone --depth 1 --no-tags https://github.com/billiamchung/Verilog-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425628312
git clone --depth 1 --no-tags https://github.com/kalyani2119/Switch-level-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426412091
git clone --depth 1 --no-tags https://github.com/chengyih001/simple_RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424309520
git clone --depth 1 --no-tags https://github.com/MonteJuanppy/Proyecto_2-Digitales-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425123189
git clone --depth 1 --no-tags https://github.com/zaqc/stick2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425222285
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/gitcommands.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425529723
git clone --depth 1 --no-tags https://github.com/mmdjiji/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425388815
git clone --depth 1 --no-tags https://github.com/AlexxCabrera/32-bit-MIPS-processor---Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423365558
git clone --depth 1 --no-tags https://github.com/MajidPouramini/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423375867
git clone --depth 1 --no-tags https://github.com/WEI-1228/cpu_risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422881330
git clone --depth 1 --no-tags https://github.com/kalyani2119/Data-flow-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421667242
git clone --depth 1 --no-tags https://github.com/youlingforever0328/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421714844
git clone --depth 1 --no-tags https://github.com/hrishi3402/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422802901
git clone --depth 1 --no-tags https://github.com/jtx1221/ELEC-3500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421935245
git clone --depth 1 --no-tags https://github.com/ericxlima/chip-comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422031675
git clone --depth 1 --no-tags https://github.com/AndrewJones-PSU/Mimas-A7-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423014416
git clone --depth 1 --no-tags https://github.com/dsjsgk/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423806772
git clone --depth 1 --no-tags https://github.com/Mihlali-Sifuba/Work-Package6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423857561
git clone --depth 1 --no-tags https://github.com/Teipe/DIK-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422172189
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420880142
git clone --depth 1 --no-tags https://github.com/alxcode-x/Projects_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421233696
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/ASYN-Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420638595
git clone --depth 1 --no-tags https://github.com/michaelescue/ece560project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426018168
git clone --depth 1 --no-tags https://github.com/bbleaptrot/6710-Final-Project-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425978342
git clone --depth 1 --no-tags https://github.com/umutesa/prac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424366212
git clone --depth 1 --no-tags https://github.com/larrychen20011120/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424110779
git clone --depth 1 --no-tags https://github.com/Reposave/Prac6-Part1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425217849
git clone --depth 1 --no-tags https://github.com/lhn1703/verilog_string_hash_transmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425063349
git clone --depth 1 --no-tags https://github.com/gyaanantia/single_cycle_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425075278
