Classic Timing Analyzer report for reciever
Wed Dec 15 20:02:53 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0'
  6. Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------+------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack    ; Required Time                     ; Actual Time                      ; From                   ; To                     ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------+------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A      ; None                              ; 6.705 ns                         ; i_RX_Serial            ; r_RX_Data_R            ; --                                         ; clk_i                                      ; 0            ;
; Worst-case tco                                            ; N/A      ; None                              ; 5.783 ns                         ; r_RX_Byte[1]           ; o_RX_Byte[1]           ; clk_i                                      ; --                                         ; 0            ;
; Worst-case th                                             ; N/A      ; None                              ; -6.457 ns                        ; i_RX_Serial            ; r_RX_Data_R            ; --                                         ; clk_i                                      ; 0            ;
; Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0' ; 4.788 ns ; 100.00 MHz ( period = 10.000 ns ) ; 191.86 MHz ( period = 5.212 ns ) ; r_Clk_Count[5]         ; r_RX_Byte[2]           ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'  ; 0.445 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; r_RX_Calculated_Parity ; r_RX_Calculated_Parity ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;          ;                                   ;                                  ;                        ;                        ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------+------------------------+--------------------------------------------+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Main_PLL:PLL|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; clk_i    ; 2                     ; 1                   ; -2.419 ns ;              ;
; clk_i                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.788 ns                                ; 191.86 MHz ( period = 5.212 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.972 ns                ;
; 4.812 ns                                ; 192.75 MHz ( period = 5.188 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.948 ns                ;
; 5.025 ns                                ; 201.01 MHz ( period = 4.975 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.735 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.711 ns                ;
; 5.108 ns                                ; 204.42 MHz ( period = 4.892 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 4.651 ns                ;
; 5.132 ns                                ; 205.42 MHz ( period = 4.868 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 4.627 ns                ;
; 5.292 ns                                ; 212.40 MHz ( period = 4.708 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.468 ns                ;
; 5.336 ns                                ; 214.41 MHz ( period = 4.664 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 4.421 ns                ;
; 5.358 ns                                ; 215.42 MHz ( period = 4.642 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 4.407 ns                ;
; 5.360 ns                                ; 215.52 MHz ( period = 4.640 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 4.397 ns                ;
; 5.447 ns                                ; 219.64 MHz ( period = 4.553 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.313 ns                ;
; 5.468 ns                                ; 220.65 MHz ( period = 4.532 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 4.288 ns                ;
; 5.478 ns                                ; 221.14 MHz ( period = 4.522 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 4.279 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.490 ns                                ; 221.73 MHz ( period = 4.510 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.271 ns                ;
; 5.492 ns                                ; 221.83 MHz ( period = 4.508 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 4.264 ns                ;
; 5.502 ns                                ; 222.32 MHz ( period = 4.498 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 4.255 ns                ;
; 5.523 ns                                ; 223.36 MHz ( period = 4.477 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.237 ns                ;
; 5.529 ns                                ; 223.66 MHz ( period = 4.471 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.231 ns                ;
; 5.544 ns                                ; 224.42 MHz ( period = 4.456 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 4.212 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.582 ns                                ; 226.35 MHz ( period = 4.418 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.179 ns                ;
; 5.595 ns                                ; 227.01 MHz ( period = 4.405 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 4.170 ns                ;
; 5.612 ns                                ; 227.89 MHz ( period = 4.388 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 4.147 ns                ;
; 5.636 ns                                ; 229.15 MHz ( period = 4.364 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 4.120 ns                ;
; 5.689 ns                                ; 231.96 MHz ( period = 4.311 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 4.068 ns                ;
; 5.704 ns                                ; 232.77 MHz ( period = 4.296 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 4.053 ns                ;
; 5.709 ns                                ; 233.05 MHz ( period = 4.291 ns )                    ; r_Bit_Index[0]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 4.053 ns                ;
; 5.735 ns                                ; 234.47 MHz ( period = 4.265 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.025 ns                ;
; 5.745 ns                                ; 235.02 MHz ( period = 4.255 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.015 ns                ;
; 5.760 ns                                ; 235.85 MHz ( period = 4.240 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 4.000 ns                ;
; 5.771 ns                                ; 236.46 MHz ( period = 4.229 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.985 ns                ;
; 5.772 ns                                ; 236.52 MHz ( period = 4.228 ns )                    ; r_Clk_Count[5]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.984 ns                ;
; 5.783 ns                                ; 237.14 MHz ( period = 4.217 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.973 ns                ;
; 5.784 ns                                ; 237.19 MHz ( period = 4.216 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.973 ns                ;
; 5.788 ns                                ; 237.42 MHz ( period = 4.212 ns )                    ; r_SM_Main.s_Idle          ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.974 ns                ;
; 5.795 ns                                ; 237.81 MHz ( period = 4.205 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.961 ns                ;
; 5.796 ns                                ; 237.87 MHz ( period = 4.204 ns )                    ; r_Clk_Count[4]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.960 ns                ;
; 5.796 ns                                ; 237.87 MHz ( period = 4.204 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.964 ns                ;
; 5.797 ns                                ; 237.93 MHz ( period = 4.203 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.963 ns                ;
; 5.798 ns                                ; 237.98 MHz ( period = 4.202 ns )                    ; r_Clk_Count[1]            ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.960 ns                ;
; 5.798 ns                                ; 237.98 MHz ( period = 4.202 ns )                    ; r_Clk_Count[1]            ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.960 ns                ;
; 5.798 ns                                ; 237.98 MHz ( period = 4.202 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.958 ns                ;
; 5.799 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.958 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.956 ns                ;
; 5.814 ns                                ; 238.89 MHz ( period = 4.186 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.946 ns                ;
; 5.821 ns                                ; 239.29 MHz ( period = 4.179 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.938 ns                ;
; 5.824 ns                                ; 239.46 MHz ( period = 4.176 ns )                    ; r_SM_Main.s_RX_parity_bit ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.938 ns                ;
; 5.836 ns                                ; 240.15 MHz ( period = 4.164 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.923 ns                ;
; 5.840 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.917 ns                ;
; 5.859 ns                                ; 241.49 MHz ( period = 4.141 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.897 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.866 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.895 ns                ;
; 5.879 ns                                ; 242.66 MHz ( period = 4.121 ns )                    ; r_Bit_Index[1]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 3.885 ns                ;
; 5.890 ns                                ; 243.31 MHz ( period = 4.110 ns )                    ; r_Clk_Count[3]            ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.868 ns                ;
; 5.890 ns                                ; 243.31 MHz ( period = 4.110 ns )                    ; r_Clk_Count[3]            ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.868 ns                ;
; 5.916 ns                                ; 244.86 MHz ( period = 4.084 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.841 ns                ;
; 5.920 ns                                ; 245.10 MHz ( period = 4.080 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.836 ns                ;
; 5.923 ns                                ; 245.28 MHz ( period = 4.077 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.925 ns                                ; 245.40 MHz ( period = 4.075 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.836 ns                ;
; 5.933 ns                                ; 245.88 MHz ( period = 4.067 ns )                    ; r_Clk_Count[4]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.826 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_SM_Main.s_Idle          ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.815 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.950 ns                                ; 246.91 MHz ( period = 4.050 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.811 ns                ;
; 5.952 ns                                ; 247.04 MHz ( period = 4.048 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.804 ns                ;
; 5.972 ns                                ; 248.26 MHz ( period = 4.028 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.784 ns                ;
; 5.972 ns                                ; 248.26 MHz ( period = 4.028 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.788 ns                ;
; 5.977 ns                                ; 248.57 MHz ( period = 4.023 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.779 ns                ;
; 5.978 ns                                ; 248.63 MHz ( period = 4.022 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.779 ns                ;
; 5.982 ns                                ; 248.88 MHz ( period = 4.018 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.775 ns                ;
; 5.986 ns                                ; 249.13 MHz ( period = 4.014 ns )                    ; r_SM_Main.s_RX_parity_bit ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.779 ns                ;
; 5.998 ns                                ; 249.88 MHz ( period = 4.002 ns )                    ; r_SM_Main.s_Idle          ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 3.766 ns                ;
; 6.007 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; r_Bit_Index[0]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.752 ns                ;
; 6.010 ns                                ; 250.63 MHz ( period = 3.990 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.746 ns                ;
; 6.011 ns                                ; 250.69 MHz ( period = 3.989 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.746 ns                ;
; 6.015 ns                                ; 250.94 MHz ( period = 3.985 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.744 ns                ;
; 6.029 ns                                ; 251.83 MHz ( period = 3.971 ns )                    ; r_SM_Main.s_Idle          ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.733 ns                ;
; 6.032 ns                                ; 252.02 MHz ( period = 3.968 ns )                    ; r_Clk_Count[1]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.728 ns                ;
; 6.034 ns                                ; 252.14 MHz ( period = 3.966 ns )                    ; r_SM_Main.s_RX_parity_bit ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 3.730 ns                ;
; 6.034 ns                                ; 252.14 MHz ( period = 3.966 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.726 ns                ;
; 6.038 ns                                ; 252.40 MHz ( period = 3.962 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.723 ns                ;
; 6.048 ns                                ; 253.04 MHz ( period = 3.952 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.714 ns                ;
; 6.048 ns                                ; 253.04 MHz ( period = 3.952 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.711 ns                ;
; 6.049 ns                                ; 253.10 MHz ( period = 3.951 ns )                    ; r_Bit_Index[2]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.713 ns                ;
; 6.065 ns                                ; 254.13 MHz ( period = 3.935 ns )                    ; r_SM_Main.s_RX_parity_bit ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.697 ns                ;
; 6.072 ns                                ; 254.58 MHz ( period = 3.928 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.684 ns                ;
; 6.073 ns                                ; 254.65 MHz ( period = 3.927 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.684 ns                ;
; 6.085 ns                                ; 255.43 MHz ( period = 3.915 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.677 ns                ;
; 6.088 ns                                ; 255.62 MHz ( period = 3.912 ns )                    ; r_SM_Main.s_RX_Start_Bit  ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.674 ns                ;
; 6.110 ns                                ; 257.07 MHz ( period = 3.890 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.649 ns                ;
; 6.113 ns                                ; 257.27 MHz ( period = 3.887 ns )                    ; r_Clk_Count[0]            ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.645 ns                ;
; 6.113 ns                                ; 257.27 MHz ( period = 3.887 ns )                    ; r_Clk_Count[0]            ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.645 ns                ;
; 6.124 ns                                ; 258.00 MHz ( period = 3.876 ns )                    ; r_Clk_Count[3]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.636 ns                ;
; 6.124 ns                                ; 258.00 MHz ( period = 3.876 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.636 ns                ;
; 6.159 ns                                ; 260.35 MHz ( period = 3.841 ns )                    ; r_Clk_Count[6]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.600 ns                ;
; 6.174 ns                                ; 261.37 MHz ( period = 3.826 ns )                    ; r_Clk_Count[2]            ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.584 ns                ;
; 6.174 ns                                ; 261.37 MHz ( period = 3.826 ns )                    ; r_Clk_Count[2]            ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.584 ns                ;
; 6.199 ns                                ; 263.09 MHz ( period = 3.801 ns )                    ; r_Bit_Index[1]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.564 ns                ;
; 6.200 ns                                ; 263.16 MHz ( period = 3.800 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.556 ns                ;
; 6.206 ns                                ; 263.57 MHz ( period = 3.794 ns )                    ; r_Bit_Index[1]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.555 ns                ;
; 6.215 ns                                ; 264.20 MHz ( period = 3.785 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.541 ns                ;
; 6.233 ns                                ; 265.46 MHz ( period = 3.767 ns )                    ; r_Clk_Count[5]            ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.525 ns                ;
; 6.233 ns                                ; 265.46 MHz ( period = 3.767 ns )                    ; r_Clk_Count[5]            ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.525 ns                ;
; 6.236 ns                                ; 265.67 MHz ( period = 3.764 ns )                    ; r_Clk_Count[1]            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.522 ns                ;
; 6.238 ns                                ; 265.82 MHz ( period = 3.762 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.521 ns                ;
; 6.242 ns                                ; 266.10 MHz ( period = 3.758 ns )                    ; r_Clk_Count[5]            ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.516 ns                ;
; 6.250 ns                                ; 266.67 MHz ( period = 3.750 ns )                    ; r_SM_Main.s_RX_Start_Bit  ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.515 ns                ;
; 6.251 ns                                ; 266.74 MHz ( period = 3.749 ns )                    ; r_Clk_Count[3]            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.507 ns                ;
; 6.258 ns                                ; 267.24 MHz ( period = 3.742 ns )                    ; r_Clk_Count[4]            ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.500 ns                ;
; 6.258 ns                                ; 267.24 MHz ( period = 3.742 ns )                    ; r_Clk_Count[4]            ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.500 ns                ;
; 6.266 ns                                ; 267.81 MHz ( period = 3.734 ns )                    ; r_Clk_Count[4]            ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.492 ns                ;
; 6.275 ns                                ; 268.46 MHz ( period = 3.725 ns )                    ; r_Clk_Count[6]            ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.481 ns                ;
; 6.276 ns                                ; 268.53 MHz ( period = 3.724 ns )                    ; r_Clk_Count[6]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.480 ns                ;
; 6.298 ns                                ; 270.12 MHz ( period = 3.702 ns )                    ; r_SM_Main.s_RX_Start_Bit  ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 3.466 ns                ;
; 6.298 ns                                ; 270.12 MHz ( period = 3.702 ns )                    ; r_Clk_Count[5]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.461 ns                ;
; 6.299 ns                                ; 270.20 MHz ( period = 3.701 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.460 ns                ;
; 6.329 ns                                ; 272.41 MHz ( period = 3.671 ns )                    ; r_SM_Main.s_RX_Start_Bit  ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.433 ns                ;
; 6.347 ns                                ; 273.75 MHz ( period = 3.653 ns )                    ; r_Clk_Count[0]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.413 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_SM_Main.s_Idle          ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.406 ns                ;
; 6.366 ns                                ; 275.18 MHz ( period = 3.634 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.399 ns                ;
; 6.369 ns                                ; 275.41 MHz ( period = 3.631 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.387 ns                ;
; 6.382 ns                                ; 276.40 MHz ( period = 3.618 ns )                    ; r_Bit_Index[0]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 3.380 ns                ;
; 6.394 ns                                ; 277.32 MHz ( period = 3.606 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.362 ns                ;
; 6.395 ns                                ; 277.39 MHz ( period = 3.605 ns )                    ; r_SM_Main.s_RX_parity_bit ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.370 ns                ;
; 6.405 ns                                ; 278.16 MHz ( period = 3.595 ns )                    ; r_Clk_Count[5]            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.353 ns                ;
; 6.408 ns                                ; 278.40 MHz ( period = 3.592 ns )                    ; r_Clk_Count[2]            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.352 ns                ;
; 6.419 ns                                ; 279.25 MHz ( period = 3.581 ns )                    ; r_Clk_Count[6]            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.337 ns                ;
; 6.427 ns                                ; 279.88 MHz ( period = 3.573 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.329 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.429 ns                                ; 280.03 MHz ( period = 3.571 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.332 ns                ;
; 6.430 ns                                ; 280.11 MHz ( period = 3.570 ns )                    ; r_Clk_Count[4]            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.328 ns                ;
; 6.444 ns                                ; 281.21 MHz ( period = 3.556 ns )                    ; r_Clk_Count[1]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.312 ns                ;
; 6.449 ns                                ; 281.61 MHz ( period = 3.551 ns )                    ; r_Bit_Index[1]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.314 ns                ;
; 6.459 ns                                ; 282.41 MHz ( period = 3.541 ns )                    ; r_Clk_Count[3]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.297 ns                ;
; 6.463 ns                                ; 282.73 MHz ( period = 3.537 ns )                    ; r_Clk_Count[0]            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.295 ns                ;
; 6.485 ns                                ; 284.50 MHz ( period = 3.515 ns )                    ; r_Clk_Count[1]            ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.271 ns                ;
; 6.485 ns                                ; 284.50 MHz ( period = 3.515 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.271 ns                ;
; 6.489 ns                                ; 284.82 MHz ( period = 3.511 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.267 ns                ;
; 6.489 ns                                ; 284.82 MHz ( period = 3.511 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.267 ns                ;
; 6.490 ns                                ; 284.90 MHz ( period = 3.510 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.266 ns                ;
; 6.500 ns                                ; 285.71 MHz ( period = 3.500 ns )                    ; r_Bit_Index[0]            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.261 ns                ;
; 6.509 ns                                ; 286.45 MHz ( period = 3.491 ns )                    ; r_Bit_Index[0]            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.252 ns                ;
; 6.525 ns                                ; 287.77 MHz ( period = 3.475 ns )                    ; r_Clk_Count[2]            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.233 ns                ;
; 6.527 ns                                ; 287.94 MHz ( period = 3.473 ns )                    ; r_Bit_Index[2]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.232 ns                ;
; 6.547 ns                                ; 289.60 MHz ( period = 3.453 ns )                    ; r_Bit_Index[2]            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.216 ns                ;
; 6.549 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; r_Bit_Index[0]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.210 ns                ;
; 6.577 ns                                ; 292.14 MHz ( period = 3.423 ns )                    ; r_Clk_Count[3]            ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.179 ns                ;
; 6.577 ns                                ; 292.14 MHz ( period = 3.423 ns )                    ; r_Clk_Count[1]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.180 ns                ;
; 6.577 ns                                ; 292.14 MHz ( period = 3.423 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.179 ns                ;
; 6.581 ns                                ; 292.48 MHz ( period = 3.419 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.175 ns                ;
; 6.582 ns                                ; 292.57 MHz ( period = 3.418 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.174 ns                ;
; 6.652 ns                                ; 298.69 MHz ( period = 3.348 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 3.112 ns                ;
; 6.659 ns                                ; 299.31 MHz ( period = 3.341 ns )                    ; r_SM_Main.s_RX_Start_Bit  ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 3.106 ns                ;
; 6.669 ns                                ; 300.21 MHz ( period = 3.331 ns )                    ; r_Clk_Count[3]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 3.088 ns                ;
; 6.671 ns                                ; 300.39 MHz ( period = 3.329 ns )                    ; r_Clk_Count[0]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.085 ns                ;
; 6.677 ns                                ; 300.93 MHz ( period = 3.323 ns )                    ; r_Bit_Index[1]            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.083 ns                ;
; 6.704 ns                                ; 303.40 MHz ( period = 3.296 ns )                    ; r_Clk_Count[1]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.054 ns                ;
; 6.707 ns                                ; 303.67 MHz ( period = 3.293 ns )                    ; r_SM_Main.s_RX_Data_Bits  ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 3.057 ns                ;
; 6.719 ns                                ; 304.79 MHz ( period = 3.281 ns )                    ; r_Bit_Index[1]            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.042 ns                ;
; 6.724 ns                                ; 305.25 MHz ( period = 3.276 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.034 ns                ;
; 6.726 ns                                ; 305.44 MHz ( period = 3.274 ns )                    ; r_Bit_Index[2]            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 3.034 ns                ;
; 6.728 ns                                ; 305.62 MHz ( period = 3.272 ns )                    ; r_Clk_Count[1]            ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.030 ns                ;
; 6.733 ns                                ; 306.09 MHz ( period = 3.267 ns )                    ; r_Clk_Count[2]            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 3.023 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; r_RX_Calculated_Parity                              ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[7]                                        ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[6]                                        ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[5]                                        ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[4]                                        ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[3]                                        ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[2]                                        ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[1]                                        ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_Byte[0]                                        ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_RX_DV                                             ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_Bit_Index[0]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_Bit_Index[2]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_RX_parity_bit                           ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_Idle                                    ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.620 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.632 ns                                ; r_RX_Parity_From_DV                                 ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.641 ns                 ;
; 0.643 ns                                ; r_SM_Main.s_Cleanup                                 ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.652 ns                 ;
; 0.693 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.702 ns                 ;
; 0.895 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.905 ns                 ;
; 0.949 ns                                ; r_RX_Data                                           ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.958 ns                 ;
; 0.968 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.972 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.996 ns                                ; r_SM_Main.s_RX_parity_bit                           ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 0.998 ns                                ; r_RX_Calculated_Parity                              ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.007 ns                 ;
; 0.999 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.008 ns                 ;
; 1.015 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.016 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.080 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.089 ns                 ;
; 1.176 ns                                ; r_RX_Data                                           ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.183 ns                 ;
; 1.188 ns                                ; r_RX_Data                                           ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.193 ns                 ;
; 1.285 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.294 ns                 ;
; 1.311 ns                                ; r_SM_Main.s_RX_parity_bit                           ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.322 ns                 ;
; 1.318 ns                                ; r_SM_Main.s_RX_parity_bit                           ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.329 ns                 ;
; 1.404 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.436 ns                                ; r_SM_Main.s_Cleanup                                 ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.443 ns                 ;
; 1.445 ns                                ; r_SM_Main.s_Cleanup                                 ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.454 ns                 ;
; 1.448 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.449 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.484 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.484 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.501 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.510 ns                 ;
; 1.519 ns                                ; r_Bit_Index[1]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.528 ns                 ;
; 1.523 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.534 ns                 ;
; 1.523 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.535 ns                 ;
; 1.528 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.529 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.534 ns                                ; r_SM_Main.s_RX_parity_bit                           ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.543 ns                 ;
; 1.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.547 ns                 ;
; 1.538 ns                                ; r_SM_Main.s_Idle                                    ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.550 ns                 ;
; 1.543 ns                                ; r_Bit_Index[0]                                      ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.552 ns                 ;
; 1.550 ns                                ; r_RX_start_bit_accepted                             ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.559 ns                 ;
; 1.555 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.585 ns                 ;
; 1.576 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.587 ns                 ;
; 1.581 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.590 ns                 ;
; 1.591 ns                                ; r_RX_stop_bit_accepted                              ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.600 ns                 ;
; 1.594 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.605 ns                 ;
; 1.608 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.609 ns                                ; r_SM_Main.s_Idle                                    ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.610 ns                                ; r_Bit_Index[0]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.617 ns                 ;
; 1.638 ns                                ; r_Clk_Count[5]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.644 ns                 ;
; 1.644 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.653 ns                 ;
; 1.661 ns                                ; r_Clk_Count[5]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.668 ns                 ;
; 1.661 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.670 ns                 ;
; 1.688 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.697 ns                 ;
; 1.741 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.750 ns                 ;
; 1.768 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.777 ns                 ;
; 1.793 ns                                ; r_RX_Data                                           ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.800 ns                 ;
; 1.821 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.830 ns                 ;
; 1.825 ns                                ; r_Clk_Count[4]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.832 ns                 ;
; 1.835 ns                                ; r_Bit_Index[1]                                      ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.844 ns                 ;
; 1.854 ns                                ; r_RX_Data_R                                         ; r_RX_Data                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.005 ns                  ; 1.849 ns                 ;
; 1.859 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.868 ns                 ;
; 1.866 ns                                ; r_Bit_Index[1]                                      ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.875 ns                 ;
; 1.881 ns                                ; r_SM_Main.s_Cleanup                                 ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.888 ns                 ;
; 1.889 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.898 ns                 ;
; 1.901 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.909 ns                 ;
; 1.901 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.910 ns                 ;
; 1.903 ns                                ; r_Clk_Count[2]                                      ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.911 ns                 ;
; 1.919 ns                                ; r_SM_Main.s_Cleanup                                 ; r_RX_is_parity_equel      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.928 ns                 ;
; 1.919 ns                                ; r_SM_Main.s_Cleanup                                 ; r_RX_Parity_From_DV       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.928 ns                 ;
; 1.939 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.947 ns                 ;
; 1.960 ns                                ; r_Clk_Count[6]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.967 ns                 ;
; 1.965 ns                                ; r_Clk_Count[0]                                      ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.973 ns                 ;
; 1.965 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.974 ns                 ;
; 1.968 ns                                ; r_Clk_Count[4]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.974 ns                 ;
; 1.980 ns                                ; r_Bit_Index[0]                                      ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.986 ns                 ;
; 1.982 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.995 ns                 ;
; 1.993 ns                                ; r_RX_Data                                           ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.002 ns                 ;
; 2.007 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.017 ns                 ;
; 2.013 ns                                ; r_Bit_Index[1]                                      ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.021 ns                 ;
; 2.014 ns                                ; r_Bit_Index[1]                                      ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.022 ns                 ;
; 2.056 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.066 ns                 ;
; 2.083 ns                                ; r_Bit_Index[2]                                      ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.090 ns                 ;
; 2.084 ns                                ; r_Bit_Index[2]                                      ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.091 ns                 ;
; 2.085 ns                                ; r_Clk_Count[6]                                      ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.091 ns                 ;
; 2.089 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.095 ns                 ;
; 2.141 ns                                ; r_SM_Main.s_Idle                                    ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.150 ns                 ;
; 2.167 ns                                ; r_RX_Data                                           ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.176 ns                 ;
; 2.171 ns                                ; r_Bit_Index[0]                                      ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.181 ns                 ;
; 2.177 ns                                ; r_Clk_Count[3]                                      ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.185 ns                 ;
; 2.192 ns                                ; r_Clk_Count[1]                                      ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.200 ns                 ;
; 2.207 ns                                ; r_RX_Data                                           ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.212 ns                 ;
; 2.207 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.216 ns                 ;
; 2.208 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.221 ns                 ;
; 2.208 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.221 ns                 ;
; 2.208 ns                                ; r_RX_Data                                           ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.213 ns                 ;
; 2.220 ns                                ; r_Bit_Index[0]                                      ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.226 ns                 ;
; 2.221 ns                                ; r_Bit_Index[0]                                      ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.227 ns                 ;
; 2.233 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.245 ns                 ;
; 2.236 ns                                ; r_Clk_Count[6]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.241 ns                 ;
; 2.244 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.256 ns                 ;
; 2.250 ns                                ; r_Bit_Index[1]                                      ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.262 ns                 ;
; 2.250 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.263 ns                 ;
; 2.271 ns                                ; r_SM_Main.s_Idle                                    ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.281 ns                 ;
; 2.274 ns                                ; r_RX_Data                                           ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.280 ns                 ;
; 2.275 ns                                ; r_RX_Data                                           ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.283 ns                 ;
; 2.276 ns                                ; r_RX_Data                                           ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.284 ns                 ;
; 2.277 ns                                ; r_RX_Data                                           ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.283 ns                 ;
; 2.283 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.292 ns                 ;
; 2.285 ns                                ; r_RX_Data                                           ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.290 ns                 ;
; 2.299 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.309 ns                 ;
; 2.314 ns                                ; r_SM_Main.s_RX_parity_bit                           ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.323 ns                 ;
; 2.316 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.328 ns                 ;
; 2.317 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.327 ns                 ;
; 2.317 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.329 ns                 ;
; 2.318 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.328 ns                 ;
; 2.321 ns                                ; r_RX_Data                                           ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.326 ns                 ;
; 2.323 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_RX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.327 ns                 ;
; 2.324 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_RX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.328 ns                 ;
; 2.326 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_RX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.330 ns                 ;
; 2.328 ns                                ; r_Clk_Count[6]                                      ; r_RX_DV                   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.332 ns                 ;
; 2.328 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_RX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.332 ns                 ;
; 2.334 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.345 ns                 ;
; 2.342 ns                                ; r_SM_Main.s_RX_Data_Bits                            ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.355 ns                 ;
; 2.361 ns                                ; r_Bit_Index[1]                                      ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.373 ns                 ;
; 2.363 ns                                ; r_Bit_Index[1]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.373 ns                 ;
; 2.372 ns                                ; r_Bit_Index[0]                                      ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.379 ns                 ;
; 2.381 ns                                ; r_RX_Data                                           ; r_RX_Calculated_Parity    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.388 ns                 ;
; 2.381 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.389 ns                 ;
; 2.387 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.398 ns                 ;
; 2.396 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.405 ns                 ;
; 2.397 ns                                ; r_Bit_Index[0]                                      ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.404 ns                 ;
; 2.425 ns                                ; r_Bit_Index[1]                                      ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.436 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.446 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.446 ns                 ;
; 2.439 ns                                ; r_Clk_Count[2]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.446 ns                 ;
; 2.448 ns                                ; r_Bit_Index[1]                                      ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.456 ns                 ;
; 2.500 ns                                ; r_Clk_Count[0]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.507 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.536 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 2.550 ns                 ;
; 2.539 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.550 ns                 ;
; 2.545 ns                                ; r_Bit_Index[2]                                      ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.552 ns                 ;
; 2.546 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.553 ns                 ;
; 2.547 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.552 ns                 ;
; 2.547 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.554 ns                 ;
; 2.548 ns                                ; r_Clk_Count[6]                                      ; r_RX_Byte[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.553 ns                 ;
; 2.564 ns                                ; r_Clk_Count[4]                                      ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.570 ns                 ;
; 2.568 ns                                ; r_Clk_Count[4]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.574 ns                 ;
; 2.572 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_RX_Byte[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.584 ns                 ;
; 2.589 ns                                ; r_Clk_Count[5]                                      ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.595 ns                 ;
; 2.593 ns                                ; r_Clk_Count[5]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.599 ns                 ;
; 2.602 ns                                ; r_Clk_Count[6]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.608 ns                 ;
; 2.648 ns                                ; r_Clk_Count[2]                                      ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.654 ns                 ;
; 2.652 ns                                ; r_Clk_Count[2]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.658 ns                 ;
; 2.672 ns                                ; r_Clk_Count[6]                                      ; r_RX_start_bit_accepted   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.672 ns                                ; r_Clk_Count[2]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.678 ns                 ;
; 2.687 ns                                ; r_Clk_Count[2]                                      ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.695 ns                 ;
; 2.696 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.705 ns                 ;
; 2.709 ns                                ; r_Clk_Count[0]                                      ; r_RX_stop_bit_accepted    ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.715 ns                 ;
; 2.713 ns                                ; r_Clk_Count[0]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.719 ns                 ;
; 2.715 ns                                ; r_SM_Main.s_RX_Start_Bit                            ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.728 ns                 ;
; 2.715 ns                                ; r_Clk_Count[4]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.720 ns                 ;
; 2.723 ns                                ; r_Clk_Count[3]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.730 ns                 ;
; 2.733 ns                                ; r_Clk_Count[0]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.739 ns                 ;
; 2.740 ns                                ; r_Clk_Count[5]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.745 ns                 ;
; 2.744 ns                                ; r_Bit_Index[0]                                      ; r_RX_Byte[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.753 ns                 ;
; 2.749 ns                                ; r_Clk_Count[0]                                      ; r_RX_Byte[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.757 ns                 ;
; 2.785 ns                                ; r_Clk_Count[2]                                      ; r_RX_Byte[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.793 ns                 ;
; 2.793 ns                                ; r_SM_Main.s_RX_Stop_Bit                             ; r_RX_Byte[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.806 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-------------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To          ; To Clock ;
+-------+--------------+------------+-------------+-------------+----------+
; N/A   ; None         ; 6.705 ns   ; i_RX_Serial ; r_RX_Data_R ; clk_i    ;
+-------+--------------+------------+-------------+-------------+----------+


+---------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                       ;
+-------+--------------+------------+--------------------------------------------+-----------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                          ; From Clock ;
+-------+--------------+------------+--------------------------------------------+-----------------------------+------------+
; N/A   ; None         ; 5.783 ns   ; r_RX_Byte[1]                               ; o_RX_Byte[1]                ; clk_i      ;
; N/A   ; None         ; 4.558 ns   ; r_RX_Byte[3]                               ; o_RX_Byte[3]                ; clk_i      ;
; N/A   ; None         ; 4.541 ns   ; r_RX_Byte[2]                               ; o_RX_Byte[2]                ; clk_i      ;
; N/A   ; None         ; 4.490 ns   ; r_RX_Calculated_Parity                     ; o_RX_parity_bit_calculated  ; clk_i      ;
; N/A   ; None         ; 4.484 ns   ; r_RX_Byte[0]                               ; o_RX_Byte[0]                ; clk_i      ;
; N/A   ; None         ; 4.411 ns   ; r_SM_Main.s_RX_Data_Bits                   ; o_status_rx_data_bits       ; clk_i      ;
; N/A   ; None         ; 4.409 ns   ; r_RX_Parity_From_DV                        ; o_RX_parity_bit_from_serial ; clk_i      ;
; N/A   ; None         ; 4.404 ns   ; r_RX_Byte[5]                               ; o_RX_Byte[5]                ; clk_i      ;
; N/A   ; None         ; 4.395 ns   ; r_RX_stop_bit_accepted                     ; o_RX_stop_bit_accepted      ; clk_i      ;
; N/A   ; None         ; 4.393 ns   ; r_RX_is_parity_equel                       ; o_RX_is_parity_equel        ; clk_i      ;
; N/A   ; None         ; 4.361 ns   ; r_RX_Byte[6]                               ; o_RX_Byte[6]                ; clk_i      ;
; N/A   ; None         ; 4.346 ns   ; r_RX_Byte[7]                               ; o_RX_Byte[7]                ; clk_i      ;
; N/A   ; None         ; 4.149 ns   ; r_RX_Byte[4]                               ; o_RX_Byte[4]                ; clk_i      ;
; N/A   ; None         ; 4.143 ns   ; r_RX_DV                                    ; o_RX_DV                     ; clk_i      ;
; N/A   ; None         ; 4.112 ns   ; r_RX_start_bit_accepted                    ; o_RX_start_bit_accepted     ; clk_i      ;
; N/A   ; None         ; 4.078 ns   ; r_SM_Main.s_Cleanup                        ; o_status_rx_clean_up        ; clk_i      ;
; N/A   ; None         ; 3.996 ns   ; r_SM_Main.s_Idle                           ; o_status_idle               ; clk_i      ;
; N/A   ; None         ; 3.818 ns   ; r_SM_Main.s_RX_Stop_Bit                    ; o_status_rx_stop_bit        ; clk_i      ;
; N/A   ; None         ; 3.807 ns   ; r_SM_Main.s_RX_parity_bit                  ; o_status_rx_parity_bit      ; clk_i      ;
; N/A   ; None         ; 3.786 ns   ; r_SM_Main.s_RX_Start_Bit                   ; o_status_start_bit          ; clk_i      ;
; N/A   ; None         ; 1.072 ns   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; o_RX_curr_clock             ; clk_i      ;
+-------+--------------+------------+--------------------------------------------+-----------------------------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-------------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To          ; To Clock ;
+---------------+-------------+-----------+-------------+-------------+----------+
; N/A           ; None        ; -6.457 ns ; i_RX_Serial ; r_RX_Data_R ; clk_i    ;
+---------------+-------------+-----------+-------------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Dec 15 20:02:53 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reciever -c reciever --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 12 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 4.788 ns for clock "Main_PLL:PLL|altpll:altpll_component|_clk0" between source register "r_Clk_Count[5]" and destination register "r_RX_Byte[2]"
    Info: Fmax is 191.86 MHz (period= 5.212 ns)
    Info: + Largest register to register requirement is 9.760 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.581 ns
                Info: Clock period of Destination clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.513 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X5_Y19_N29; Fanout = 2; REG Node = 'r_RX_Byte[2]'
                Info: Total cell delay = 0.602 ns ( 23.96 % )
                Info: Total interconnect delay = 1.911 ns ( 76.04 % )
            Info: - Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.514 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.514 ns; Loc. = LCFF_X6_Y19_N25; Fanout = 10; REG Node = 'r_Clk_Count[5]'
                Info: Total cell delay = 0.602 ns ( 23.95 % )
                Info: Total interconnect delay = 1.912 ns ( 76.05 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 4.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y19_N25; Fanout = 10; REG Node = 'r_Clk_Count[5]'
        Info: 2: + IC(0.923 ns) + CELL(0.541 ns) = 1.464 ns; Loc. = LCCOMB_X5_Y19_N24; Fanout = 6; COMB Node = 'Equal0~55'
        Info: 3: + IC(0.344 ns) + CELL(0.512 ns) = 2.320 ns; Loc. = LCCOMB_X5_Y19_N2; Fanout = 7; COMB Node = 'Selector17~229'
        Info: 4: + IC(0.332 ns) + CELL(0.516 ns) = 3.168 ns; Loc. = LCCOMB_X5_Y19_N18; Fanout = 2; COMB Node = 'Selector22~251'
        Info: 5: + IC(0.313 ns) + CELL(0.521 ns) = 4.002 ns; Loc. = LCCOMB_X5_Y19_N20; Fanout = 1; COMB Node = 'Selector22~252'
        Info: 6: + IC(0.329 ns) + CELL(0.545 ns) = 4.876 ns; Loc. = LCCOMB_X5_Y19_N28; Fanout = 1; COMB Node = 'Selector22~253'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.972 ns; Loc. = LCFF_X5_Y19_N29; Fanout = 2; REG Node = 'r_RX_Byte[2]'
        Info: Total cell delay = 2.731 ns ( 54.93 % )
        Info: Total interconnect delay = 2.241 ns ( 45.07 % )
Info: No valid register-to-register data paths exist for clock "clk_i"
Info: Minimum slack time is 445 ps for clock "Main_PLL:PLL|altpll:altpll_component|_clk0" between source register "r_RX_Calculated_Parity" and destination register "r_RX_Calculated_Parity"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y19_N13; Fanout = 4; REG Node = 'r_RX_Calculated_Parity'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X3_Y19_N12; Fanout = 1; COMB Node = 'Selector25~204'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X3_Y19_N13; Fanout = 4; REG Node = 'r_RX_Calculated_Parity'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X3_Y19_N13; Fanout = 4; REG Node = 'r_RX_Calculated_Parity'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
            Info: - Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X3_Y19_N13; Fanout = 4; REG Node = 'r_RX_Calculated_Parity'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "r_RX_Data_R" (data pin = "i_RX_Serial", clock pin = "clk_i") is 6.705 ns
    Info: + Longest pin to register delay is 6.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'i_RX_Serial'
        Info: 2: + IC(5.724 ns) + CELL(0.178 ns) = 6.755 ns; Loc. = LCCOMB_X5_Y11_N8; Fanout = 1; COMB Node = 'r_RX_Data_R~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.851 ns; Loc. = LCFF_X5_Y11_N9; Fanout = 1; REG Node = 'r_RX_Data_R'
        Info: Total cell delay = 1.127 ns ( 16.45 % )
        Info: Total interconnect delay = 5.724 ns ( 83.55 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Offset between input clock "clk_i" and output clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is -2.419 ns
    Info: - Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.527 ns; Loc. = LCFF_X5_Y11_N9; Fanout = 1; REG Node = 'r_RX_Data_R'
        Info: Total cell delay = 0.602 ns ( 23.82 % )
        Info: Total interconnect delay = 1.925 ns ( 76.18 % )
Info: tco from clock "clk_i" to destination pin "o_RX_Byte[1]" through register "r_RX_Byte[1]" is 5.783 ns
    Info: + Offset between input clock "clk_i" and output clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X5_Y19_N11; Fanout = 3; REG Node = 'r_RX_Byte[1]'
        Info: Total cell delay = 0.602 ns ( 23.96 % )
        Info: Total interconnect delay = 1.911 ns ( 76.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.412 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y19_N11; Fanout = 3; REG Node = 'r_RX_Byte[1]'
        Info: 2: + IC(2.396 ns) + CELL(3.016 ns) = 5.412 ns; Loc. = PIN_AB5; Fanout = 0; PIN Node = 'o_RX_Byte[1]'
        Info: Total cell delay = 3.016 ns ( 55.73 % )
        Info: Total interconnect delay = 2.396 ns ( 44.27 % )
Info: th for register "r_RX_Data_R" (data pin = "i_RX_Serial", clock pin = "clk_i") is -6.457 ns
    Info: + Offset between input clock "clk_i" and output clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.527 ns; Loc. = LCFF_X5_Y11_N9; Fanout = 1; REG Node = 'r_RX_Data_R'
        Info: Total cell delay = 0.602 ns ( 23.82 % )
        Info: Total interconnect delay = 1.925 ns ( 76.18 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'i_RX_Serial'
        Info: 2: + IC(5.724 ns) + CELL(0.178 ns) = 6.755 ns; Loc. = LCCOMB_X5_Y11_N8; Fanout = 1; COMB Node = 'r_RX_Data_R~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.851 ns; Loc. = LCFF_X5_Y11_N9; Fanout = 1; REG Node = 'r_RX_Data_R'
        Info: Total cell delay = 1.127 ns ( 16.45 % )
        Info: Total interconnect delay = 5.724 ns ( 83.55 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Wed Dec 15 20:02:53 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


