{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510185678030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510185678031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 05:31:17 2017 " "Processing started: Thu Nov  9 05:31:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510185678031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185678031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185678031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510185678156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510185678156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/TwosComplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/TwosComplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-Behave " "Found design unit 1: TwosComplement-Behave" {  } { { "../MicroLab/TwosComplement.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/TwosComplement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687893 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../MicroLab/TwosComplement.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/TwosComplement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-behav " "Found design unit 1: registers-behav" {  } { { "../MicroLab/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687893 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../MicroLab/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-rtl " "Found design unit 1: mux4to1-rtl" {  } { { "../MicroLab/mux4to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../MicroLab/mux4to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "../MicroLab/mux2to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../MicroLab/mux2to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-behav " "Found design unit 1: instr_reg-behav" {  } { { "../MicroLab/instr_reg.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687895 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "../MicroLab/instr_reg.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_16-decoder3_16_arc " "Found design unit 1: decoder3_16-decoder3_16_arc" {  } { { "../MicroLab/decoder3_16.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687895 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_16 " "Found entity 1: decoder3_16" {  } { { "../MicroLab/decoder3_16.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687895 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trail_zero7-behav " "Found design unit 1: trail_zero7-behav" {  } { { "../MicroLab/trail_zero7.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687896 ""} { "Info" "ISGN_ENTITY_NAME" "1 trail_zero7 " "Found entity 1: trail_zero7" {  } { { "../MicroLab/trail_zero7.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-behav " "Found design unit 1: temp_reg-behav" {  } { { "../MicroLab/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687896 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "../MicroLab/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-rtl " "Found design unit 1: sign_ext-rtl" {  } { { "../MicroLab/sign_ext.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687897 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "../MicroLab/sign_ext.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "../MicroLab/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687897 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../MicroLab/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "../MicroLab/ram.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687897 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../MicroLab/ram.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityEncoder-priority_enc_arc " "Found design unit 1: priorityEncoder-priority_enc_arc" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687898 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityEncoder " "Found entity 1: priorityEncoder" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-rtl " "Found design unit 1: mux8to1-rtl" {  } { { "../MicroLab/mux8to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../MicroLab/mux8to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687899 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_new-rtl " "Found design unit 1: FSM_new-rtl" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687899 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_new " "Found entity 1: FSM_new" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../MicroLab/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687900 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../MicroLab/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185687900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510185687950 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "op_type TopLevel.vhd(40) " "VHDL Signal Declaration warning at TopLevel.vhd(40): used implicit default value for signal \"op_type\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510185687951 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_new FSM_new:ControlPath " "Elaborating entity \"FSM_new\" for hierarchy \"FSM_new:ControlPath\"" {  } { { "../TopLevel.vhd" "ControlPath" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(147) " "VHDL Process Statement warning at FSM_new.vhd(147): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_7 FSM_new.vhd(170) " "VHDL Process Statement warning at FSM_new.vhd(170): signal \"IR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(182) " "VHDL Process Statement warning at FSM_new.vhd(182): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(198) " "VHDL Process Statement warning at FSM_new.vhd(198): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state FSM_new.vhd(109) " "VHDL Process Statement warning at FSM_new.vhd(109): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 FSM_new.vhd(109) " "Inferred latch for \"next_state.s20\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 FSM_new.vhd(109) " "Inferred latch for \"next_state.s19\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 FSM_new.vhd(109) " "Inferred latch for \"next_state.s18\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 FSM_new.vhd(109) " "Inferred latch for \"next_state.s17\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 FSM_new.vhd(109) " "Inferred latch for \"next_state.s16\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 FSM_new.vhd(109) " "Inferred latch for \"next_state.s15\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 FSM_new.vhd(109) " "Inferred latch for \"next_state.s14\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 FSM_new.vhd(109) " "Inferred latch for \"next_state.s13\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 FSM_new.vhd(109) " "Inferred latch for \"next_state.s12\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 FSM_new.vhd(109) " "Inferred latch for \"next_state.s11\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 FSM_new.vhd(109) " "Inferred latch for \"next_state.s10\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 FSM_new.vhd(109) " "Inferred latch for \"next_state.s9\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 FSM_new.vhd(109) " "Inferred latch for \"next_state.s8\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 FSM_new.vhd(109) " "Inferred latch for \"next_state.s7\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 FSM_new.vhd(109) " "Inferred latch for \"next_state.s6\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 FSM_new.vhd(109) " "Inferred latch for \"next_state.s5\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 FSM_new.vhd(109) " "Inferred latch for \"next_state.s4\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 FSM_new.vhd(109) " "Inferred latch for \"next_state.s3\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 FSM_new.vhd(109) " "Inferred latch for \"next_state.s2\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 FSM_new.vhd(109) " "Inferred latch for \"next_state.s1\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687953 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 FSM_new.vhd(109) " "Inferred latch for \"next_state.s0\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687954 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Data " "Elaborating entity \"datapath\" for hierarchy \"datapath:Data\"" {  } { { "../TopLevel.vhd" "Data" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:t2_mux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:t2_mux\"" {  } { { "../MicroLab/datapath.vhd" "t2_mux" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:muxt1 " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:muxt1\"" {  } { { "../MicroLab/datapath.vhd" "muxt1" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:a1_rf " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:a1_rf\"" {  } { { "../MicroLab/datapath.vhd" "a1_rf" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:Data\|mux8to1:a3_rf " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:Data\|mux8to1:a3_rf\"" {  } { { "../MicroLab/datapath.vhd" "a3_rf" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:Data\|mux8to1:alu_a_mux " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:Data\|mux8to1:alu_a_mux\"" {  } { { "../MicroLab/datapath.vhd" "alu_a_mux" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Data\|ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:Data\|ALU:my_alu\"" {  } { { "../MicroLab/datapath.vhd" "my_alu" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add1bit alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"add1bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_read alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"alu_out_read\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "two_complement_add alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"two_complement_add\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"cmp\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp alu.vhd(53) " "Inferred latch for \"cmp\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[0\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[0\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[1\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[1\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[2\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[2\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[3\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[3\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[4\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[4\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[5\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[5\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[6\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[6\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687961 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[7\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[7\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[8\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[8\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[9\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[9\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[10\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[10\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[11\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[11\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[12\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[12\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[13\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[13\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[14\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[14\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[0\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[0\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[1\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[1\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[2\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[2\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[3\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[3\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[4\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[4\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[5\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[5\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[6\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[6\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[7\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[7\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[8\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[8\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[9\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[9\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[10\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[10\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[11\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[11\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[12\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[12\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[13\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[13\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[14\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[14\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[15\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[15\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement datapath:Data\|ALU:my_alu\|TwosComplement:two " "Elaborating entity \"TwosComplement\" for hierarchy \"datapath:Data\|ALU:my_alu\|TwosComplement:two\"" {  } { { "../MicroLab/alu.vhd" "two" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers datapath:Data\|registers:car " "Elaborating entity \"registers\" for hierarchy \"datapath:Data\|registers:car\"" {  } { { "../MicroLab/datapath.vhd" "car" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en registers.vhd(17) " "VHDL Process Statement warning at registers.vhd(17): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MicroLab/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/registers.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687967 "|TopLevel|datapath:Data|registers:car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext7 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext7\"" {  } { { "../MicroLab/datapath.vhd" "sign_ext7" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext8 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext8\"" {  } { { "../MicroLab/datapath.vhd" "sign_ext8" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext10 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext10\"" {  } { { "../MicroLab/datapath.vhd" "sign_ext10" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityEncoder datapath:Data\|priorityEncoder:pr_enc " "Elaborating entity \"priorityEncoder\" for hierarchy \"datapath:Data\|priorityEncoder:pr_enc\"" {  } { { "../MicroLab/datapath.vhd" "pr_enc" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid priorityEncoder.vhd(18) " "Inferred latch for \"valid\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[0\]\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[1\]\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[2\]\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185687971 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:Data\|ram:memory " "Elaborating entity \"ram\" for hierarchy \"datapath:Data\|ram:memory\"" {  } { { "../MicroLab/datapath.vhd" "memory" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg datapath:Data\|temp_reg:instruction_reg " "Elaborating entity \"temp_reg\" for hierarchy \"datapath:Data\|temp_reg:instruction_reg\"" {  } { { "../MicroLab/datapath.vhd" "instruction_reg" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687972 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en temp_reg.vhdl(20) " "VHDL Process Statement warning at temp_reg.vhdl(20): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MicroLab/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185687973 "|TopLevel|datapath:Data|temp_reg:instruction_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trail_zero7 datapath:Data\|trail_zero7:trail_zero " "Elaborating entity \"trail_zero7\" for hierarchy \"datapath:Data\|trail_zero7:trail_zero\"" {  } { { "../MicroLab/datapath.vhd" "trail_zero" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_16 datapath:Data\|decoder3_16:decoder " "Elaborating entity \"decoder3_16\" for hierarchy \"datapath:Data\|decoder3_16:decoder\"" {  } { { "../MicroLab/datapath.vhd" "decoder" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Data\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:Data\|register_file:reg_file\"" {  } { { "../MicroLab/datapath.vhd" "reg_file" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185687976 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:Data\|ram:memory\|ram_block " "RAM logic \"datapath:Data\|ram:memory\|ram_block\" is uninferred due to inappropriate RAM size" {  } { { "../MicroLab/ram.vhd" "ram_block" { Text "/home/shrey/Documents/microlab337/MicroLab/ram.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1510185688176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:Data\|register_file:reg_file\|registers " "RAM logic \"datapath:Data\|register_file:reg_file\|registers\" is uninferred due to inappropriate RAM size" {  } { { "../MicroLab/regfile.vhd" "registers" { Text "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1510185688176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1510185688176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510185688415 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "171 " "171 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510185688455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510185688514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185688514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510185688543 "|TopLevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510185688543 "|TopLevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510185688543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510185688543 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510185688543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510185688543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510185688552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 05:31:28 2017 " "Processing ended: Thu Nov  9 05:31:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510185688552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510185688552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510185688552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185688552 ""}
