<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libopencm3: Routing Interface registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li class="current"><a href="modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../stm32l4/html/modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32hg/html/modules.html"><span>EFM32&#160;Happy&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__ri__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Routing Interface registers<div class="ingroups"><a class="el" href="group__STM32L1xx.html">STM32L1xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>Register definitions for the STM32L1xx Routing Interface</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Routing Interface registers:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__ri__defines.png" border="0" alt="" usemap="#group____ri____defines"/>
<map name="group____ri____defines" id="group____ri____defines">
<area shape="rect" id="node2" href="group__STM32L1xx.html" title="Libraries for ST Microelectronics STM32L1xx series. " alt="" coords="5,5,97,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8fdc749e6f184b3cd9b01f179af62e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a>&#160;&#160;&#160;<a class="el" href="stm32_2l1_2memorymap_8h.html#abb8b0454337e1ca33948b91efd81a14a">ROUTING_BASE</a> - 0x04</td></tr>
<tr class="separator:ga8fdc749e6f184b3cd9b01f179af62e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba12bcda2166886eee752a96a0a82be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaba12bcda2166886eee752a96a0a82be7">RI_ICR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x04)</td></tr>
<tr class="separator:gaba12bcda2166886eee752a96a0a82be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e4fe0f52b95776973a4037f153e06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gab2e4fe0f52b95776973a4037f153e06c">RI_ASCR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x08)</td></tr>
<tr class="separator:gab2e4fe0f52b95776973a4037f153e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed0de35184adb99ba54d8c069345755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gafed0de35184adb99ba54d8c069345755">RI_ASCR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x0c)</td></tr>
<tr class="separator:gafed0de35184adb99ba54d8c069345755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f502f26eb51adafa7a3b208d783bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga56f502f26eb51adafa7a3b208d783bd9">RI_HYSCR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x10)</td></tr>
<tr class="separator:ga56f502f26eb51adafa7a3b208d783bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51437c4521dbb238a9568308a8ad02c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga51437c4521dbb238a9568308a8ad02c7">RI_HYSCR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x14)</td></tr>
<tr class="separator:ga51437c4521dbb238a9568308a8ad02c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf30e48b719411bffc56cdab0a783086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gabf30e48b719411bffc56cdab0a783086">RI_HYSCR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x18)</td></tr>
<tr class="separator:gabf30e48b719411bffc56cdab0a783086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86168a25c59408df4dec344961110a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga86168a25c59408df4dec344961110a5c">RI_HYSCR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x1c)</td></tr>
<tr class="separator:ga86168a25c59408df4dec344961110a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434854be5d099dd1cce210d118d54ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga434854be5d099dd1cce210d118d54ea0">RI_ASMR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x20)</td></tr>
<tr class="separator:ga434854be5d099dd1cce210d118d54ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae275d479bd2c9d436b7f374b38a588d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gae275d479bd2c9d436b7f374b38a588d1">RI_CMR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x24)</td></tr>
<tr class="separator:gae275d479bd2c9d436b7f374b38a588d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ba434394476837817f2cd3a6b75d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga05ba434394476837817f2cd3a6b75d98">RI_CICR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x28)</td></tr>
<tr class="separator:ga05ba434394476837817f2cd3a6b75d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25e26f91180b238ee2cea3307d6e1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf25e26f91180b238ee2cea3307d6e1da">RI_ASMR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x2c)</td></tr>
<tr class="separator:gaf25e26f91180b238ee2cea3307d6e1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac285ca9597ea34c871cbf0a9cb60f61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gac285ca9597ea34c871cbf0a9cb60f61e">RI_CMR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x30)</td></tr>
<tr class="separator:gac285ca9597ea34c871cbf0a9cb60f61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ca71148f1090943ced24b9e0727f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf5ca71148f1090943ced24b9e0727f4c">RI_CICR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x34)</td></tr>
<tr class="separator:gaf5ca71148f1090943ced24b9e0727f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0ce719b6dcccc80c8b8e76799c190c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gada0ce719b6dcccc80c8b8e76799c190c">RI_ASMR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x38)</td></tr>
<tr class="separator:gada0ce719b6dcccc80c8b8e76799c190c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8efc6c5b59c5ea57aa39eb390e9d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaec8efc6c5b59c5ea57aa39eb390e9d02">RI_CMR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x3c)</td></tr>
<tr class="separator:gaec8efc6c5b59c5ea57aa39eb390e9d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1afc83e30cb2ef17a6812b3f4b98a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3c1afc83e30cb2ef17a6812b3f4b98a5">RI_CICR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x40)</td></tr>
<tr class="separator:ga3c1afc83e30cb2ef17a6812b3f4b98a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466a5baeafe769b7988b0471f111c40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga466a5baeafe769b7988b0471f111c40d">RI_ASMR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x44)</td></tr>
<tr class="separator:ga466a5baeafe769b7988b0471f111c40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524fe18bf19f8fed0065ba1c60645fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga524fe18bf19f8fed0065ba1c60645fc1">RI_CMR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x48)</td></tr>
<tr class="separator:ga524fe18bf19f8fed0065ba1c60645fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c23952ba2ba752bc5b474588c570f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga0c23952ba2ba752bc5b474588c570f29">RI_CICR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x4c)</td></tr>
<tr class="separator:ga0c23952ba2ba752bc5b474588c570f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc1eb0f6b0eb0149a248911b497aa26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga8dc1eb0f6b0eb0149a248911b497aa26">RI_ASMR5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x50)</td></tr>
<tr class="separator:ga8dc1eb0f6b0eb0149a248911b497aa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5fc3d53fec3e8149aec4d3f99844c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga1a5fc3d53fec3e8149aec4d3f99844c6">RI_CMR5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x54)</td></tr>
<tr class="separator:ga1a5fc3d53fec3e8149aec4d3f99844c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ecfda71d371f1379c2106fcf1ab6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf6ecfda71d371f1379c2106fcf1ab6a7">RI_CICR5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x58)</td></tr>
<tr class="separator:gaf6ecfda71d371f1379c2106fcf1ab6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee059851b0470a4b54d8849c1ed46514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaee059851b0470a4b54d8849c1ed46514">RI_ICR_IC1IOS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaee059851b0470a4b54d8849c1ed46514"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI input capture register.  <a href="#gaee059851b0470a4b54d8849c1ed46514">More...</a><br /></td></tr>
<tr class="separator:gaee059851b0470a4b54d8849c1ed46514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2fba2486a25d2dceef4beb8e5e9374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga0b2fba2486a25d2dceef4beb8e5e9374">RI_ICR_IC1IOS_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga0b2fba2486a25d2dceef4beb8e5e9374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683c44d6750b1ef5a7d900f37bc68747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga683c44d6750b1ef5a7d900f37bc68747">RI_ICR_IC2IOS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga683c44d6750b1ef5a7d900f37bc68747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb9eb80b70036a304c55826aade9677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga5fb9eb80b70036a304c55826aade9677">RI_ICR_IC2IOS_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga5fb9eb80b70036a304c55826aade9677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44487c963b844557c809c716200c2ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga44487c963b844557c809c716200c2ddb">RI_ICR_IC3IOS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga44487c963b844557c809c716200c2ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253498a53667672c74b863b7e2957af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga8253498a53667672c74b863b7e2957af">RI_ICR_IC3IOS_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga8253498a53667672c74b863b7e2957af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58afb2445aa5735a9d8c236f94ae3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gae58afb2445aa5735a9d8c236f94ae3a5">RI_ICR_IC4IOS_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gae58afb2445aa5735a9d8c236f94ae3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0930e54054c1c074ad18c0d392ca1868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga0930e54054c1c074ad18c0d392ca1868">RI_ICR_IC4IOS_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga0930e54054c1c074ad18c0d392ca1868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f17928d00c35c2c1216138edd4eb85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga7f17928d00c35c2c1216138edd4eb85f">RI_ICR_TIM_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga7f17928d00c35c2c1216138edd4eb85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8153e0098d04bd1e8a6606c7c62cf4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga8153e0098d04bd1e8a6606c7c62cf4b3">RI_ICR_TIM_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga8153e0098d04bd1e8a6606c7c62cf4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991a7aa3c0986605cb45831b5f16d02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga991a7aa3c0986605cb45831b5f16d02e">RI_ICR_IC1</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga991a7aa3c0986605cb45831b5f16d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5430845f1a57feef529bae0704c56968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga5430845f1a57feef529bae0704c56968">RI_ICR_IC2</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga5430845f1a57feef529bae0704c56968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a8c41438b820e6909a8a44311d2d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga02a8c41438b820e6909a8a44311d2d2e">RI_ICR_IC3</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga02a8c41438b820e6909a8a44311d2d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf8eea8686232d8e0e04d3c07526883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gacaf8eea8686232d8e0e04d3c07526883">RI_ICR_IC4</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gacaf8eea8686232d8e0e04d3c07526883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0fa4df63af7ebb1151d06083d22d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga0d0fa4df63af7ebb1151d06083d22d08">RI_ASCR1_CH0_GR1_1</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0d0fa4df63af7ebb1151d06083d22d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI analog switches control register 1.  <a href="#ga0d0fa4df63af7ebb1151d06083d22d08">More...</a><br /></td></tr>
<tr class="separator:ga0d0fa4df63af7ebb1151d06083d22d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86d6279ac8b34efdee01f60701d656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gab86d6279ac8b34efdee01f60701d656f">RI_ASCR1_CH1_GR1_2</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab86d6279ac8b34efdee01f60701d656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac898f50259c99ba192aa74dc019af5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gac898f50259c99ba192aa74dc019af5e8">RI_ASCR1_CH2_GR1_3</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gac898f50259c99ba192aa74dc019af5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0275513df5b31699c348f16efb7b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga9b0275513df5b31699c348f16efb7b15">RI_ASCR1_CH3_GR1_4</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga9b0275513df5b31699c348f16efb7b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945ecce3093c49074a36fbcfea8668ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga945ecce3093c49074a36fbcfea8668ea">RI_ASCR1_CH4</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga945ecce3093c49074a36fbcfea8668ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4cc2a0b873c48e57382b8a28b699cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gad4cc2a0b873c48e57382b8a28b699cba">RI_ASCR1_CH5</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gad4cc2a0b873c48e57382b8a28b699cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19970520edee19044cffd7c3d8e51617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga19970520edee19044cffd7c3d8e51617">RI_ASCR1_CH6_GR2_1</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga19970520edee19044cffd7c3d8e51617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce2eee71a4a160d54614eb363f45cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gacce2eee71a4a160d54614eb363f45cca">RI_ASCR1_CH7_GR2_2</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gacce2eee71a4a160d54614eb363f45cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5fe8a2e6083e501b816fd065dcbdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga8f5fe8a2e6083e501b816fd065dcbdf2">RI_ASCR1_CH8_GR3_1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga8f5fe8a2e6083e501b816fd065dcbdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700e3647ff4de070449e2a1eae566198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga700e3647ff4de070449e2a1eae566198">RI_ASCR1_CH9_GR3_2</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga700e3647ff4de070449e2a1eae566198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6595babfb6b8afc6cdf99c47f25b94e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga6595babfb6b8afc6cdf99c47f25b94e7">RI_ASCR1_CH10_GR8_1</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga6595babfb6b8afc6cdf99c47f25b94e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b10ed1f027b24be468cddee38d6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga00b10ed1f027b24be468cddee38d6e66">RI_ASCR1_CH11_GR8_2</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga00b10ed1f027b24be468cddee38d6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa60223c732f6095274b0b682fef993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3fa60223c732f6095274b0b682fef993">RI_ASCR1_CH12_GR8_3</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga3fa60223c732f6095274b0b682fef993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfc02a070971e963bd6c2531165af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3bfc02a070971e963bd6c2531165af3d">RI_ASCR1_CH13_GR8_4</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga3bfc02a070971e963bd6c2531165af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127dd8f4da1107e311bdaf0cf340d8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga127dd8f4da1107e311bdaf0cf340d8c6">RI_ASCR1_CH14_GR9_1</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga127dd8f4da1107e311bdaf0cf340d8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30759a4d04b556400677632ceb722c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gae30759a4d04b556400677632ceb722c7">RI_ASCR1_CH15_GR9_2</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:gae30759a4d04b556400677632ceb722c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1962acf0484d5fe6aa0b39e0c35a132f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga1962acf0484d5fe6aa0b39e0c35a132f">RI_ASCR1_CH31_GR11_5</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga1962acf0484d5fe6aa0b39e0c35a132f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe99fdc2c434bfb2538e5b4433067beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gafe99fdc2c434bfb2538e5b4433067beb">RI_ASCR1_CH18_GR7_1</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gafe99fdc2c434bfb2538e5b4433067beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f78388b60fef5cb215daaa3a0a51da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga4f78388b60fef5cb215daaa3a0a51da7">RI_ASCR1_CH19_GR7_2</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga4f78388b60fef5cb215daaa3a0a51da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b953ada373b37846494edc45e2d8408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3b953ada373b37846494edc45e2d8408">RI_ASCR1_CH20_GR7_3</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga3b953ada373b37846494edc45e2d8408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae485bcf58460222f6ef0262cae0d42a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gae485bcf58460222f6ef0262cae0d42a6">RI_ASCR1_CH21_GR7_4</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gae485bcf58460222f6ef0262cae0d42a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac3c47a4f8b6976c91b2ec461f15272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga2ac3c47a4f8b6976c91b2ec461f15272">RI_ASCR1_CH22</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga2ac3c47a4f8b6976c91b2ec461f15272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeef735bb23f77cdb4628506cd0b9be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gadeef735bb23f77cdb4628506cd0b9be5">RI_ASCR1_CH23</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gadeef735bb23f77cdb4628506cd0b9be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06bb3ffa8348c6095d0fcd7fffe8550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf06bb3ffa8348c6095d0fcd7fffe8550">RI_ASCR1_CH24</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gaf06bb3ffa8348c6095d0fcd7fffe8550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ef1b7c2d2ec3eb224cc0599393699a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga49ef1b7c2d2ec3eb224cc0599393699a">RI_ASCR1_CH25</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga49ef1b7c2d2ec3eb224cc0599393699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5638ca72d0a62251410161b71037aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gae5638ca72d0a62251410161b71037aa7">RI_ASCR1_VCOMP</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:gae5638ca72d0a62251410161b71037aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff90c9365860d5e830fea31fb8b82e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaff90c9365860d5e830fea31fb8b82e9f">RI_ASCR1_CH27_GR11_1</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:gaff90c9365860d5e830fea31fb8b82e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b1d4d1b0d2b09d8941899ce8bb0262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga30b1d4d1b0d2b09d8941899ce8bb0262">RI_ASCR1_CH28_GR11_2</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga30b1d4d1b0d2b09d8941899ce8bb0262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8607ebc0c5a8331d94f3b9f5ef68229c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga8607ebc0c5a8331d94f3b9f5ef68229c">RI_ASCR1_CH29_GR11_3</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga8607ebc0c5a8331d94f3b9f5ef68229c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb652789c3f04214abb5c28d20d4547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga7eb652789c3f04214abb5c28d20d4547">RI_ASCR1_CH30_GR11_4</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga7eb652789c3f04214abb5c28d20d4547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61a2caf9bf76335404532180c033236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gaa61a2caf9bf76335404532180c033236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107731f14487352ff843d3c1aedd4640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga107731f14487352ff843d3c1aedd4640">RI_ASCR2_GR10_1</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga107731f14487352ff843d3c1aedd4640"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI analog switches control register 2.  <a href="#ga107731f14487352ff843d3c1aedd4640">More...</a><br /></td></tr>
<tr class="separator:ga107731f14487352ff843d3c1aedd4640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c71861e9ad11b44150b93505988b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga66c71861e9ad11b44150b93505988b51">RI_ASCR2_GR10_2</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga66c71861e9ad11b44150b93505988b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915c71a6ca56cb9ed8107a4f3d55a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gad915c71a6ca56cb9ed8107a4f3d55a22">RI_ASCR2_GR10_3</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad915c71a6ca56cb9ed8107a4f3d55a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d08e89c26c8fd3948f4b1ffc821fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">RI_ASCR2_GR10_4</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga77d08e89c26c8fd3948f4b1ffc821fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a0445518cab86238c19ec70b1a7f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga68a0445518cab86238c19ec70b1a7f82">RI_ASCR2_GR6_1</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga68a0445518cab86238c19ec70b1a7f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180b56b3ecc2deff88f2428b402b5631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga180b56b3ecc2deff88f2428b402b5631">RI_ASCR2_GR6_2</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga180b56b3ecc2deff88f2428b402b5631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b70043d76941e46c05ed954181de99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga35b70043d76941e46c05ed954181de99">RI_ASCR2_GR5_1</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga35b70043d76941e46c05ed954181de99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092c8873e1ccc149ac20820165afa3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga092c8873e1ccc149ac20820165afa3a6">RI_ASCR2_GR5_2</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga092c8873e1ccc149ac20820165afa3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662bfe4dc3f4442594e603739e2b31f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga662bfe4dc3f4442594e603739e2b31f3">RI_ASCR2_GR5_3</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga662bfe4dc3f4442594e603739e2b31f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa987eaf3fb4b755150aba6c1c1869541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaa987eaf3fb4b755150aba6c1c1869541">RI_ASCR2_GR4_1</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaa987eaf3fb4b755150aba6c1c1869541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3bb7d3099a87e6fd417e748f50a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga78a3bb7d3099a87e6fd417e748f50a47">RI_ASCR2_GR4_2</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga78a3bb7d3099a87e6fd417e748f50a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75318d892c468098e8d4ca30ff59c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga75318d892c468098e8d4ca30ff59c21b">RI_ASCR2_GR4_3</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga75318d892c468098e8d4ca30ff59c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2582bb5c7f8fb6412184940ee6a7b350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga2582bb5c7f8fb6412184940ee6a7b350">RI_ASCR2_CH0B_GR3_3</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2582bb5c7f8fb6412184940ee6a7b350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7c4f53da76484fc97ae7d88216a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga9d7c4f53da76484fc97ae7d88216a00f">RI_ASCR2_CH1B_GR3_4</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga9d7c4f53da76484fc97ae7d88216a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724ba7ba70cc2fb5e4233e17705d548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga724ba7ba70cc2fb5e4233e17705d548b">RI_ASCR2_CH2B_GR3_5</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga724ba7ba70cc2fb5e4233e17705d548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dc07ff448ed44d8c3677c4092b28db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gad5dc07ff448ed44d8c3677c4092b28db">RI_ASCR2_CH3B_GR9_3</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gad5dc07ff448ed44d8c3677c4092b28db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0800c9f31c0bb7b8214b8630b88132a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga0800c9f31c0bb7b8214b8630b88132a0">RI_ASCR2_CH6B_GR9_4</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga0800c9f31c0bb7b8214b8630b88132a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad41b76efc5423d60b41bfb317df9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaddad41b76efc5423d60b41bfb317df9f">RI_ASCR2_CH7B_GR2_3</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaddad41b76efc5423d60b41bfb317df9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299766ac4ebff7f45ef63f5fc3cf6181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga299766ac4ebff7f45ef63f5fc3cf6181">RI_ASCR2_CH8B_GR2_4</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga299766ac4ebff7f45ef63f5fc3cf6181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0afa1ffd56fc8d44d8a5e99faeb2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga5b0afa1ffd56fc8d44d8a5e99faeb2c7">RI_ASCR2_CH9B_GR2_5</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga5b0afa1ffd56fc8d44d8a5e99faeb2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65accb2b744899541eba209ce1f1fa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga65accb2b744899541eba209ce1f1fa8a">RI_ASCR2_CH10B_GR7_5</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga65accb2b744899541eba209ce1f1fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1099071ef5756cedb903f17772de26b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga1099071ef5756cedb903f17772de26b1">RI_ASCR2_CH11B_GR7_6</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga1099071ef5756cedb903f17772de26b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55032343e026db674b9fd8f81420eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga55032343e026db674b9fd8f81420eaf8">RI_ASCR2_CH12B_GR7_7</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga55032343e026db674b9fd8f81420eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ad9d722774eafb4bf6f1f808c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga9f32ad9d722774eafb4bf6f1f808c33e">RI_ASCR2_GR6_3</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga9f32ad9d722774eafb4bf6f1f808c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65214f3d0d79db1018117035a0acc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf65214f3d0d79db1018117035a0acc5f">RI_ASCR2_GR6_4</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:gaf65214f3d0d79db1018117035a0acc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19977a9fc5aa75457567821349429519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga19977a9fc5aa75457567821349429519">RI_HYSCR1_PA</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga19977a9fc5aa75457567821349429519"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI hysteresis control register 1.  <a href="#ga19977a9fc5aa75457567821349429519">More...</a><br /></td></tr>
<tr class="separator:ga19977a9fc5aa75457567821349429519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223a488b061caeed9ac0f8e75b055ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga223a488b061caeed9ac0f8e75b055ca1">RI_HYSCR1_PB</a>(x)&#160;&#160;&#160;(x &lt;&lt; 16)</td></tr>
<tr class="separator:ga223a488b061caeed9ac0f8e75b055ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6ae0f9ffd963f045ee6f3cd03d1714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga6b6ae0f9ffd963f045ee6f3cd03d1714">RI_HYSCR2_PC</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga6b6ae0f9ffd963f045ee6f3cd03d1714"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI hysteresis control register 2.  <a href="#ga6b6ae0f9ffd963f045ee6f3cd03d1714">More...</a><br /></td></tr>
<tr class="separator:ga6b6ae0f9ffd963f045ee6f3cd03d1714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9eb00914cda305cc86191373994aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3e9eb00914cda305cc86191373994aef">RI_HYSCR2_PD</a>(x)&#160;&#160;&#160;(x &lt;&lt; 16)</td></tr>
<tr class="separator:ga3e9eb00914cda305cc86191373994aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45d3b27cdbd85c58b0e9a23daca5bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gac45d3b27cdbd85c58b0e9a23daca5bf0">RI_HYSCR3_PE</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:gac45d3b27cdbd85c58b0e9a23daca5bf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI hysteresis control register 3.  <a href="#gac45d3b27cdbd85c58b0e9a23daca5bf0">More...</a><br /></td></tr>
<tr class="separator:gac45d3b27cdbd85c58b0e9a23daca5bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43672bf99034341a872ce4a0930dd53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf43672bf99034341a872ce4a0930dd53">RI_HYSCR3_PF</a>(x)&#160;&#160;&#160;(x &lt;&lt; 16)</td></tr>
<tr class="separator:gaf43672bf99034341a872ce4a0930dd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56766ebb39c30d61879309d636b18617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga56766ebb39c30d61879309d636b18617">RI_HYSCR2_PG</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga56766ebb39c30d61879309d636b18617"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI hysteresis control register 4.  <a href="#ga56766ebb39c30d61879309d636b18617">More...</a><br /></td></tr>
<tr class="separator:ga56766ebb39c30d61879309d636b18617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f435741696d5913a7440e7d5b0ccf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga5f435741696d5913a7440e7d5b0ccf80">RI_ASMR1_PA</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga5f435741696d5913a7440e7d5b0ccf80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog switch mode register (RI_ASMR1)  <a href="#ga5f435741696d5913a7440e7d5b0ccf80">More...</a><br /></td></tr>
<tr class="separator:ga5f435741696d5913a7440e7d5b0ccf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50b601354d997f8325c4936df16750d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaf50b601354d997f8325c4936df16750d">RI_CMR1_PA</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:gaf50b601354d997f8325c4936df16750d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mask register (RI_CMR1)  <a href="#gaf50b601354d997f8325c4936df16750d">More...</a><br /></td></tr>
<tr class="separator:gaf50b601354d997f8325c4936df16750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496445870c809a64e887b4b689a2fb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga496445870c809a64e887b4b689a2fb75">RI_CICR1_PA</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga496445870c809a64e887b4b689a2fb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel identification for capture register (RI_CICR1)  <a href="#ga496445870c809a64e887b4b689a2fb75">More...</a><br /></td></tr>
<tr class="separator:ga496445870c809a64e887b4b689a2fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafd235e1dd068a92b3bff969fef4a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gacafd235e1dd068a92b3bff969fef4a75">RI_ASMR2_PB</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:gacafd235e1dd068a92b3bff969fef4a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog switch mode register (RI_ASMR2)  <a href="#gacafd235e1dd068a92b3bff969fef4a75">More...</a><br /></td></tr>
<tr class="separator:gacafd235e1dd068a92b3bff969fef4a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f87c49a9691b59a701af2cc04445c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga7f87c49a9691b59a701af2cc04445c47">RI_CMR2_PB</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga7f87c49a9691b59a701af2cc04445c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mask register (RI_CMR2)  <a href="#ga7f87c49a9691b59a701af2cc04445c47">More...</a><br /></td></tr>
<tr class="separator:ga7f87c49a9691b59a701af2cc04445c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304913b631ad103dd103d0e2104a76f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga304913b631ad103dd103d0e2104a76f0">RI_CICR2_PB</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga304913b631ad103dd103d0e2104a76f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel identification for capture register (RI_CICR2)  <a href="#ga304913b631ad103dd103d0e2104a76f0">More...</a><br /></td></tr>
<tr class="separator:ga304913b631ad103dd103d0e2104a76f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7444f616150840ec0c5b702ac634c592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga7444f616150840ec0c5b702ac634c592">RI_ASMR3_PC</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga7444f616150840ec0c5b702ac634c592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog switch mode register (RI_ASMR3)  <a href="#ga7444f616150840ec0c5b702ac634c592">More...</a><br /></td></tr>
<tr class="separator:ga7444f616150840ec0c5b702ac634c592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77278d2c1fa22cddb2857fca9c88a83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga77278d2c1fa22cddb2857fca9c88a83a">RI_CMR3_PC</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga77278d2c1fa22cddb2857fca9c88a83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mask register (RI_CMR3)  <a href="#ga77278d2c1fa22cddb2857fca9c88a83a">More...</a><br /></td></tr>
<tr class="separator:ga77278d2c1fa22cddb2857fca9c88a83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8e073147e3cb8f86c275c2487528b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gaed8e073147e3cb8f86c275c2487528b0">RI_CICR3_PC</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:gaed8e073147e3cb8f86c275c2487528b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel identification for capture register (RI_CICR3)  <a href="#gaed8e073147e3cb8f86c275c2487528b0">More...</a><br /></td></tr>
<tr class="separator:gaed8e073147e3cb8f86c275c2487528b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315f8fc6283c0dee3cc50ea7f23df9a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga315f8fc6283c0dee3cc50ea7f23df9a7">RI_ASMR4_PF</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga315f8fc6283c0dee3cc50ea7f23df9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog switch mode register (RI_ASMR4)  <a href="#ga315f8fc6283c0dee3cc50ea7f23df9a7">More...</a><br /></td></tr>
<tr class="separator:ga315f8fc6283c0dee3cc50ea7f23df9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0509a7ba6ab42a2882ea24f1fbf5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3a0509a7ba6ab42a2882ea24f1fbf5b4">RI_CMR4_PF</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga3a0509a7ba6ab42a2882ea24f1fbf5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mask register (RI_CMRF)  <a href="#ga3a0509a7ba6ab42a2882ea24f1fbf5b4">More...</a><br /></td></tr>
<tr class="separator:ga3a0509a7ba6ab42a2882ea24f1fbf5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde6bb5e7ee3b702198d058a88c2fed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gacde6bb5e7ee3b702198d058a88c2fed0">RI_CICR4_PF</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:gacde6bb5e7ee3b702198d058a88c2fed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel identification for capture register (RI_CICR4)  <a href="#gacde6bb5e7ee3b702198d058a88c2fed0">More...</a><br /></td></tr>
<tr class="separator:gacde6bb5e7ee3b702198d058a88c2fed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3561428be4c2e2bab43b6b9b63f8b607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga3561428be4c2e2bab43b6b9b63f8b607">RI_ASMR5_PG</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga3561428be4c2e2bab43b6b9b63f8b607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog switch mode register (RI_ASMR5)  <a href="#ga3561428be4c2e2bab43b6b9b63f8b607">More...</a><br /></td></tr>
<tr class="separator:ga3561428be4c2e2bab43b6b9b63f8b607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01c12b3496bb0b5eebaf4abdf79a88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#gad01c12b3496bb0b5eebaf4abdf79a88f">RI_CMR5_PG</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:gad01c12b3496bb0b5eebaf4abdf79a88f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mask register (RI_CMR5)  <a href="#gad01c12b3496bb0b5eebaf4abdf79a88f">More...</a><br /></td></tr>
<tr class="separator:gad01c12b3496bb0b5eebaf4abdf79a88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b105f1da9507fa60e03277d195e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ri__defines.html#ga43b105f1da9507fa60e03277d195e79d">RI_CICR5_PG</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:ga43b105f1da9507fa60e03277d195e79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel identification for capture register (RI_CICR5)  <a href="#ga43b105f1da9507fa60e03277d195e79d">More...</a><br /></td></tr>
<tr class="separator:ga43b105f1da9507fa60e03277d195e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>Register definitions for the STM32L1xx Routing Interface</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gab2e4fe0f52b95776973a4037f153e06c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00043">43</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d0fa4df63af7ebb1151d06083d22d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH0_GR1_1&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI analog switches control register 1. </p>
<p>The RI_ASCR1 register is used to configure the analog switches of the I/Os linked to the ADC. These I/Os are pointed to by the ADC channel number. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00093">93</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6595babfb6b8afc6cdf99c47f25b94e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH10_GR8_1&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00103">103</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00b10ed1f027b24be468cddee38d6e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH11_GR8_2&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00104">104</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fa60223c732f6095274b0b682fef993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH12_GR8_3&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00105">105</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bfc02a070971e963bd6c2531165af3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH13_GR8_4&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00106">106</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga127dd8f4da1107e311bdaf0cf340d8c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH14_GR9_1&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00107">107</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae30759a4d04b556400677632ceb722c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH15_GR9_2&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00108">108</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe99fdc2c434bfb2538e5b4433067beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH18_GR7_1&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00111">111</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f78388b60fef5cb215daaa3a0a51da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH19_GR7_2&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00112">112</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab86d6279ac8b34efdee01f60701d656f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH1_GR1_2&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00094">94</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b953ada373b37846494edc45e2d8408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH20_GR7_3&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00113">113</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae485bcf58460222f6ef0262cae0d42a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH21_GR7_4&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00114">114</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ac3c47a4f8b6976c91b2ec461f15272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH22&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00115">115</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadeef735bb23f77cdb4628506cd0b9be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH23&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00116">116</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf06bb3ffa8348c6095d0fcd7fffe8550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH24&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00117">117</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49ef1b7c2d2ec3eb224cc0599393699a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH25&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00118">118</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff90c9365860d5e830fea31fb8b82e9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH27_GR11_1&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00120">120</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30b1d4d1b0d2b09d8941899ce8bb0262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH28_GR11_2&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00121">121</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8607ebc0c5a8331d94f3b9f5ef68229c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH29_GR11_3&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00122">122</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac898f50259c99ba192aa74dc019af5e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH2_GR1_3&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00095">95</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eb652789c3f04214abb5c28d20d4547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH30_GR11_4&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00123">123</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1962acf0484d5fe6aa0b39e0c35a132f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH31_GR11_5&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00109">109</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b0275513df5b31699c348f16efb7b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH3_GR1_4&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00096">96</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga945ecce3093c49074a36fbcfea8668ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH4&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00097">97</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4cc2a0b873c48e57382b8a28b699cba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH5&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00098">98</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19970520edee19044cffd7c3d8e51617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH6_GR2_1&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00099">99</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacce2eee71a4a160d54614eb363f45cca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH7_GR2_2&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00100">100</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f5fe8a2e6083e501b816fd065dcbdf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH8_GR3_1&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00101">101</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga700e3647ff4de070449e2a1eae566198"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_CH9_GR3_2&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00102">102</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa61a2caf9bf76335404532180c033236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_SCM&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00124">124</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5638ca72d0a62251410161b71037aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR1_VCOMP&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00119">119</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafed0de35184adb99ba54d8c069345755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00044">44</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2582bb5c7f8fb6412184940ee6a7b350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH0B_GR3_3&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00146">146</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65accb2b744899541eba209ce1f1fa8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH10B_GR7_5&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00154">154</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1099071ef5756cedb903f17772de26b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH11B_GR7_6&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00155">155</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55032343e026db674b9fd8f81420eaf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH12B_GR7_7&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00156">156</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d7c4f53da76484fc97ae7d88216a00f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH1B_GR3_4&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00147">147</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga724ba7ba70cc2fb5e4233e17705d548b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH2B_GR3_5&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00148">148</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5dc07ff448ed44d8c3677c4092b28db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH3B_GR9_3&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00149">149</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0800c9f31c0bb7b8214b8630b88132a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH6B_GR9_4&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00150">150</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddad41b76efc5423d60b41bfb317df9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH7B_GR2_3&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00151">151</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga299766ac4ebff7f45ef63f5fc3cf6181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH8B_GR2_4&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00152">152</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b0afa1ffd56fc8d44d8a5e99faeb2c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_CH9B_GR2_5&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00153">153</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga107731f14487352ff843d3c1aedd4640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_1&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI analog switches control register 2. </p>
<p>The RI_ASCR2 register is used to configure the analog switches of groups of I/Os not linked to the ADC. In this way, predefined groups of I/Os can be connected together. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00133">133</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66c71861e9ad11b44150b93505988b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_2&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00134">134</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad915c71a6ca56cb9ed8107a4f3d55a22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_3&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00135">135</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77d08e89c26c8fd3948f4b1ffc821fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR10_4&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00136">136</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa987eaf3fb4b755150aba6c1c1869541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_1&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00142">142</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78a3bb7d3099a87e6fd417e748f50a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_2&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00143">143</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75318d892c468098e8d4ca30ff59c21b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR4_3&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00144">144</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35b70043d76941e46c05ed954181de99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_1&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00139">139</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga092c8873e1ccc149ac20820165afa3a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_2&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00140">140</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga662bfe4dc3f4442594e603739e2b31f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR5_3&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00141">141</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68a0445518cab86238c19ec70b1a7f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_1&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00137">137</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga180b56b3ecc2deff88f2428b402b5631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_2&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00138">138</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f32ad9d722774eafb4bf6f1f808c33e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_3&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00157">157</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf65214f3d0d79db1018117035a0acc5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASCR2_GR6_4&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00158">158</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga434854be5d099dd1cce210d118d54ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00049">49</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f435741696d5913a7440e7d5b0ccf80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR1_PA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog switch mode register (RI_ASMR1) </p>
<p>The RI_ASMR1 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to select if analog switches of port A are to be controlled by the timer OC or through the ADC interface or RI_ASCRx registers.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00214">214</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf25e26f91180b238ee2cea3307d6e1da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00052">52</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafd235e1dd068a92b3bff969fef4a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR2_PB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog switch mode register (RI_ASMR2) </p>
<p>The RI_ASMR2 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to select if analog switches of port B are to be controlled by the timer OC or through the ADC interface or RI_ASCRx registers.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00250">250</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada0ce719b6dcccc80c8b8e76799c190c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00055">55</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7444f616150840ec0c5b702ac634c592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR3_PC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog switch mode register (RI_ASMR3) </p>
<p>The RI_ASMR3 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to select if analog switches of port C are to be controlled by the timer OC or through the ADC interface or RI_ASCRx registers.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00286">286</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga466a5baeafe769b7988b0471f111c40d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR4&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00058">58</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga315f8fc6283c0dee3cc50ea7f23df9a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR4_PF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog switch mode register (RI_ASMR4) </p>
<p>The RI_ASMR4 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to select if analog switches of port F are to be controlled by the timer OC or through the ADC interface or RI_ASCRx registers.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00322">322</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dc1eb0f6b0eb0149a248911b497aa26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR5&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00061">61</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3561428be4c2e2bab43b6b9b63f8b607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ASMR5_PG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog switch mode register (RI_ASMR5) </p>
<p>The RI_ASMR5 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to select if analog switches of port G are to be controlled by the timer OC or through the ADC interface or RI_ASCRx registers.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00358">358</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fdc749e6f184b3cd9b01f179af62e4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_BASE&#160;&#160;&#160;<a class="el" href="stm32_2l1_2memorymap_8h.html#abb8b0454337e1ca33948b91efd81a14a">ROUTING_BASE</a> - 0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00040">40</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05ba434394476837817f2cd3a6b75d98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00051">51</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga496445870c809a64e887b4b689a2fb75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR1_PA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel identification for capture register (RI_CICR1) </p>
<p>The RI_CICR1 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used when analog switches are controlled by a timer OC. RI_CICR1 allows a channel to be identified for timer input capture.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00238">238</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5ca71148f1090943ced24b9e0727f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00054">54</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga304913b631ad103dd103d0e2104a76f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR2_PB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel identification for capture register (RI_CICR2) </p>
<p>The RI_CICR2 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used when analog switches are controlled by a timer OC. RI_CICR2 allows a channel to be identified for timer input capture.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00274">274</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c1afc83e30cb2ef17a6812b3f4b98a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00057">57</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed8e073147e3cb8f86c275c2487528b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR3_PC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel identification for capture register (RI_CICR3) </p>
<p>The RI_CICR3 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used when analog switches are controlled by a timer OC. RI_CICR3 allows a channel to be identified for timer input capture.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00310">310</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c23952ba2ba752bc5b474588c570f29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR4&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x4c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00060">60</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacde6bb5e7ee3b702198d058a88c2fed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR4_PF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel identification for capture register (RI_CICR4) </p>
<p>The RI_CICR4 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used when analog switches are controlled by a timer OC. RI_CICR4 allows a channel to be identified for timer input capture.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00346">346</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6ecfda71d371f1379c2106fcf1ab6a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR5&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00063">63</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43b105f1da9507fa60e03277d195e79d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CICR5_PG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel identification for capture register (RI_CICR5) </p>
<p>The RI_CICR5 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used when analog switches are controlled by a timer OC. RI_CICR5 allows a channel to be identified for timer input capture.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00382">382</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae275d479bd2c9d436b7f374b38a588d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00050">50</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf50b601354d997f8325c4936df16750d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR1_PA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mask register (RI_CMR1) </p>
<p>RI_CMR1 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to mask a port A channel designated as a timer input capture (after acquisition completion to avoid triggering multiple detections).</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00226">226</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac285ca9597ea34c871cbf0a9cb60f61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00053">53</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f87c49a9691b59a701af2cc04445c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR2_PB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mask register (RI_CMR2) </p>
<p>RI_CMR2 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to mask a port B channel designated as a timer input capture (after acquisition completion to avoid triggering multiple detections).</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00262">262</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec8efc6c5b59c5ea57aa39eb390e9d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00056">56</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77278d2c1fa22cddb2857fca9c88a83a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR3_PC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mask register (RI_CMR3) </p>
<p>RI_CMR3 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to mask a port C channel designated as a timer input capture (after acquisition completion to avoid triggering multiple detections).</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00298">298</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga524fe18bf19f8fed0065ba1c60645fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR4&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00059">59</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a0509a7ba6ab42a2882ea24f1fbf5b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR4_PF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mask register (RI_CMRF) </p>
<p>RI_CMR4 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to mask a port F channel designated as a timer input capture (after acquisition completion to avoid triggering multiple detections).</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00334">334</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a5fc3d53fec3e8149aec4d3f99844c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR5&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00062">62</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad01c12b3496bb0b5eebaf4abdf79a88f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CMR5_PG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mask register (RI_CMR5) </p>
<p>RI_CMR1 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is used to mask a port G channel designated as a timer input capture (after acquisition completion to avoid triggering multiple detections).</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00370">370</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56f502f26eb51adafa7a3b208d783bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00045">45</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19977a9fc5aa75457567821349429519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI hysteresis control register 1. </p>
<p>The RI_HYSCR1 register is used to enable/disable the hysteresis of the input Schmitt trigger of ports A and B.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00169">169</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga223a488b061caeed9ac0f8e75b055ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR1_PB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00170">170</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51437c4521dbb238a9568308a8ad02c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00046">46</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b6ae0f9ffd963f045ee6f3cd03d1714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI hysteresis control register 2. </p>
<p>RI_HYSCR2 register allows to enable/disable hysteresis of input Schmitt trigger of ports C and D.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00180">180</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e9eb00914cda305cc86191373994aef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00181">181</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56766ebb39c30d61879309d636b18617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR2_PG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI hysteresis control register 4. </p>
<p>The RI_HYSCR4 register is used to enable/disable the hysteresis of the input Schmitt trigger of the entire port G.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00202">202</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf30e48b719411bffc56cdab0a783086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00047">47</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac45d3b27cdbd85c58b0e9a23daca5bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI hysteresis control register 3. </p>
<p>The RI_HYSCR3 register is used to enable/disable the hysteresis of the input Schmitt trigger of the entire port E and F.</p>
<p>GPIO0-GPIO15 defines should be used as parameters. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00191">191</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf43672bf99034341a872ce4a0930dd53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR3_PF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00192">192</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86168a25c59408df4dec344961110a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_HYSCR4&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00048">48</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba12bcda2166886eee752a96a0a82be7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00042">42</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga991a7aa3c0986605cb45831b5f16d02e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00081">81</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b2fba2486a25d2dceef4beb8e5e9374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1IOS_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00072">72</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee059851b0470a4b54d8849c1ed46514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC1IOS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI input capture register. </p>
<p>The RI_ICR register is used to select the routing of 4 full ports to the input captures of TIM2, TIM3 and TIM4. </p>

<p>Definition at line <a class="el" href="ri_8h_source.html#l00071">71</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5430845f1a57feef529bae0704c56968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00082">82</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fb9eb80b70036a304c55826aade9677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2IOS_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00074">74</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga683c44d6750b1ef5a7d900f37bc68747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC2IOS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00073">73</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02a8c41438b820e6909a8a44311d2d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00083">83</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8253498a53667672c74b863b7e2957af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3IOS_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00076">76</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44487c963b844557c809c716200c2ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC3IOS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00075">75</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaf8eea8686232d8e0e04d3c07526883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00084">84</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0930e54054c1c074ad18c0d392ca1868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4IOS_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00078">78</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae58afb2445aa5735a9d8c236f94ae3a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_IC4IOS_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00077">77</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8153e0098d04bd1e8a6606c7c62cf4b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_TIM_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00080">80</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f17928d00c35c2c1216138edd4eb85f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_ICR_TIM_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ri_8h_source.html#l00079">79</a> of file <a class="el" href="ri_8h_source.html">ri.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Sep 27 2019 22:10:45 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
