// Seed: 1426494270
module module_0;
  always @(id_1 or 1) begin
    id_1 <= #1 1;
    #1 release id_1;
    assert (1);
    if (1 || 1) for (id_1 = ~id_1; 1 == id_1; id_1 = id_1) $display(id_1, 1);
    else if (id_1) id_1 <= #1 1 < 1;
    else id_1 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = (1'b0 == 1 || id_2);
  id_7(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(1)
  );
  initial id_2 <= id_6;
  module_0();
endmodule
