{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705624296078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705624296078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 03:31:35 2024 " "Processing started: Fri Jan 19 03:31:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705624296078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705624296078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705624296078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_85c_slow.svo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_6_1200mv_85c_slow.svo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624297044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_0c_slow.svo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_6_1200mv_0c_slow.svo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624297391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_fast.svo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_min_1200mv_0c_fast.svo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624297740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.svo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject.svo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624298085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_85c_v_slow.sdo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624298362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_0c_v_slow.sdo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624298642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_v_fast.sdo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624298912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_v.sdo C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/ simulation " "Generated file FinalProject_v.sdo in folder \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705624299187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705624299253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 03:31:39 2024 " "Processing ended: Fri Jan 19 03:31:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705624299253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705624299253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705624299253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705624299253 ""}
