#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 28 13:23:49 2022
# Process ID: 7852
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5844 C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Lab6/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 949.766 ; gain = 257.496
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AFD299A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2193.410 ; gain = 1040.473
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - videomemlab_master_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:user:keyboard_subordinate:1.0 - keyboard_subordinate_0
Adding component instance block -- xilinx.com:user:vga_bram:1.0 - vga_bram_0
Adding component instance block -- xilinx.com:user:videomemlab_master:1.0 - videomemlab_master_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /keyboard_subordinate_0/I_CLK_50(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0/I_CLK_50(undef)
Successfully read diagram <design_1> from BD file <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2349.977 ; gain = 46.852
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AFD299A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 14:55:29 2022...
