
State Machine - |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
Name work_state_r.1011 work_state_r.1010 work_state_r.1001 work_state_r.1000 work_state_r.0111 work_state_r.0110 work_state_r.0101 work_state_r.0100 work_state_r.0011 work_state_r.0010 work_state_r.0001 work_state_r.0000 
work_state_r.0000 0 0 0 0 0 0 0 0 0 0 0 0 
work_state_r.0001 0 0 0 0 0 0 0 0 0 0 1 1 
work_state_r.0010 0 0 0 0 0 0 0 0 0 1 0 1 
work_state_r.0011 0 0 0 0 0 0 0 0 1 0 0 1 
work_state_r.0100 0 0 0 0 0 0 0 1 0 0 0 1 
work_state_r.0101 0 0 0 0 0 0 1 0 0 0 0 1 
work_state_r.0110 0 0 0 0 0 1 0 0 0 0 0 1 
work_state_r.0111 0 0 0 0 1 0 0 0 0 0 0 1 
work_state_r.1000 0 0 0 1 0 0 0 0 0 0 0 1 
work_state_r.1001 0 0 1 0 0 0 0 0 0 0 0 1 
work_state_r.1010 0 1 0 0 0 0 0 0 0 0 0 1 
work_state_r.1011 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
Name init_state_r.1001 init_state_r.1000 init_state_r.0111 init_state_r.0110 init_state_r.0101 init_state_r.0100 init_state_r.0011 init_state_r.0010 init_state_r.0001 init_state_r.0000 
init_state_r.0000 0 0 0 0 0 0 0 0 0 0 
init_state_r.0001 0 0 0 0 0 0 0 0 1 1 
init_state_r.0010 0 0 0 0 0 0 0 1 0 1 
init_state_r.0011 0 0 0 0 0 0 1 0 0 1 
init_state_r.0100 0 0 0 0 0 1 0 0 0 1 
init_state_r.0101 0 0 0 0 1 0 0 0 0 1 
init_state_r.0110 0 0 0 1 0 0 0 0 0 1 
init_state_r.0111 0 0 1 0 0 0 0 0 0 1 
init_state_r.1000 0 1 0 0 0 0 0 0 0 1 
init_state_r.1001 1 0 0 0 0 0 0 0 0 1 

State Machine - |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate
Name mystate.0011 mystate.0010 mystate.0001 mystate.0000 mystate.0100 
mystate.0000 0 0 0 0 0 
mystate.0001 0 0 1 1 0 
mystate.0010 0 1 0 1 0 
mystate.0011 1 0 0 1 0 
mystate.0100 0 0 0 1 1 
