design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/dejanp/projects/shuttle7/sup20MHz/openlane/user_project_wrapper,user_project_wrapper,22_07_27_08_42,flow completed,5h23m33s0ms,3h18m5s0ms,-2.0,10.2784,-1,7.94,34135.38,-1,0,0,0,0,0,0,-1,118,0,-1,-1,3167346,579385,-43.22,-43.22,-0.96,-1.18,-1,-232.22,-591.61,-15.73,-23.62,-1,2326141962.0,0.0,13.16,19.49,7.8,12.73,-1,59606,90927,3213,34291,0,0,0,68984,779,272,506,7861,13509,7684,4295,3970,11800,11762,226,2882,142104,0,144986,10176240.2304,25300.0,31100.0,0.000635,32000.0,39500.0,1.12e-06,35500.0,46600.0,1.74e-06,112.74,52.5,19.047619047619047,51.5,AREA 0,5,50,1,180,180,0.3,0.6,sky130_fd_sc_hd,4,3
