0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.sim/sim_1/synth/func/xsim/UART_Rx_func_synth.v,1722873980,verilog,,C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.srcs/sim_1/new/Genesys2_VideoDemoR1_TB_Oneshoot.v,,AccCuentas;DPRAM_W245_R32;DPRAM_W245_R32_blk_mem_gen_generic_cstr;DPRAM_W245_R32_blk_mem_gen_prim_width;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized0;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized1;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized10;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized11;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized12;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized13;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized14;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized2;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized3;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized4;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized5;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized6;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized7;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized8;DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized9;DPRAM_W245_R32_blk_mem_gen_prim_wrapper;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized0;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized1;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized10;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized11;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized12;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized13;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized14;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized2;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized3;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized4;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized5;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized6;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized7;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized8;DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized9;DPRAM_W245_R32_blk_mem_gen_top;DPRAM_W245_R32_blk_mem_gen_v8_4_7;DPRAM_W245_R32_blk_mem_gen_v8_4_7_synth;Genesys2_VideoDemoR1;MemTx_1;MemTx_1_blk_mem_gen_generic_cstr;MemTx_1_blk_mem_gen_prim_width;MemTx_1_blk_mem_gen_prim_width__parameterized0;MemTx_1_blk_mem_gen_prim_width__parameterized1;MemTx_1_blk_mem_gen_prim_width__parameterized2;MemTx_1_blk_mem_gen_prim_width__parameterized3;MemTx_1_blk_mem_gen_prim_width__parameterized4;MemTx_1_blk_mem_gen_prim_width__parameterized5;MemTx_1_blk_mem_gen_prim_width__parameterized6;MemTx_1_blk_mem_gen_prim_wrapper;MemTx_1_blk_mem_gen_prim_wrapper__parameterized0;MemTx_1_blk_mem_gen_prim_wrapper__parameterized1;MemTx_1_blk_mem_gen_prim_wrapper__parameterized2;MemTx_1_blk_mem_gen_prim_wrapper__parameterized3;MemTx_1_blk_mem_gen_prim_wrapper__parameterized4;MemTx_1_blk_mem_gen_prim_wrapper__parameterized5;MemTx_1_blk_mem_gen_prim_wrapper__parameterized6;MemTx_1_blk_mem_gen_top;MemTx_1_blk_mem_gen_v8_4_7;MemTx_1_blk_mem_gen_v8_4_7_synth;OneShoot;OneShoot_0;OneShoot_1;OneShoot_2;OneShoot_3;OneShoot_4;PreProc_Cs;PreProc_Cs_7;SimpleOneShot;SimpleOneShot_9;TDMS_encoder;TDMS_encoder_5;TDMS_encoder_6;UART_Rx;UART_TX_control;UART_Tx;VideoLineBuffer_1;blk_mem_gen_0;blk_mem_gen_0_bindec;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_mux;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9;blk_mem_gen_0_blk_mem_gen_prim_wrapper;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_7;blk_mem_gen_0_blk_mem_gen_v8_4_7_synth;blk_mem_gen_1;blk_mem_gen_1_bindec;blk_mem_gen_1_blk_mem_gen_generic_cstr;blk_mem_gen_1_blk_mem_gen_mux;blk_mem_gen_1_blk_mem_gen_prim_width;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_1_blk_mem_gen_prim_wrapper;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized1;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized2;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized3;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized4;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized5;blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized6;blk_mem_gen_1_blk_mem_gen_top;blk_mem_gen_1_blk_mem_gen_v8_4_7;blk_mem_gen_1_blk_mem_gen_v8_4_7_synth;clk_wiz_0;clk_wiz_0_clk_wiz;control_DM;control_Tx;control_parametros;counter_ADP;counter_ADP_8;dcodeNto8;display_clocks;dpti_clock;dpti_clock_clk_wiz;dpti_ctrl;dvid;glbl;mig_7series_0;mig_7series_0_mig;mig_7series_0_mig_7series_v4_2_arb_mux;mig_7series_0_mig_7series_v4_2_arb_row_col;mig_7series_0_mig_7series_v4_2_arb_select;mig_7series_0_mig_7series_v4_2_bank_cntrl;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized0;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized1;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized2;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized3;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized4;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized5;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized6;mig_7series_0_mig_7series_v4_2_bank_common;mig_7series_0_mig_7series_v4_2_bank_compare;mig_7series_0_mig_7series_v4_2_bank_compare_0;mig_7series_0_mig_7series_v4_2_bank_compare_1;mig_7series_0_mig_7series_v4_2_bank_compare_2;mig_7series_0_mig_7series_v4_2_bank_compare_3;mig_7series_0_mig_7series_v4_2_bank_compare_4;mig_7series_0_mig_7series_v4_2_bank_compare_5;mig_7series_0_mig_7series_v4_2_bank_compare_6;mig_7series_0_mig_7series_v4_2_bank_mach;mig_7series_0_mig_7series_v4_2_bank_queue;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized0;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized1;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized2;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized3;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized4;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized5;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized6;mig_7series_0_mig_7series_v4_2_bank_state;mig_7series_0_mig_7series_v4_2_bank_state__parameterized0;mig_7series_0_mig_7series_v4_2_bank_state__parameterized1;mig_7series_0_mig_7series_v4_2_bank_state__parameterized2;mig_7series_0_mig_7series_v4_2_bank_state__parameterized3;mig_7series_0_mig_7series_v4_2_bank_state__parameterized4;mig_7series_0_mig_7series_v4_2_bank_state__parameterized5;mig_7series_0_mig_7series_v4_2_bank_state__parameterized6;mig_7series_0_mig_7series_v4_2_clk_ibuf;mig_7series_0_mig_7series_v4_2_col_mach;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0_17;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0_20;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized3;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized4;mig_7series_0_mig_7series_v4_2_ddr_byte_lane;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized2;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized3;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized4;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized5;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized6;mig_7series_0_mig_7series_v4_2_ddr_calib_top;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_18;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_21;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_23;mig_7series_0_mig_7series_v4_2_ddr_mc_phy;mig_7series_0_mig_7series_v4_2_ddr_mc_phy_wrapper;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_12;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_13;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_14;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_15;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_16;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_19;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_22;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_24;mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes;mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay;mig_7series_0_mig_7series_v4_2_ddr_phy_dqs_found_cal;mig_7series_0_mig_7series_v4_2_ddr_phy_init;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_cntlr;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_data;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_edge;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_lim;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_mux;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_po_cntlr;mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_samp;mig_7series_0_mig_7series_v4_2_ddr_phy_oclkdelay_cal;mig_7series_0_mig_7series_v4_2_ddr_phy_prbs_rdlvl;mig_7series_0_mig_7series_v4_2_ddr_phy_rdlvl;mig_7series_0_mig_7series_v4_2_ddr_phy_tempmon;mig_7series_0_mig_7series_v4_2_ddr_phy_top;mig_7series_0_mig_7series_v4_2_ddr_phy_wrcal;mig_7series_0_mig_7series_v4_2_ddr_phy_wrlvl;mig_7series_0_mig_7series_v4_2_ddr_prbs_gen;mig_7series_0_mig_7series_v4_2_infrastructure;mig_7series_0_mig_7series_v4_2_iodelay_ctrl;mig_7series_0_mig_7series_v4_2_mc;mig_7series_0_mig_7series_v4_2_mem_intfc;mig_7series_0_mig_7series_v4_2_memc_ui_top_std;mig_7series_0_mig_7series_v4_2_poc_edge_store;mig_7series_0_mig_7series_v4_2_poc_edge_store_25;mig_7series_0_mig_7series_v4_2_poc_edge_store_26;mig_7series_0_mig_7series_v4_2_poc_meta;mig_7series_0_mig_7series_v4_2_poc_pd;mig_7series_0_mig_7series_v4_2_poc_pd_10;mig_7series_0_mig_7series_v4_2_poc_pd_11;mig_7series_0_mig_7series_v4_2_poc_pd_9;mig_7series_0_mig_7series_v4_2_poc_tap_base;mig_7series_0_mig_7series_v4_2_poc_top;mig_7series_0_mig_7series_v4_2_rank_cntrl;mig_7series_0_mig_7series_v4_2_rank_common;mig_7series_0_mig_7series_v4_2_rank_mach;mig_7series_0_mig_7series_v4_2_round_robin_arb;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_7;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_8;mig_7series_0_mig_7series_v4_2_tempmon;mig_7series_0_mig_7series_v4_2_ui_cmd;mig_7series_0_mig_7series_v4_2_ui_rd_data;mig_7series_0_mig_7series_v4_2_ui_top;mig_7series_0_mig_7series_v4_2_ui_wr_data;modulo_Tx;pmodDA2;sync_pulse_det_generator;tick_generator;unimacro_FIFO_DUALCLOCK_MACRO;unimacro_FIFO_DUALCLOCK_MACRO__parameterized0;video_sync_generator,,,../../../../../Genesys2_VideoDemoR1.ip_user_files/ipstatic,,,,,
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.srcs/sim_1/new/Genesys2_VideoDemoR1_TB_Oneshoot.v,1722871233,verilog,,,,tb_OneShoot,,,../../../../../Genesys2_VideoDemoR1.ip_user_files/ipstatic,,,,,
