

================================================================
== Vitis HLS Report for 'detect_ipv6_protocol_512_s'
================================================================
* Date:           Sat Mar 18 14:33:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6DataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6DataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6DataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_icmpv6_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_icmpv6_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_icmpv6_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_ipv6udp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_ipv6udp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_ipv6udp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6DataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_ipv6udp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_icmpv6_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln398 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:398]   --->   Operation 15 'specpipeline' 'specpipeline_ln398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_load = load i1 %state_V"   --->   Operation 16 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ipv6DataFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %state_V_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:408]   --->   Operation 18 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln411 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:411]   --->   Operation 19 'br' 'br_ln411' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%ipv6DataFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipv6DataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'ipv6DataFifo_read_1' <Predicate = (!state_V_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipv6DataFifo_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'tmp_last_V' <Predicate = (!state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipv6DataFifo_read_1, i32 48, i32 55"   --->   Operation 22 'partselect' 'p_Result_i' <Predicate = (!state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln418 = store i8 %p_Result_i, i8 %nextHeader_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:418]   --->   Operation 23 'store' 'store_ln418' <Predicate = (!state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.49ns)   --->   "%switch_ln421 = switch i8 %p_Result_i, void %._crit_edge3.i, i8 58, void, i8 17, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:421]   --->   Operation 24 'switch' 'switch_ln421' <Predicate = (!state_V_load & tmp_i)> <Delay = 0.49>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!state_V_load & tmp_i & p_Result_i != 58)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %tmp_last_V, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:430]   --->   Operation 26 'br' 'br_ln430' <Predicate = (!state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln432 = store i1 1, i1 %state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:432]   --->   Operation 27 'store' 'store_ln432' <Predicate = (!state_V_load & tmp_i & !tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln433 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:433]   --->   Operation 28 'br' 'br_ln433' <Predicate = (!state_V_load & tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln434 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:434]   --->   Operation 29 'br' 'br_ln434' <Predicate = (!state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln435 = br void %detect_ipv6_protocol<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:435]   --->   Operation 30 'br' 'br_ln435' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %tmp_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:437]   --->   Operation 31 'br' 'br_ln437' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%ipv6DataFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipv6DataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'read' 'ipv6DataFifo_read' <Predicate = (state_V_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipv6DataFifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'bitselect' 'tmp_last_V_3' <Predicate = (state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nextHeader_V_load = load i8 %nextHeader_V"   --->   Operation 34 'load' 'nextHeader_V_load' <Predicate = (state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.49ns)   --->   "%switch_ln440 = switch i8 %nextHeader_V_load, void %._crit_edge6.i, i8 58, void, i8 17, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:440]   --->   Operation 35 'switch' 'switch_ln440' <Predicate = (state_V_load & tmp_i)> <Delay = 0.49>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (state_V_load & tmp_i & nextHeader_V_load != 58)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln449 = br i1 %tmp_last_V_3, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:449]   --->   Operation 37 'br' 'br_ln449' <Predicate = (state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln451 = store i1 0, i1 %state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:451]   --->   Operation 38 'store' 'store_ln451' <Predicate = (state_V_load & tmp_i & tmp_last_V_3)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln452 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:452]   --->   Operation 39 'br' 'br_ln452' <Predicate = (state_V_load & tmp_i & tmp_last_V_3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln453 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:453]   --->   Operation 40 'br' 'br_ln453' <Predicate = (state_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln454 = br void %detect_ipv6_protocol<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:454]   --->   Operation 41 'br' 'br_ln454' <Predicate = (state_V_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 42 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_ipv6udp_internal, i1024 %ipv6DataFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 42 'write' 'write_ln173' <Predicate = (!state_V_load & tmp_i & p_Result_i == 17)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln428 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:428]   --->   Operation 43 'br' 'br_ln428' <Predicate = (!state_V_load & tmp_i & p_Result_i == 17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_icmpv6_internal, i1024 %ipv6DataFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 44 'write' 'write_ln173' <Predicate = (!state_V_load & tmp_i & p_Result_i == 58)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln424 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:424]   --->   Operation 45 'br' 'br_ln424' <Predicate = (!state_V_load & tmp_i & p_Result_i == 58)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_ipv6udp_internal, i1024 %ipv6DataFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 46 'write' 'write_ln173' <Predicate = (state_V_load & tmp_i & nextHeader_V_load == 17)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln447 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:447]   --->   Operation 47 'br' 'br_ln447' <Predicate = (state_V_load & tmp_i & nextHeader_V_load == 17)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_icmpv6_internal, i1024 %ipv6DataFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'write' 'write_ln173' <Predicate = (state_V_load & tmp_i & nextHeader_V_load == 58)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln443 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:443]   --->   Operation 49 'br' 'br_ln443' <Predicate = (state_V_load & tmp_i & nextHeader_V_load == 58)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ipv6DataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nextHeader_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m_axis_icmpv6_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_ipv6udp_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specpipeline_ln398  (specpipeline ) [ 000]
state_V_load        (load         ) [ 011]
tmp_i               (nbreadreq    ) [ 011]
br_ln408            (br           ) [ 000]
br_ln411            (br           ) [ 000]
ipv6DataFifo_read_1 (read         ) [ 011]
tmp_last_V          (bitselect    ) [ 010]
p_Result_i          (partselect   ) [ 011]
store_ln418         (store        ) [ 000]
switch_ln421        (switch       ) [ 000]
br_ln0              (br           ) [ 000]
br_ln430            (br           ) [ 000]
store_ln432         (store        ) [ 000]
br_ln433            (br           ) [ 000]
br_ln434            (br           ) [ 000]
br_ln435            (br           ) [ 000]
br_ln437            (br           ) [ 000]
ipv6DataFifo_read   (read         ) [ 011]
tmp_last_V_3        (bitselect    ) [ 010]
nextHeader_V_load   (load         ) [ 011]
switch_ln440        (switch       ) [ 000]
br_ln0              (br           ) [ 000]
br_ln449            (br           ) [ 000]
store_ln451         (store        ) [ 000]
br_ln452            (br           ) [ 000]
br_ln453            (br           ) [ 000]
br_ln454            (br           ) [ 000]
write_ln173         (write        ) [ 000]
br_ln428            (br           ) [ 000]
write_ln173         (write        ) [ 000]
br_ln424            (br           ) [ 000]
write_ln173         (write        ) [ 000]
br_ln447            (br           ) [ 000]
write_ln173         (write        ) [ 000]
br_ln443            (br           ) [ 000]
ret_ln0             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ipv6DataFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv6DataFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nextHeader_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextHeader_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_icmpv6_internal">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_icmpv6_internal"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_ipv6udp_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_ipv6udp_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_i_nbreadreq_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1024" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1024" slack="0"/>
<pin id="56" dir="0" index="1" bw="1024" slack="0"/>
<pin id="57" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipv6DataFifo_read_1/1 ipv6DataFifo_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1024" slack="0"/>
<pin id="63" dir="0" index="2" bw="1024" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="1024" slack="0"/>
<pin id="70" dir="0" index="2" bw="1024" slack="1"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1024" slack="0"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 tmp_last_V_3/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1024" slack="1"/>
<pin id="84" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ipv6DataFifo_read_1 ipv6DataFifo_read "/>
</bind>
</comp>

<comp id="88" class="1004" name="state_V_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Result_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1024" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="0" index="3" bw="7" slack="0"/>
<pin id="97" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln418_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln418/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln432_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="nextHeader_V_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextHeader_V_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln451_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln451/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="state_V_load_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

<comp id="128" class="1005" name="tmp_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_Result_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="1"/>
<pin id="137" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="142" class="1005" name="nextHeader_V_load_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="nextHeader_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="54" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="54" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="54" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="88" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="46" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="92" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="114" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {1 }
	Port: nextHeader_V | {1 }
	Port: m_axis_icmpv6_internal | {2 }
	Port: m_axis_ipv6udp_internal | {2 }
 - Input state : 
	Port: detect_ipv6_protocol<512> : state_V | {1 }
	Port: detect_ipv6_protocol<512> : ipv6DataFifo | {1 }
	Port: detect_ipv6_protocol<512> : nextHeader_V | {1 }
  - Chain level:
	State 1
		br_ln408 : 1
		store_ln418 : 1
		switch_ln421 : 1
		br_ln430 : 1
		switch_ln440 : 1
		br_ln449 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
| nbreadreq| tmp_i_nbreadreq_fu_46 |
|----------|-----------------------|
|   read   |     grp_read_fu_54    |
|----------|-----------------------|
|   write  |    grp_write_fu_60    |
|          |    grp_write_fu_67    |
|----------|-----------------------|
| bitselect|       grp_fu_74       |
|----------|-----------------------|
|partselect|    p_Result_i_fu_92   |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|nextHeader_V_load_reg_142|    8   |
|    p_Result_i_reg_135   |    8   |
|          reg_82         |  1024  |
|   state_V_load_reg_124  |    1   |
|      tmp_i_reg_128      |    1   |
+-------------------------+--------+
|          Total          |  1042  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  1042  |
+-----------+--------+
|   Total   |  1042  |
+-----------+--------+
