// Seed: 2243590033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_2 or posedge 1'b0) $display(module_0);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wor   id_3,
    output tri0  id_4,
    output wire  id_5,
    output wor   id_6,
    output logic id_7,
    output tri0  id_8,
    input  wand  id_9
    , id_11
);
  wire id_12;
  wire id_13;
  always @(posedge 1) begin : LABEL_0
    id_7 <= 1;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
