Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 17 15:31:16 2022
| Host         : Akash-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Bidirectional_Transmitter_wrapper_control_sets_placed.rpt
| Design       : Bidirectional_Transmitter_wrapper
| Device       : xc7z007s
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    83 |
| Unused register locations in slices containing registers |   256 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           29 |
|      4 |            1 |
|      8 |            8 |
|     10 |            1 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           41 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             522 |           75 |
| No           | No                    | Yes                    |              38 |           19 |
| No           | Yes                   | No                     |             814 |          118 |
| Yes          | No                    | No                     |             920 |          113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             362 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                                  Enable Signal                                                                                  |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module1/tx_clk          |                                                                                                                                                                                 |                                                                                                                                                             |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC_i_2_n_0                                                                                 |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Reciever_0/inst/module1/rx_clk             |                                                                                                                                                                                 |                                                                                                                                                             |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC_i_2_n_0                                                                                 |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[9]          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/trigger_reg                                                                                        |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/enable             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module4/trigger                                                                                            |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC_i_2_n_0                                                                                 |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC_i_2_n_0                                                                                 |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC_i_2_n_0                                                                                 |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC_i_2_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC_i_1_n_0                                                                                 |                1 |              2 |
| ~Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[8]                                                                                          |                1 |              2 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC_i_1_n_0 |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC_i_2_n_0                                                                                 |                1 |              2 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                             |                1 |              4 |
|  Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module1/tx_clk          |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/bit_ID[3]_i_1_n_0                                                                               |                2 |              8 |
|  Bidirectional_Transmitter_i/UART_Reciever_0/inst/module1/rx_clk             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/bit_ID[3]_i_1_n_0                                                                                  |                2 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                               |                1 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                3 |             10 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | Bidirectional_Transmitter_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
| ~Bidirectional_Transmitter_i/UART_Reciever_0/inst/module1/rx_clk             |                                                                                                                                                                                 |                                                                                                                                                             |                2 |             14 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                      |                2 |             14 |
| ~Bidirectional_Transmitter_i/UART_Reciever_0/inst/module1/rx_clk             | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/data_reg[7][0]                                                                                                         |                                                                                                                                                             |                4 |             16 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Bidirectional_Transmitter_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                1 |             16 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | Bidirectional_Transmitter_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                2 |             18 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/E[0]                                                                                                                   | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/SR[0]                                                                                              |                2 |             18 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Bidirectional_Transmitter_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                2 |             20 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                             |                2 |             24 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                3 |             24 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                             |                3 |             24 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                5 |             24 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Bidirectional_Transmitter_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                2 |             24 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                             |                6 |             24 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                             |                4 |             26 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                             |                2 |             28 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                             |                2 |             28 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                             |                8 |             30 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                              |                4 |             32 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                             |                3 |             32 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                               |                8 |             34 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                          |                3 |             38 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                7 |             40 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                             |                7 |             40 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                8 |             40 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Bidirectional_Transmitter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                5 |             42 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Bidirectional_Transmitter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             48 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             50 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                  | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                8 |             50 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module1/p_0_in                                                                                          |                5 |             54 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/UART_Reciever_0/inst/module1/counter[25]_i_1_n_0                                                                                |                6 |             54 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                             |                9 |             68 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                             |                6 |             70 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                             |                7 |             94 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                             |                8 |             94 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                             |               11 |             96 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                             |               10 |             96 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                             |                9 |             96 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                             |               15 |             96 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |            120 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |               18 |            132 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 | Bidirectional_Transmitter_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                               |               31 |            230 |
|  Bidirectional_Transmitter_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                 |                                                                                                                                                             |               72 |            506 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


