Simulator report for async_fifo_dw_simplex_top
Mon Jul 20 17:16:38 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 180 nodes    ;
; Simulation Coverage         ;      58.51 % ;
; Total Number of Transitions ; 48815        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                          ; Timing        ;
; Start time                                                                                 ; 0 ns                                                ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                                ;               ;
; Vector input source                                                                        ; ../rtl/versatile_fifo/async_fifo_dw_simplex_top.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                  ; On            ;
; Check outputs                                                                              ; Off                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; Off                                                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                                                  ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                           ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                           ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------------------+
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      58.51 % ;
; Total nodes checked                                 ; 180          ;
; Total output ports checked                          ; 188          ;
; Total output ports with complete 1/0-value coverage ; 110          ;
; Total output ports with no 1/0-value coverage       ; 76           ;
; Total output ports with no 1-value coverage         ; 78           ;
; Total output ports with no 0-value coverage         ; 76           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                                          ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |async_fifo_dw_simplex_top|a_dpram_adr[3]                                                                                   ; |async_fifo_dw_simplex_top|a_dpram_adr[3]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|a_dpram_adr[2]                                                                                   ; |async_fifo_dw_simplex_top|a_dpram_adr[2]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|a_dpram_adr[1]                                                                                   ; |async_fifo_dw_simplex_top|a_dpram_adr[1]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|a_dpram_adr[0]                                                                                   ; |async_fifo_dw_simplex_top|a_dpram_adr[0]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|b_dpram_adr[3]                                                                                   ; |async_fifo_dw_simplex_top|b_dpram_adr[3]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|b_dpram_adr[2]                                                                                   ; |async_fifo_dw_simplex_top|b_dpram_adr[2]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|b_dpram_adr[1]                                                                                   ; |async_fifo_dw_simplex_top|b_dpram_adr[1]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|b_dpram_adr[0]                                                                                   ; |async_fifo_dw_simplex_top|b_dpram_adr[0]                                                                                                 ; out              ;
; |async_fifo_dw_simplex_top|a_d[0]                                                                                           ; |async_fifo_dw_simplex_top|a_d[0]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[1]                                                                                           ; |async_fifo_dw_simplex_top|a_d[1]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[2]                                                                                           ; |async_fifo_dw_simplex_top|a_d[2]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[3]                                                                                           ; |async_fifo_dw_simplex_top|a_d[3]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[4]                                                                                           ; |async_fifo_dw_simplex_top|a_d[4]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[5]                                                                                           ; |async_fifo_dw_simplex_top|a_d[5]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[6]                                                                                           ; |async_fifo_dw_simplex_top|a_d[6]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_d[7]                                                                                           ; |async_fifo_dw_simplex_top|a_d[7]                                                                                                         ; out              ;
; |async_fifo_dw_simplex_top|a_fifo_full                                                                                      ; |async_fifo_dw_simplex_top|a_fifo_full                                                                                                    ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[0]                                                                                           ; |async_fifo_dw_simplex_top|a_q[0]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[1]                                                                                           ; |async_fifo_dw_simplex_top|a_q[1]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[2]                                                                                           ; |async_fifo_dw_simplex_top|a_q[2]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[3]                                                                                           ; |async_fifo_dw_simplex_top|a_q[3]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[4]                                                                                           ; |async_fifo_dw_simplex_top|a_q[4]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[5]                                                                                           ; |async_fifo_dw_simplex_top|a_q[5]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[6]                                                                                           ; |async_fifo_dw_simplex_top|a_q[6]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_q[7]                                                                                           ; |async_fifo_dw_simplex_top|a_q[7]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|a_clk                                                                                            ; |async_fifo_dw_simplex_top|a_clk                                                                                                          ; out              ;
; |async_fifo_dw_simplex_top|b_q[0]                                                                                           ; |async_fifo_dw_simplex_top|b_q[0]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[1]                                                                                           ; |async_fifo_dw_simplex_top|b_q[1]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[2]                                                                                           ; |async_fifo_dw_simplex_top|b_q[2]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[3]                                                                                           ; |async_fifo_dw_simplex_top|b_q[3]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[4]                                                                                           ; |async_fifo_dw_simplex_top|b_q[4]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[5]                                                                                           ; |async_fifo_dw_simplex_top|b_q[5]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[6]                                                                                           ; |async_fifo_dw_simplex_top|b_q[6]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_q[7]                                                                                           ; |async_fifo_dw_simplex_top|b_q[7]                                                                                                         ; pin_out          ;
; |async_fifo_dw_simplex_top|b_clk                                                                                            ; |async_fifo_dw_simplex_top|b_clk                                                                                                          ; out              ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|WideOr0                                                            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|WideOr0                                                                          ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|WideOr1                                                            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|WideOr1                                                                          ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|direction_clr                                                      ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|direction_clr                                                                    ; out              ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|async_empty                                                        ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|async_empty                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|fifo_empty2                                                        ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|fifo_empty2                                                                      ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|async_full                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|async_full                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]               ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]                             ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0]               ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0]                             ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]                  ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]                                ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[4]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[4]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[3]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[3]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[2]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[2]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q~0                                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q~0                                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q~1                                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q~1                                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q~2                                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q~2                                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[1]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|qi[1]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[4]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[4]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[3]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[3]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[2]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[2]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[1]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|q[1]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[4]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[4]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[3]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[3]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[2]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[2]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q~0                                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q~0                                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q~1                                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q~1                                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q~2                                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q~2                                                                                      ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[1]                                                                      ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|qi[1]                                                                                    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[4]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[4]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[3]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[3]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[2]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[2]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[1]                                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|q[1]                                                                                     ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~0                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~0                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~1                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~1                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~2                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~2                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~3                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder0~3                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~0                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~0                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~1                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~1                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~2                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~2                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~3                                                         ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Decoder1~3                                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~0                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~0                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~1                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~1                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~2                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~2                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~3                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~3                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~4                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr|Add0~4                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~0                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~0                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~1                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~1                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~2                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~2                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~3                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~3                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~4                                                                     ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr|Add0~4                                                                                   ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~0                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~0                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~1                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~1                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~2                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~2                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~3                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~3                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~4                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal0~4                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~0                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~0                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~1                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~1                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~2                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~2                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~3                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~3                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~4                                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|Equal1~4                                                                         ; out0             ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a0 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a0               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a0 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a0~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a1 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a1               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a1 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a1~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a2 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a2               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a2 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a2~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a3 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a3               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a3 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a3~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a4 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a4               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a4 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a4~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a5 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a5               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a5 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a5~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a6 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a6               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a6 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a6~PORTBDATAOUT0 ; portbdataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a7 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a7               ; portadataout0    ;
; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a7 ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ram_block1a7~PORTBDATAOUT0 ; portbdataout0    ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; |async_fifo_dw_simplex_top|a_wr                                                                               ; |async_fifo_dw_simplex_top|a_wr                                                                               ; out              ;
; |async_fifo_dw_simplex_top|a_rd                                                                               ; |async_fifo_dw_simplex_top|a_rd                                                                               ; out              ;
; |async_fifo_dw_simplex_top|a_fifo_empty                                                                       ; |async_fifo_dw_simplex_top|a_fifo_empty                                                                       ; pin_out          ;
; |async_fifo_dw_simplex_top|a_rst                                                                              ; |async_fifo_dw_simplex_top|a_rst                                                                              ; out              ;
; |async_fifo_dw_simplex_top|b_d[0]                                                                             ; |async_fifo_dw_simplex_top|b_d[0]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[1]                                                                             ; |async_fifo_dw_simplex_top|b_d[1]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[2]                                                                             ; |async_fifo_dw_simplex_top|b_d[2]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[3]                                                                             ; |async_fifo_dw_simplex_top|b_d[3]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[4]                                                                             ; |async_fifo_dw_simplex_top|b_d[4]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[5]                                                                             ; |async_fifo_dw_simplex_top|b_d[5]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[6]                                                                             ; |async_fifo_dw_simplex_top|b_d[6]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[7]                                                                             ; |async_fifo_dw_simplex_top|b_d[7]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_wr                                                                               ; |async_fifo_dw_simplex_top|b_wr                                                                               ; out              ;
; |async_fifo_dw_simplex_top|b_fifo_full                                                                        ; |async_fifo_dw_simplex_top|b_fifo_full                                                                        ; pin_out          ;
; |async_fifo_dw_simplex_top|b_rd                                                                               ; |async_fifo_dw_simplex_top|b_rd                                                                               ; out              ;
; |async_fifo_dw_simplex_top|b_fifo_empty                                                                       ; |async_fifo_dw_simplex_top|b_fifo_empty                                                                       ; pin_out          ;
; |async_fifo_dw_simplex_top|b_rst                                                                              ; |async_fifo_dw_simplex_top|b_rst                                                                              ; out              ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr0                                              ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr0                                              ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr1                                              ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr1                                              ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|direction_clr                                        ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|direction_clr                                        ; out              ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_empty                                          ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_empty                                          ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty2                                          ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty2                                          ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_full                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_full                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty                                           ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0] ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0] ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0] ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0] ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]    ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]    ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|fifo_empty                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|fifo_empty                                           ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[4]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[4]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[3]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[3]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[2]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[2]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~0                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~0                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~1                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~1                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~2                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~2                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[1]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[1]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[4]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[4]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[3]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[3]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[2]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[2]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[1]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[1]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[4]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[4]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[3]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[3]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[2]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[2]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~0                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~0                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~1                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~1                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~2                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~2                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[1]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[1]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[4]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[4]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[3]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[3]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[2]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[2]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[1]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[1]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~0                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~0                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~1                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~1                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~2                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~2                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~3                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~3                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~0                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~0                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~1                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~1                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~2                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~2                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~3                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~3                                           ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~0                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~0                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~1                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~1                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~2                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~2                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~3                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~3                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~4                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~4                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~0                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~0                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~1                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~1                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~2                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~2                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~3                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~3                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~4                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~4                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~0                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~0                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~1                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~1                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~2                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~2                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~3                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~3                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~4                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~4                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~0                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~0                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~1                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~1                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~2                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~2                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~3                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~3                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~4                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~4                                             ; out0             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; |async_fifo_dw_simplex_top|a_wr                                                                               ; |async_fifo_dw_simplex_top|a_wr                                                                               ; out              ;
; |async_fifo_dw_simplex_top|a_rd                                                                               ; |async_fifo_dw_simplex_top|a_rd                                                                               ; out              ;
; |async_fifo_dw_simplex_top|a_fifo_empty                                                                       ; |async_fifo_dw_simplex_top|a_fifo_empty                                                                       ; pin_out          ;
; |async_fifo_dw_simplex_top|a_rst                                                                              ; |async_fifo_dw_simplex_top|a_rst                                                                              ; out              ;
; |async_fifo_dw_simplex_top|b_d[0]                                                                             ; |async_fifo_dw_simplex_top|b_d[0]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[1]                                                                             ; |async_fifo_dw_simplex_top|b_d[1]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[2]                                                                             ; |async_fifo_dw_simplex_top|b_d[2]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[3]                                                                             ; |async_fifo_dw_simplex_top|b_d[3]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[4]                                                                             ; |async_fifo_dw_simplex_top|b_d[4]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[5]                                                                             ; |async_fifo_dw_simplex_top|b_d[5]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[6]                                                                             ; |async_fifo_dw_simplex_top|b_d[6]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_d[7]                                                                             ; |async_fifo_dw_simplex_top|b_d[7]                                                                             ; out              ;
; |async_fifo_dw_simplex_top|b_wr                                                                               ; |async_fifo_dw_simplex_top|b_wr                                                                               ; out              ;
; |async_fifo_dw_simplex_top|b_fifo_full                                                                        ; |async_fifo_dw_simplex_top|b_fifo_full                                                                        ; pin_out          ;
; |async_fifo_dw_simplex_top|b_rd                                                                               ; |async_fifo_dw_simplex_top|b_rd                                                                               ; out              ;
; |async_fifo_dw_simplex_top|b_rst                                                                              ; |async_fifo_dw_simplex_top|b_rst                                                                              ; out              ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr0                                              ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr0                                              ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr1                                              ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|WideOr1                                              ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|direction_clr                                        ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|direction_clr                                        ; out              ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_empty                                          ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_empty                                          ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty2                                          ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty2                                          ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_full                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|async_full                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|fifo_empty                                           ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0] ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0] ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0] ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0] ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]    ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]    ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[4]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[4]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[3]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[3]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[2]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[2]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~0                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~0                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~1                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~1                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~2                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q~2                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[1]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|qi[1]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[4]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[4]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[3]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[3]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[2]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[2]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[1]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|q[1]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[4]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[4]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[3]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[3]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[2]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[2]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~0                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~0                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~1                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~1                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~2                                                          ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q~2                                                          ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[1]                                                        ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|qi[1]                                                        ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[4]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[4]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[3]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[3]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[2]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[2]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[1]                                                         ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|q[1]                                                         ; regout           ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~0                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~0                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~1                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~1                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~2                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~2                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~3                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder0~3                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~0                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~0                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~1                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~1                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~2                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~2                                           ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~3                                           ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Decoder1~3                                           ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~0                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~0                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~1                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~1                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~2                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~2                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~3                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~3                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~4                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr|Add0~4                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~0                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~0                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~1                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~1                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~2                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~2                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~3                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~3                                                       ; out0             ;
; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~4                                                       ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr|Add0~4                                                       ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~0                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~0                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~1                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~1                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~2                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~2                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~3                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~3                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~4                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal0~4                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~0                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~0                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~1                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~1                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~2                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~2                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~3                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~3                                             ; out0             ;
; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~4                                             ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|Equal1~4                                             ; out0             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 20 17:16:37 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off async_fifo_dw_simplex_top -c async_fifo_dw_simplex_top
Info: Using vector source file "../rtl/versatile_fifo/async_fifo_dw_simplex_top.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of async_fifo_dw_simplex_top.vwf called async_fifo_dw_simplex_top.sim_ori.vwf has been created in the db folder
Info: Simulation coverage is      58.51 %
Info: Number of transitions in simulation is 48815
Info: Vector file async_fifo_dw_simplex_top.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Mon Jul 20 17:16:38 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


