"sep=|"
NUM_CU | 252
NUM_CU_CLUSTERS | 2
NUM_CU_PER_CLUSTER | 126
NUM_SE_PER_CLUSTER | 8
CHIPLET_MODE_EN | 1
CHIPLET_STRONG_SCALING | 0
TPU_EN | 0
FP16_DL_MACS_PER_CU | 512
FP32_DL_MACS_PER_CU | 128
FP64_DL_MACS_PER_CU | 0
DL_INSTR_LARGE_BLOCK | 16x16x16x1
DL_INSTR_SMALL_BLOCK | 4x4x4x16
DL_OTHER_INSTR_BLOCK | 16x16x16x1; 16x16x16x1
ALU_SPEEDUP_PER_CU | 4 | 4x speedup per CU from tensor ALUs compared to vega64
CU_SPEEDUP | 4 | 2x speedup from more CUs
LEGACY_FP16_MACS_PER_CU | 128
LEGACY_FP32_MACS_PER_CU | 64
ARCH_VGPR_SIZE_PER_CU | 262144 | bytes
ACCUM_VGPR_SIZE_PER_CU | 262144 | bytes
TOTAL_VGPR_SIZE_PER_CU | 524288 | bytes
ARCH_VGPR_RD_PORTS_PER_CU | 16
ARCH_VGPR_RD_BW_PER_CU | 64 | bytes/cc
ARCH_VGPR_WR_PORTS_PER_CU | 16
ARCH_VGPR_WR_BW_PER_CU | 64 | bytes/cc
VGPR_RD_BW | 1024 | bytes/cc
VGPR_WR_BW | 1024 | bytes/cc
LDS_BW | 64 | bytes/cc
LDS_SIZE | 65536 | bytes
L1_BW | 64 | bytes/cc
L1_SIZE | 16384 | bytes
L1_CACHE_LINE_SIZE | 64 | bytes
L2_READ_BUSES_PER_SE | 4
L2_READ_BUS_WIDTH | 128 | bytes/cc
L2_WRITE_BUSES_PER_SE | 4
L2_WRITE_BUS_WIDTH | 64 | bytes/cc
L2_SIZE | 8388608 | bytes
L2_CACHE_LINE_SIZE | 128 | bytes
L2_HIT_LATENCY | 220 | cycles
L2_MISS_LATENCY | 430 | cycles
L2_DF_BW | 2048 | bytes/cc
HBM_FREQ | 2.8 | GHz
HBM_BUS_WIDTH | 8192 | bits
HBM_EFFICIENCY | 0.9
GPU_FREQ | 0.547 | GHz
L3_SIZE | 0 | bytes
L3_BW | 0 | bytes/cc
NUM_GMI_LINKS | 6
GMI_LINK_BW | 50 | GB/s
GMI_EFFICIENCY_CU | 0.8
GMI_EFFICIENCY_SDMA | 0.94
INST_FETCH_BUBBLE | 1250 | cycles
