# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/20200324_tb_pulse/tb_Pulse_generator/Tb_pulse.mpf
# Loading project Tb_pulse
# reading C:/intelFPGA_pro/19.4/modelsim_ase/win32aloem/../modelsim.ini
DIR
#  Le volume dans le lecteur C s'appelle OS
#  Le num‚ro de s‚rie du volume est 927D-1EFA
# 
#  R‚pertoire de C:\20200324_tb_pulse\tb_Pulse_generator
# 
# 24/03/2020  14:36    <DIR>          .
# 24/03/2020  14:36    <DIR>          ..
# 24/03/2020  14:34            19ÿ344 athena_package.vhd
# 24/03/2020  14:34               155 dofile.do
# 24/03/2020  14:34            10ÿ240 fake_pulse_CBE.txt
# 24/03/2020  14:34            34ÿ320 Output_signal.txt
# 24/03/2020  14:34             4ÿ851 Pulse_Emulator.vhd
# 24/03/2020  14:34             3ÿ420 Pulse_LUT_function.vhd
# 24/03/2020  14:34               970 tb_file_read.vhd
# 24/03/2020  14:36             2ÿ640 Tb_pulse.cr.mti
# 24/03/2020  14:36            27ÿ797 Tb_pulse.mpf
# 24/03/2020  14:34             3ÿ530 Tb_Pulse.vhd
# 24/03/2020  14:34             2ÿ972 Tb_Pulse.vhd.bak
# 24/03/2020  14:36               230 transcript
# 24/03/2020  14:34           163ÿ840 vsim.wlf
# 24/03/2020  14:35    <DIR>          work
#               13 fichier(s)          274ÿ309 octets
#                3 R‚p(s)  424ÿ105ÿ902ÿ080 octets libres
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:36:38 on Mar 24,2020
# vcom -reportprogress 300 athena_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package athena_package
# End time: 14:36:38 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:36:38 on Mar 24,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 14:36:38 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:36:38 on Mar 24,2020
# vcom -reportprogress 300 Pulse_Emulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity Pulse_Emulator
# -- Compiling architecture Behavioral of Pulse_Emulator
# -- Loading entity LUT_func
# End time: 14:36:38 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:36:38 on Mar 24,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Loading entity Pulse_Emulator
# End time: 14:36:38 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 14:36:40 on Mar 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.athena_package
# Loading work.tb_pulse(behavior)
# Loading work.pulse_emulator(behavioral)
# Loading work.lut_func(behavioral)
add wave -position insertpoint sim:/tb_pulse/*
ru 10ms
# ambiguous command name "ru": run runIntHandler runStatus
run 10ms
quit -sim
# End time: 14:40:13 on Mar 24,2020, Elapsed time: 0:03:33
# Errors: 1, Warnings: 0
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:40:57 on Mar 24,2020
# vcom -reportprogress 300 athena_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package athena_package
# End time: 14:40:57 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:40:58 on Mar 24,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 14:40:58 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:40:58 on Mar 24,2020
# vcom -reportprogress 300 Pulse_Emulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity Pulse_Emulator
# -- Compiling architecture Behavioral of Pulse_Emulator
# -- Loading entity LUT_func
# End time: 14:40:58 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:40:58 on Mar 24,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Loading entity Pulse_Emulator
# End time: 14:40:58 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 14:40:58 on Mar 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.athena_package
# Loading work.tb_pulse(behavior)
# Loading work.pulse_emulator(behavioral)
# Loading work.lut_func(behavioral)
add wave -position insertpoint sim:/tb_pulse/uut/*
restart -f
run -all
# GetModuleFileName: Le module spécifié est introuvable.
# 
# 
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 14:45:29 on Mar 24,2020, Elapsed time: 0:04:31
# Errors: 0, Warnings: 0
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:45:38 on Mar 24,2020
# vcom -reportprogress 300 athena_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package athena_package
# End time: 14:45:38 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:45:38 on Mar 24,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 14:45:39 on Mar 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:45:39 on Mar 24,2020
# vcom -reportprogress 300 Pulse_Emulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity Pulse_Emulator
# -- Compiling architecture Behavioral of Pulse_Emulator
# -- Loading entity LUT_func
# End time: 14:45:39 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:45:39 on Mar 24,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Loading entity Pulse_Emulator
# End time: 14:45:39 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 14:45:39 on Mar 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.athena_package
# Loading work.tb_pulse(behavior)
# Loading work.pulse_emulator(behavioral)
# Loading work.lut_func(behavioral)
add wave -position insertpoint sim:/tb_pulse/label_Pulse_Emulator/label_LUT_func/*
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:47:15 on Mar 24,2020
# vcom -reportprogress 300 athena_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package athena_package
# End time: 14:47:15 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:47:15 on Mar 24,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 14:47:15 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:47:15 on Mar 24,2020
# vcom -reportprogress 300 Pulse_Emulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity Pulse_Emulator
# -- Compiling architecture Behavioral of Pulse_Emulator
# -- Loading entity LUT_func
# End time: 14:47:15 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:47:15 on Mar 24,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Loading entity Pulse_Emulator
# End time: 14:47:16 on Mar 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:47:18 on Mar 24,2020, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 14:47:18 on Mar 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.athena_package
# Loading work.tb_pulse(behavior)
# Loading work.pulse_emulator(behavioral)
# Loading work.lut_func(behavioral)
run 10ms
# End time: 14:48:14 on Mar 24,2020, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
