

================================================================
== Vitis HLS Report for 's2mm'
================================================================
* Date:           Wed Aug 30 14:58:00 2023

* Version:        2023.2 (Build 3979822 on Aug 29 2023)
* Project:        s2mm
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|        71|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     170|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        2|     -|      840|     974|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      45|    -|
|Register         |        -|     -|      271|      10|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        2|     0|     1111|    1199|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  144|  232|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  696|  742|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  840|  974|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_227_p2                  |         +|   0|  0|  32|          32|           1|
    |ap_block_state2_pp0_stage0_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state72_pp0_stage0_iter70  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_222_p2               |      icmp|   0|  0|  32|          32|          32|
    |icmp_ln23_2_fu_241_p2               |      icmp|   0|  0|  32|          32|          32|
    |icmp_ln23_fu_162_p2                 |      icmp|   0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |empty_fu_188_p3                     |    select|   0|  0|  26|           1|          31|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 170|         138|         106|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   2|          4|    1|          4|
    |ap_done                   |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter70  |   2|          2|    1|          2|
    |gmem_blk_n_AW             |   2|          2|    1|          2|
    |gmem_blk_n_B              |   2|          2|    1|          2|
    |gmem_blk_n_W              |   2|          2|    1|          2|
    |i_fu_98                   |  29|          2|   31|         62|
    |s_TDATA_blk_n             |   2|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         20|   39|         80|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |ap_rst_n_inv                  |   1|   0|    1|          0|
    |ap_rst_reg_1                  |   1|   0|    1|          0|
    |ap_rst_reg_2                  |   1|   0|    1|          0|
    |first_iter_0_reg_141          |   1|   0|    1|          0|
    |gmem_addr_reg_277             |  64|   0|   64|          0|
    |i_fu_98                       |  31|   0|   31|          0|
    |icmp_ln23_1_reg_288           |   1|   0|    1|          0|
    |icmp_ln23_2_reg_298           |   1|   0|    1|          0|
    |x_data_reg_292                |  32|   0|   32|          0|
    |x_data_reg_292_pp0_iter1_reg  |  32|   0|   32|          0|
    |zext_ln23_reg_283             |  31|   0|   32|          1|
    |icmp_ln23_2_reg_298           |   0|  10|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 271|  10|  273|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|          s2mm|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|          s2mm|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|          s2mm|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|s_TDATA                |   in|   32|           axis|    s_V_data_V|       pointer|
|s_TVALID               |   in|    1|           axis|    s_V_last_V|       pointer|
|s_TREADY               |  out|    1|           axis|    s_V_last_V|       pointer|
|s_TLAST                |   in|    1|           axis|    s_V_last_V|       pointer|
|s_TKEEP                |   in|    4|           axis|    s_V_keep_V|       pointer|
|s_TSTRB                |   in|    4|           axis|    s_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

