Netlist file: ff_en.net   Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Array size: 8 x 8 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^FF_NODE~14	1	8	0	#0
top^FF_NODE~18	1	6	0	#1
top^FF_NODE~16	1	7	0	#2
top^d_en	0	7	0	#3
top^rst		2	9	7	#4
top^d_in~2	0	7	4	#5
top^d_in~3	0	6	7	#6
top^d_in~9	1	9	6	#7
top^d_in~8	1	9	3	#8
top^d_in~7	1	9	5	#9
top^d_in~1	0	7	1	#10
top^d_in~6	0	6	2	#11
top^d_in~5	0	6	4	#12
top^d_in~4	0	6	1	#13
top^d_in~0	0	8	7	#14
out:top^d_out~1	0	7	2	#15
out:top^d_out~0	0	8	3	#16
out:top^d_out~9	0	8	6	#17
out:top^d_out~8	0	8	1	#18
out:top^d_out~7	0	8	5	#19
out:top^d_out~6	0	6	0	#20
out:top^d_out~5	0	6	5	#21
out:top^d_out~4	0	6	3	#22
out:top^d_out~3	0	6	6	#23
out:top^d_out~2	0	7	6	#24
top^clock	2	0	0	#25
