#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf56b00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf4b6b0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xf8f770 .functor NOT 1, L_0xf90730, C4<0>, C4<0>, C4<0>;
L_0xf90490 .functor XOR 1, L_0xf90330, L_0xf903f0, C4<0>, C4<0>;
L_0xf90620 .functor XOR 1, L_0xf90490, L_0xf90550, C4<0>, C4<0>;
v0xf8eaa0_0 .net *"_ivl_10", 0 0, L_0xf90550;  1 drivers
v0xf8eba0_0 .net *"_ivl_12", 0 0, L_0xf90620;  1 drivers
v0xf8ec80_0 .net *"_ivl_2", 0 0, L_0xf90270;  1 drivers
v0xf8ed70_0 .net *"_ivl_4", 0 0, L_0xf90330;  1 drivers
v0xf8ee50_0 .net *"_ivl_6", 0 0, L_0xf903f0;  1 drivers
v0xf8ef80_0 .net *"_ivl_8", 0 0, L_0xf90490;  1 drivers
v0xf8f060_0 .var "clk", 0 0;
v0xf8f100_0 .var/2u "stats1", 159 0;
v0xf8f1c0_0 .var/2u "strobe", 0 0;
v0xf8f310_0 .net "tb_match", 0 0, L_0xf90730;  1 drivers
v0xf8f3d0_0 .net "tb_mismatch", 0 0, L_0xf8f770;  1 drivers
v0xf8f490_0 .net "x", 0 0, v0xf8c4c0_0;  1 drivers
v0xf8f530_0 .net "y", 0 0, v0xf8c580_0;  1 drivers
v0xf8f5d0_0 .net "z_dut", 0 0, L_0xf90110;  1 drivers
v0xf8f6a0_0 .net "z_ref", 0 0, L_0xf8f8e0;  1 drivers
L_0xf90270 .concat [ 1 0 0 0], L_0xf8f8e0;
L_0xf90330 .concat [ 1 0 0 0], L_0xf8f8e0;
L_0xf903f0 .concat [ 1 0 0 0], L_0xf90110;
L_0xf90550 .concat [ 1 0 0 0], L_0xf8f8e0;
L_0xf90730 .cmp/eeq 1, L_0xf90270, L_0xf90620;
S_0xf55300 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xf4b6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf8f840 .functor NOT 1, v0xf8c580_0, C4<0>, C4<0>, C4<0>;
L_0xf8f8e0 .functor OR 1, v0xf8c4c0_0, L_0xf8f840, C4<0>, C4<0>;
v0xf6b0e0_0 .net *"_ivl_0", 0 0, L_0xf8f840;  1 drivers
v0xf6b180_0 .net "x", 0 0, v0xf8c4c0_0;  alias, 1 drivers
v0xf54830_0 .net "y", 0 0, v0xf8c580_0;  alias, 1 drivers
v0xf548d0_0 .net "z", 0 0, L_0xf8f8e0;  alias, 1 drivers
S_0xf8c1a0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xf4b6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xf8c3e0_0 .net "clk", 0 0, v0xf8f060_0;  1 drivers
v0xf8c4c0_0 .var "x", 0 0;
v0xf8c580_0 .var "y", 0 0;
E_0xf301d0 .event negedge, v0xf8c3e0_0;
E_0xf32650/0 .event negedge, v0xf8c3e0_0;
E_0xf32650/1 .event posedge, v0xf8c3e0_0;
E_0xf32650 .event/or E_0xf32650/0, E_0xf32650/1;
S_0xf8c620 .scope module, "top_module1" "top_module" 3 76, 4 46 0, S_0xf4b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf8fff0 .functor OR 1, L_0xf8fb40, v0xf8da10_0, C4<0>, C4<0>;
L_0xf90080 .functor AND 1, L_0xf8fd00, v0xf8e030_0, C4<1>, C4<1>;
L_0xf90110 .functor XOR 1, L_0xf8fff0, L_0xf90080, C4<0>, C4<0>;
v0xf8e1a0_0 .net "a1_out", 0 0, L_0xf8fb40;  1 drivers
v0xf8e240_0 .net "a2_out", 0 0, L_0xf8fd00;  1 drivers
v0xf8e310_0 .net "and_out", 0 0, L_0xf90080;  1 drivers
v0xf8e3e0_0 .net "b1_out", 0 0, v0xf8da10_0;  1 drivers
v0xf8e4b0_0 .net "b2_out", 0 0, v0xf8e030_0;  1 drivers
v0xf8e5a0_0 .net "or_out", 0 0, L_0xf8fff0;  1 drivers
v0xf8e640_0 .net "x", 0 0, v0xf8c4c0_0;  alias, 1 drivers
v0xf8e6e0_0 .net "y", 0 0, v0xf8c580_0;  alias, 1 drivers
v0xf8e780_0 .net "z", 0 0, L_0xf90110;  alias, 1 drivers
S_0xf8c800 .scope module, "a1" "A" 4 54, 4 1 0, S_0xf8c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf8fab0 .functor XOR 1, v0xf8c4c0_0, v0xf8c580_0, C4<0>, C4<0>;
L_0xf8fb40 .functor AND 1, L_0xf8fab0, v0xf8c4c0_0, C4<1>, C4<1>;
v0xf8ca00_0 .net *"_ivl_0", 0 0, L_0xf8fab0;  1 drivers
v0xf8cb00_0 .net "x", 0 0, v0xf8c4c0_0;  alias, 1 drivers
v0xf8cc10_0 .net "y", 0 0, v0xf8c580_0;  alias, 1 drivers
v0xf8cd00_0 .net "z", 0 0, L_0xf8fb40;  alias, 1 drivers
S_0xf8ce00 .scope module, "a2" "A" 4 55, 4 1 0, S_0xf8c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf8fc70 .functor XOR 1, v0xf8c4c0_0, v0xf8c580_0, C4<0>, C4<0>;
L_0xf8fd00 .functor AND 1, L_0xf8fc70, v0xf8c4c0_0, C4<1>, C4<1>;
v0xf8d050_0 .net *"_ivl_0", 0 0, L_0xf8fc70;  1 drivers
v0xf8d150_0 .net "x", 0 0, v0xf8c4c0_0;  alias, 1 drivers
v0xf8d210_0 .net "y", 0 0, v0xf8c580_0;  alias, 1 drivers
v0xf8d2b0_0 .net "z", 0 0, L_0xf8fd00;  alias, 1 drivers
S_0xf8d3b0 .scope module, "b1" "B" 4 56, 4 8 0, S_0xf8c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xf8d650_0 .var "i", 5 0;
v0xf8d750_0 .net "x", 0 0, v0xf8c4c0_0;  alias, 1 drivers
v0xf8d810_0 .net "y", 0 0, v0xf8c580_0;  alias, 1 drivers
v0xf8d970_0 .net "z", 0 0, v0xf8da10_0;  alias, 1 drivers
v0xf8da10_0 .var "z_out", 0 0;
E_0xf32790 .event posedge, v0xf6b180_0, v0xf54830_0;
S_0xf8db30 .scope module, "b2" "B" 4 57, 4 8 0, S_0xf8c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xf8dd30_0 .var "i", 5 0;
v0xf8de30_0 .net "x", 0 0, v0xf8c4c0_0;  alias, 1 drivers
v0xf8def0_0 .net "y", 0 0, v0xf8c580_0;  alias, 1 drivers
v0xf8df90_0 .net "z", 0 0, v0xf8e030_0;  alias, 1 drivers
v0xf8e030_0 .var "z_out", 0 0;
S_0xf8e8f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xf4b6b0;
 .timescale -12 -12;
E_0xf439f0 .event anyedge, v0xf8f1c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf8f1c0_0;
    %nor/r;
    %assign/vec4 v0xf8f1c0_0, 0;
    %wait E_0xf439f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf8c1a0;
T_1 ;
    %wait E_0xf32650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xf8c580_0, 0;
    %assign/vec4 v0xf8c4c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf8c1a0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf301d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xf8d3b0;
T_3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xf8d650_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8da10_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xf8d3b0;
T_4 ;
    %wait E_0xf32790;
    %load/vec4 v0xf8d650_0;
    %addi 1, 0, 6;
    %store/vec4 v0xf8d650_0, 0, 6;
    %load/vec4 v0xf8d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8da10_0, 0;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf8db30;
T_5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xf8dd30_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8e030_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xf8db30;
T_6 ;
    %wait E_0xf32790;
    %load/vec4 v0xf8dd30_0;
    %addi 1, 0, 6;
    %store/vec4 v0xf8dd30_0, 0, 6;
    %load/vec4 v0xf8dd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8e030_0, 0;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf4b6b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8f060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8f1c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xf4b6b0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xf8f060_0;
    %inv;
    %store/vec4 v0xf8f060_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xf4b6b0;
T_9 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf8c3e0_0, v0xf8f3d0_0, v0xf8f490_0, v0xf8f530_0, v0xf8f6a0_0, v0xf8f5d0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xf4b6b0;
T_10 ;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xf4b6b0;
T_11 ;
    %wait E_0xf32650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf8f100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8f100_0, 4, 32;
    %load/vec4 v0xf8f310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8f100_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf8f100_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8f100_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xf8f6a0_0;
    %load/vec4 v0xf8f6a0_0;
    %load/vec4 v0xf8f5d0_0;
    %xor;
    %load/vec4 v0xf8f6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8f100_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xf8f100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf8f100_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/mt2015_q4/iter0/response35/top_module.sv";
