0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/imports/new/Rx_top_tb.sv,1734011600,systemVerilog,,,,Rx_top_tb,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/new/UART_Top_sim.sv,1734021650,systemVerilog,,,,UART_Top_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv,1734004486,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv,,Tx_FSM,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv,1734007840,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv,,n_TX_dataPath,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv,1734021153,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/new/UART_Top.sv,,Tx_top,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv,1734004201,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv,,four_to_oneMux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv,1734002162,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv,,n_shiftRegister_oneBit,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv,1733996398,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv,,nBits_comparator,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv,1732173691,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv,,dFlipFlop,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv,1734002547,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv,,nBits_up_down_counter,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv,1733923603,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv,,n_2x1mux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv,1734018551,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv,,n_clockDivider,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv,,Register,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv,,Comparetor,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv,,Counter,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv,,Dmux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv,,Rx_DP,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv,,FSM_Receiver,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv,,Rx_top,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv,1734011600,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/new/UART_Top_sim.sv,,shift_register,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/new/UART_Top.sv,1734025969,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv,,UART_Top,,,,,,,,
