// Seed: 679663176
module module_0;
  tri0 id_1, id_2;
  if (-1'b0) if (id_2) assign id_1 = id_2;
  wire id_3, id_4;
  assign module_2.id_5 = 0;
  always $display(-1, id_3);
  assign id_3 = ~id_3;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  bit id_4, id_5;
  always begin : LABEL_0
    id_4 <= -1'b0;
    if (1) begin : LABEL_0
      id_3 <= -1;
    end
    id_3 = -1;
  end
  wire id_6;
  id_7(
      -1
  );
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
endmodule
