
*** Running vivado
    with args -log system_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_xbar_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.566 ; gain = 2.016 ; free physical = 130 ; free virtual = 1096
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1178.930 ; gain = 77.996 ; free physical = 187 ; free virtual = 716
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (4#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (5#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (6#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (6#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (8#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (9#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (10#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (11#1) [/home/demian/UPM/ISPR/Labs/lab6/lab6.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1299.430 ; gain = 198.496 ; free physical = 263 ; free virtual = 542
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1299.430 ; gain = 198.496 ; free physical = 272 ; free virtual = 549
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1573.258 ; gain = 0.000 ; free physical = 451 ; free virtual = 1618
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:55 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 698 ; free virtual = 1893
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:55 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 699 ; free virtual = 1895
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 706 ; free virtual = 1901
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:57 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 671 ; free virtual = 1869
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:59 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 604 ; free virtual = 1818
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:02:18 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 132 ; free virtual = 1140
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:20 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 106 ; free virtual = 1063
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:02:21 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 121 ; free virtual = 1048
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 135 ; free virtual = 1050
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 129 ; free virtual = 1045
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 129 ; free virtual = 1045
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 128 ; free virtual = 1045
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 126 ; free virtual = 1043
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 117 ; free virtual = 1034

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     8|
|3     |LUT3 |     6|
|4     |LUT4 |    85|
|5     |LUT5 |    18|
|6     |LUT6 |    47|
|7     |FDRE |   130|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1573.258 ; gain = 472.324 ; free physical = 117 ; free virtual = 1034
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:39 . Memory (MB): peak = 1573.266 ; gain = 484.918 ; free physical = 443 ; free virtual = 1325
