{"vcs1":{"timestamp_begin":1684253253.107185819, "rt":1.61, "ut":0.55, "st":0.23}}
{"vcselab":{"timestamp_begin":1684253254.806277422, "rt":1.34, "ut":0.49, "st":0.19}}
{"link":{"timestamp_begin":1684253256.220643601, "rt":0.48, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684253252.425661559}
{"VCS_COMP_START_TIME": 1684253252.425661559}
{"VCS_COMP_END_TIME": 1684253258.290592444}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330852}}
{"stitch_vcselab": {"peak_mem": 220988}}
