Summary report for Farrow_filters
Mon May  8 17:47:32 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+-----------------------------------+------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Mon May  8 17:41:29 2023          ;
; Quartus Prime Version             ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                     ; Farrow_filters                                 ;
; Top-level Entity Name             ; Farrow_Canonic                                 ;
; Family                            ; Arria II GX                                    ;
; Logic utilization                 ; N/A                                            ;
;     Combinational ALUTs           ; 603                                            ;
;     Memory ALUTs                  ; 0                                              ;
;     Dedicated logic registers     ; 410                                            ;
; Total registers                   ; 410                                            ;
; Total pins                        ; 48                                             ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 152                                            ;
; DSP block 18-bit elements         ; 12                                             ;
; Total GXB Receiver Channel PCS    ; 0                                              ;
; Total GXB Receiver Channel PMA    ; 0                                              ;
; Total GXB Transmitter Channel PCS ; 0                                              ;
; Total GXB Transmitter Channel PMA ; 0                                              ;
; Total PLLs                        ; 0                                              ;
; Total DLLs                        ; 0                                              ;
+-----------------------------------+------------------------------------------------+


