/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Wed Aug 15 16:11:17 BST 2018
 * 
 */

/* Generation options: */
#ifndef __mkCPU_h__
#define __mkCPU_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCSR_RegFile.h"
#include "mkGPR_RegFile.h"
#include "mkNear_Mem.h"
#include "mkRISCV_MBox.h"


/* Class declaration for the mkCPU module */
class MOD_mkCPU : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
  tUInt64 const PARAM_pc_reset_value;
 
 /* Module state */
 public:
  MOD_ConfigReg<tUInt64> INST_cfg_logdelay;
  MOD_ConfigReg<tUInt8> INST_cfg_verbosity;
  MOD_mkCSR_RegFile INST_csr_regfile;
  MOD_Fifo<tUInt8> INST_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_f_reset_rsps;
  MOD_mkGPR_RegFile INST_gpr_regfile;
  MOD_mkNear_Mem INST_near_mem;
  MOD_Reg<tUInt8> INST_rg_cur_priv;
  MOD_Reg<tUInt8> INST_rg_halt;
  MOD_Reg<tUInt64> INST_rg_inum;
  MOD_Reg<tUInt64> INST_rg_start_CPI_cycles;
  MOD_Reg<tUInt64> INST_rg_start_CPI_instrs;
  MOD_Reg<tUInt8> INST_rg_state;
  MOD_Fifo<tUInt8> INST_stage1_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_stage1_f_reset_rsps;
  MOD_Reg<tUInt8> INST_stage1_rg_full;
  MOD_Reg<tUInt8> INST_stage1_rg_run_state;
  MOD_Fifo<tUInt8> INST_stage2_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_stage2_f_reset_rsps;
  MOD_mkRISCV_MBox INST_stage2_mbox;
  MOD_Reg<tUInt8> INST_stage2_rg_f5;
  MOD_Reg<tUInt8> INST_stage2_rg_full;
  MOD_Reg<tUInt8> INST_stage2_rg_run_state;
  MOD_Reg<tUWide> INST_stage2_rg_stage2;
  MOD_Fifo<tUInt8> INST_stage3_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_stage3_f_reset_rsps;
  MOD_Reg<tUInt8> INST_stage3_rg_full;
  MOD_Reg<tUInt8> INST_stage3_rg_run_state;
  MOD_Reg<tUWide> INST_stage3_rg_stage3;
 
 /* Constructor */
 public:
  MOD_mkCPU(tSimStateHdl simHdl, char const *name, Module *parent, tUInt64 ARG_pc_reset_value);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_dmem_master_rready;
  tUInt8 PORT_dmem_master_arvalid;
  tUInt8 PORT_dmem_master_bready;
  tUInt8 PORT_dmem_master_wvalid;
  tUInt8 PORT_dmem_master_awvalid;
  tUInt8 PORT_imem_master_rready;
  tUInt8 PORT_imem_master_arvalid;
  tUInt8 PORT_imem_master_bready;
  tUInt8 PORT_imem_master_wvalid;
  tUInt8 PORT_imem_master_awvalid;
  tUInt64 PORT_imem_master_awaddr;
  tUInt8 PORT_imem_master_awprot;
  tUInt8 PORT_imem_master_awuser;
  tUInt64 PORT_imem_master_wdata;
  tUInt8 PORT_imem_master_wstrb;
  tUInt64 PORT_imem_master_araddr;
  tUInt8 PORT_imem_master_arprot;
  tUInt8 PORT_imem_master_aruser;
  tUInt64 PORT_dmem_master_awaddr;
  tUInt8 PORT_dmem_master_awprot;
  tUInt8 PORT_dmem_master_awuser;
  tUInt64 PORT_dmem_master_wdata;
  tUInt8 PORT_dmem_master_wstrb;
  tUInt64 PORT_dmem_master_araddr;
  tUInt8 PORT_dmem_master_arprot;
  tUInt8 PORT_dmem_master_aruser;
  tUInt8 PORT_near_mem_slave_awready;
  tUInt8 PORT_near_mem_slave_wready;
  tUInt8 PORT_near_mem_slave_bvalid;
  tUInt8 PORT_near_mem_slave_bresp;
  tUInt8 PORT_near_mem_slave_buser;
  tUInt8 PORT_near_mem_slave_arready;
  tUInt8 PORT_near_mem_slave_rvalid;
  tUInt8 PORT_near_mem_slave_rresp;
  tUInt64 PORT_near_mem_slave_rdata;
  tUInt8 PORT_near_mem_slave_ruser;
  tUInt8 PORT_RDY_imem_master_m_awready;
  tUInt8 PORT_RDY_imem_master_m_wready;
  tUInt8 PORT_RDY_imem_master_m_bvalid;
  tUInt8 PORT_RDY_imem_master_m_arready;
  tUInt8 PORT_RDY_imem_master_m_rvalid;
  tUInt8 PORT_RDY_dmem_master_m_awready;
  tUInt8 PORT_RDY_dmem_master_m_wready;
  tUInt8 PORT_RDY_dmem_master_m_bvalid;
  tUInt8 PORT_RDY_dmem_master_m_arready;
  tUInt8 PORT_RDY_dmem_master_m_rvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_awvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_wvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_bready;
  tUInt8 PORT_RDY_near_mem_slave_m_arvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_rready;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_ETC___d275;
  tUInt8 DEF_cur_verbosity__h1247;
  tUInt8 DEF_stage2_rg_stage2_6_BITS_200_TO_198___d57;
  tUInt8 DEF_stage2_rg_full__h4475;
  tUInt8 DEF_stage3_rg_stage3_8_BIT_146___d49;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d458;
  tUInt8 DEF_near_mem_imem_valid____d172;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d549;
  tUInt8 DEF_stage1_rg_full___d170;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b_ETC___d470;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_31_TO_20_90_E_ETC___d511;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_0b_ETC___d507;
  tUInt8 DEF_csr_regfile_read_csr_near_mem_imem_instr__74_B_ETC___d350;
  tUInt8 DEF_csr_regfile_interrupt_pending_rg_cur_priv_7_01_ETC___d1020;
  tUInt8 DEF_stage3_rg_full__h11170;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d112;
  tUInt8 DEF_NOT_near_mem_imem_valid__72_73_OR_IF_stage2_rg_ETC___d1035;
  tUInt8 DEF_near_mem_imem_exc__83_OR_IF_near_mem_imem_inst_ETC___d444;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d442;
  tUInt8 DEF_rg_cur_priv_7_ULT_near_mem_imem_instr__74_BITS_ETC___d196;
  tUInt8 DEF_rg_halt__h10415;
  tUInt8 DEF_NOT_near_mem_imem_valid__72_73_OR_IF_stage2_rg_ETC___d181;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d75;
  tUInt8 DEF_near_mem_dmem_exc____d63;
  tUInt8 DEF_NOT_stage3_rg_full_6___d47;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d548;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d232;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ__ETC___d455;
  tUInt8 DEF_x__h5730;
  tUInt32 DEF_near_mem_imem_instr__74_BITS_31_TO_20___d190;
  tUInt8 DEF_priv__h16782;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d216;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d178;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12___d186;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d176;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b10_ETC___d476;
  tUInt8 DEF_NOT_rg_cur_priv_7_ULT_near_mem_imem_instr__74__ETC___d448;
  tUInt8 DEF_x__h5996;
  tUInt8 DEF_NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d351;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_13_TO_12_86_E_ETC___d353;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_0x_ETC___d356;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d478;
  tUInt8 DEF_funct3__h5630;
  tUInt8 DEF_rg_cur_priv_7_EQ_0b11_66_OR_rg_cur_priv_7_EQ_0_ETC___d569;
  tUInt8 DEF_f7__h5717;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_11_TO_7_64_EQ_0_6_ETC___d572;
  tUInt8 DEF_near_mem_imem_pc__19_PLUS_SEXT_near_mem_imem_i_ETC___d418;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d420;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d247;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_ETC___d426;
  tUInt8 DEF_NOT_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stag_ETC___d85;
  tUInt8 DEF_near_mem_imem_exc__83_OR_IF_near_mem_imem_inst_ETC___d217;
  tUInt8 DEF_x__h6003;
  tUInt8 DEF_shamt__h5816;
  tUInt8 DEF_near_mem_imem_exc____d183;
  tUInt8 DEF_NOT_stage1_rg_full_70___d171;
  tUWide DEF_stage2_rg_stage2___d56;
  tUWide DEF_stage3_rg_stage3___d48;
  tUWide DEF_csr_regfile_read_csr_near_mem_imem_instr__74_B_ETC___d349;
  tUInt64 DEF_result__h4558;
  tUInt64 DEF__read__h1246;
  tUInt64 DEF_near_mem_imem_pc____d219;
  tUInt64 DEF_result__h4536;
  tUInt64 DEF_csr_regfile_read_mstatus____d28;
  tUInt64 DEF_x__h10296;
  tUInt64 DEF_rs2_val__h5136;
  tUInt64 DEF_rs1_val__h5130;
  tUInt32 DEF_near_mem_imem_instr____d174;
  tUInt8 DEF_csr_regfile_interrupt_pending_rg_cur_priv_7___d1019;
  tUInt8 DEF__read__h1213;
  tUInt8 DEF_csr_regfile_read_csr_mcounteren____d197;
  tUInt8 DEF_stage2_mbox_valid____d69;
  tUInt8 DEF_near_mem_dmem_valid____d62;
  tUInt64 DEF_output_stage2___1_bypass_rd_val__h4586;
  tUInt64 DEF__read_rd_val__h4358;
  tUInt64 DEF_IF_near_mem_imem_instr__74_BITS_19_TO_15_75_EQ_ETC___d438;
  tUInt64 DEF_near_mem_imem_pc__19_PLUS_SEXT_near_mem_imem_i_ETC___d434;
  tUInt64 DEF_rs2_val_bypassed__h5140;
  tUInt64 DEF_rs1_val_bypassed__h5134;
  tUInt8 DEF_output_stage2___1_bypass_rd__h4585;
  tUInt8 DEF__read_rd__h4357;
  tUInt8 DEF_funct5__h6156;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_19_TO_15_75_EQ_ETC___d439;
  tUInt8 DEF_near_mem_imem_pc__19_PLUS_SEXT_near_mem_imem_i_ETC___d435;
  tUInt64 DEF_branch_target__h5627;
  tUInt8 DEF_ms_tsr__h3071;
  tUInt8 DEF_ms_tw__h3072;
  tUInt8 DEF_ms_tvm__h3073;
  tUInt8 DEF_near_mem_imem_instr__74_BIT_31___d410;
  tUInt8 DEF_near_mem_imem_instr__74_BIT_30___d296;
  tUInt8 DEF_near_mem_imem_instr__74_BIT_25___d312;
  tUInt8 DEF_csr_regfile_read_csr_mcounteren__97_BIT_2___d201;
  tUInt8 DEF_csr_regfile_read_csr_mcounteren__97_BIT_0___d198;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_11_TO_7_64_EQ_0___d565;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b_ETC___d487;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b_ETC___d479;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b_ETC___d480;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d229;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d277;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d278;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b10111___d334;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d332;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_CONCA_ETC___d324;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_CONCA_ETC___d322;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_CONCA_ETC___d320;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_CONCA_ETC___d318;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b11___d304;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b10___d302;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b10011___d288;
  tUInt64 DEF_SEXT_near_mem_imem_instr__74_BITS_31_TO_20_90___d437;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d285;
  tUInt64 DEF_val__h5236;
  tUInt64 DEF_x_out_bypass_rd_val__h4600;
  tUInt64 DEF_rd_val__h5234;
  tUInt64 DEF_val__h5176;
  tUInt64 DEF_rd_val__h5174;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b110___d239;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b100___d235;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b1___d233;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b0___d231;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_0b1___d208;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_19_TO_15_75_EQ_0___d209;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d185;
  tUInt64 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d93;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d82;
  tUInt8 DEF_x_out_bypass_rd__h4599;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_3_8_ETC___d80;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_11_TO_7_64_EQ_0_6_ETC___d573;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_ETC___d594;
  tUInt8 DEF_rg_cur_priv_7_EQ_0b1___d567;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d526;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d612;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d347;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d343;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_31_TO_25_81_C_ETC___d331;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d316;
  tUInt8 DEF_IF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_3_ETC___d557;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d310;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d616;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b1111___d348;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_ETC___d563;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b10_ETC___d360;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d618;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d643;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d639;
  tUInt8 DEF_IF_near_mem_dmem_valid__2_THEN_IF_near_mem_dme_ETC___d109;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_3_8_ETC___d71;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d111;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d74;
  tUInt8 DEF_IF_near_mem_dmem_valid__2_AND_NOT_near_mem_dme_ETC___d66;
  tUInt8 DEF_near_mem_dmem_valid__2_AND_NOT_near_mem_dmem_e_ETC___d65;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_19_TO_15_75_E_ETC___d210;
  tUInt8 DEF_NOT_rg_cur_priv_7_ULT_near_mem_imem_instr__74__ETC___d454;
  tUInt8 DEF_rg_cur_priv_7_ULT_near_mem_imem_instr__74_BITS_ETC___d205;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d535;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b_ETC___d485;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d405;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d531;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d401;
  tUInt8 DEF_NOT_IF_near_mem_imem_instr__74_BITS_19_TO_15_7_ETC___d269;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_19_TO_15_75_EQ_ETC___d268;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b101___d237;
  tUInt8 DEF_NOT_IF_near_mem_imem_instr__74_BITS_19_TO_15_7_ETC___d267;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_19_TO_15_75_EQ_ETC___d266;
  tUInt8 DEF_NOT_IF_near_mem_imem_instr__74_BITS_19_TO_15_7_ETC___d265;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_19_TO_15_75_EQ_ETC___d264;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d194;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d207;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_0xB02___d192;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_0xB00___d191;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_0x180___d355;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_CONCA_ETC___d326;
  tUInt32 DEF_funct10__h5839;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_EQ_0b_ETC___d571;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_25_81_EQ_0b1___d282;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d279;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d392;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d386;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d389;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d383;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d374;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b_ETC___d377;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b100___d380;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b11___d365;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b10___d363;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b1___d371;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_27_62_EQ_0b0___d368;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d651;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d647;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d635;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d631;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d627;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b111___d241;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_30_13_EQ_0b11___d214;
  tUInt8 DEF_rg_cur_priv_7_EQ_0b11___d566;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_0b0___d187;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d115;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d113;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d248;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d84;
  tUInt8 DEF_NOT_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stag_ETC___d116;
  tUInt8 DEF_NOT_rg_halt_033___d1034;
  tUInt8 DEF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_imem__ETC___d1036;
  tUInt8 DEF_NOT_csr_regfile_read_mstatus__8_BIT_20_2___d510;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_31_TO_30_13_E_ETC___d462;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ__ETC___d456;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_13_TO_12_86_E_ETC___d460;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ__ETC___d436;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_31_TO_25_81_E_ETC___d283;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ__ETC___d300;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ__ETC___d280;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d242;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d297;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d234;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d238;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_14_TO_12_30_EQ_0b_ETC___d466;
  tUInt8 DEF_NOT_near_mem_imem_exc__83_47_AND_IF_near_mem_i_ETC___d550;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_0b_ETC___d211;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_0x_ETC___d193;
  tUInt8 DEF_NOT_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stag_ETC___d118;
  tUInt8 DEF_stage1_rg_full_70_AND_near_mem_imem_valid__72__ETC___d446;
  tUInt8 DEF_NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ__ETC___d472;
  tUInt8 DEF_NOT_near_mem_imem_exc__83___d447;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_13_TO_12_86_E_ETC___d459;
  tUInt8 DEF_near_mem_imem_valid__72_AND_NOT_IF_stage2_rg_f_ETC___d228;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d305;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d303;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d240;
  tUInt8 DEF_stage3_rg_full_6_AND_stage3_rg_stage3_8_BIT_146_9___d52;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d236;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_14_TO_12_30_E_ETC___d243;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BIT_25_12___d486;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d189;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_13_TO_12_86_E_ETC___d188;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d150;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d145;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_stage2_rg_stage2_6_BI_ETC___d135;
  tUInt8 DEF_IF_stage2_rg_full_5_THEN_NOT_stage2_rg_stage2__ETC___d128;
  tUInt8 DEF_ms_mprv__h3076;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_0b_ETC___d755;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d691;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0b11_ETC___d678;
  tUInt32 DEF_v__h16828;
  tUInt32 DEF_v__h16446;
  tUInt32 DEF_v__h16239;
  tUInt32 DEF_v__h14802;
  tUInt32 DEF_v__h14243;
  tUInt32 DEF_v__h13621;
  tUInt32 DEF_v__h9608;
  tUInt32 DEF_v__h3006;
  tUInt8 DEF_TASK_testplusargs___d993;
  tUInt8 DEF_TASK_testplusargs___d994;
  tUWide DEF_ab__h16541;
  tUWide DEF_ab__h13068;
  tUInt64 DEF_inum__h16781;
  tUInt64 DEF_satp__h16630;
  tUInt64 DEF_x__h10269;
  tUInt8 DEF_x_imem_exc_code__h5163;
  tUInt8 DEF_trap_info_dmem_exc_code__h4947;
  tUInt64 DEF_output_stage2___1_data_to_stage3_pc__h4749;
  tUInt64 DEF_trap_info_dmem_badaddr__h4948;
  tUInt64 DEF_output_stage2___1_data_to_stage3_csr_val__h4757;
  tUInt64 DEF_next_pc__h16580;
  tUInt64 DEF_new_mstatus__h16582;
  tUInt64 DEF_x1_avValue_snd_snd_fst__h15867;
  tUWide DEF_csr_regfile_read_csr_mcycle__022_MINUS_rg_star_ETC___d1209;
  tUInt32 DEF_output_stage2___1_data_to_stage3_instr__h4750;
  tUInt32 DEF_x__h8272;
  tUInt32 DEF_rs2_val__h5836;
  tUInt32 DEF_tmp__h8299;
  tUInt32 DEF_decoded_instr_imm20_U__h5195;
  tUInt32 DEF_output_stage2___1_data_to_stage3_csr__h4756;
  tUInt64 DEF_fv_out_data_to_stage2_addr__h5567;
  tUInt64 DEF_csr_val__h6136;
  tUInt64 DEF_fv_out_data_to_stage2_val1__h5568;
  tUInt32 DEF_fv_out_data_to_stage2_instr__h5563;
  tUInt8 DEF_rs2_val_BITS_5_TO_0___h8153;
  tUInt8 DEF_x__h8495;
  tUInt8 DEF_output_stage2___1_data_to_stage3_priv__h4751;
  tUInt8 DEF_new_priv__h16583;
  tUInt8 DEF_mpp__h8721;
  tUInt8 DEF_mem_priv___1__h11561;
  tUInt8 DEF_stage2_rg_stage2_6_BIT_192___d142;
  tUInt8 DEF_sstatus_SUM__h15887;
  tUInt8 DEF_mstatus_MXR__h15888;
  tUWide DEF_IF_stage2_rg_full_5_THEN_IF_stage2_rg_stage2_6_ETC___d1063;
  tUWide DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d1062;
  tUWide DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d1059;
  tUWide DEF_stage2_rg_stage2_6_BIT_192_42_CONCAT_stage2_rg_ETC___d1058;
  tUInt64 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d973;
  tUInt64 DEF_csr_val___1__h8726;
  tUInt64 DEF_rs1_val__h6131;
  tUInt64 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d865;
  tUInt64 DEF_rd_val___1__h6928;
  tUInt64 DEF_rd_val___1__h6921;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_2___d738;
  tUInt64 DEF_csr_val__h8075;
  tUInt8 DEF_near_mem_imem_instr__74_BITS_13_TO_12_86_EQ_3___d739;
  tUInt64 DEF_csr_val__h8080;
  tUInt64 DEF_csr_val__h6130;
  tUInt64 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d900;
  tUInt64 DEF_data_to_stage2_addr__h5556;
  tUInt64 DEF_ret_pc__h5650;
  tUInt64 DEF_rd_val__h6132;
  tUInt64 DEF_next_pc__h5497;
  tUInt64 DEF_alu_outputs___1_val1__h5774;
  tUInt64 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d862;
  tUInt64 DEF_alu_outputs___1_val2__h6152;
  tUInt64 DEF_alu_outputs___1_val1__h6151;
  tUInt64 DEF_alu_outputs___1_addr__h6150;
  tUInt64 DEF_alu_outputs_addr__h7330;
  tUInt64 DEF__theResult___fst__h7030;
  tUInt64 DEF__theResult___fst__h7023;
  tUInt64 DEF_rd_val___1__h8300;
  tUInt64 DEF_alu_outputs___1_val1__h5810;
  tUInt64 DEF_rd_val___1__h6906;
  tUInt64 DEF__theResult_____1_fst__h6918;
  tUInt64 DEF_rd_val___1__h6914;
  tUInt64 DEF__theResult_____1_fst__h6925;
  tUInt64 DEF_alu_outputs___1_addr__h5644;
  tUInt64 DEF_data_to_stage2_val2__h5558;
  tUInt64 DEF_alu_outputs___1_addr__h5662;
  tUInt64 DEF_alu_outputs___1_addr__h5684;
  tUInt64 DEF_alu_outputs___1_val1__h5831;
  tUInt64 DEF_alu_outputs___1_addr__h5915;
  tUInt64 DEF_alu_outputs___1_val1__h6170;
  tUInt64 DEF_rd_val__h5872;
  tUInt64 DEF_rd_val__h5858;
  tUInt64 DEF__theResult___fst__h7130;
  tUInt64 DEF_rd_val___1__h8579;
  tUInt64 DEF_rd_val___1__h8534;
  tUInt64 DEF_rd_val___1__h8489;
  tUInt64 DEF_rd_val___1__h8483;
  tUInt64 DEF_alu_outputs___1_val1__h5852;
  tUInt64 DEF_rd_val___1__h8435;
  tUInt64 DEF_rd_val__h8210;
  tUInt64 DEF_rd_val__h8188;
  tUInt64 DEF_rd_val___1__h8383;
  tUInt64 DEF_rd_val___1__h8354;
  tUInt64 DEF__theResult___snd__h8240;
  tUInt64 DEF__theResult_____1_fst__h6953;
  tUInt64 DEF_rd_val___1__h6949;
  tUInt64 DEF_rd_val___1__h6942;
  tUInt64 DEF_rd_val___1__h6935;
  tUInt64 DEF_rd_val__h8136;
  tUInt64 DEF_rd_val___1__h8269;
  tUInt64 DEF_fv_out_next_pc__h5511;
  tUInt64 DEF_fv_out_data_to_stage2_val2__h5569;
  tUInt64 DEF_fv_out_data_to_stage2_pc__h5562;
  tUInt64 DEF_value__h7742;
  tUInt64 DEF_value__h7683;
  tUInt64 DEF_value__h4930;
  tUInt64 DEF_value__h4983;
  tUInt64 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d99;
  tUInt64 DEF_x_out_data_to_stage3_csr_val__h4804;
  tUInt64 DEF_x_out_data_to_stage3_pc__h4796;
  tUInt8 DEF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0___d58;
  tUInt32 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d102;
  tUInt32 DEF_x_out_data_to_stage3_instr__h4797;
  tUInt32 DEF_x_out_data_to_stage3_csr__h4803;
  tUInt8 DEF_shamt__h5760;
  tUInt8 DEF_alu_outputs___1_rd__h6148;
  tUInt8 DEF_data_to_stage2_rd__h5554;
  tUInt8 DEF_fv_out_data_to_stage2_rd__h5565;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d140;
  tUInt8 DEF_x_out_data_to_stage3_rd__h4800;
  tUInt8 DEF_IF_rg_cur_priv_7_EQ_0b0_43_THEN_8_ELSE_IF_rg_c_ETC___d945;
  tUInt8 DEF_alu_outputs_exc_code__h6189;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_31_TO_20_90_EQ_ETC___d947;
  tUInt8 DEF_alu_outputs___1_exc_code__h6146;
  tUInt8 DEF_fv_out_trap_info_exc_code__h7696;
  tUInt8 DEF_x_out_trap_info_exc_code__h4963;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d690;
  tUInt8 DEF_IF_near_mem_imem_instr__74_BITS_6_TO_0_84_EQ_0_ETC___d688;
  tUInt8 DEF_fv_out_data_to_stage2_priv__h5561;
  tUInt8 DEF_spliced_bits__h8774;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d700;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d696;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d105;
  tUInt8 DEF_x_out_data_to_stage3_priv__h4798;
  tUInt8 DEF_NOT_near_mem_imem_instr__74_BITS_13_TO_12_86_E_ETC___d732;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_1_9_ETC___d126;
  tUInt8 DEF_NOT_near_mem_dmem_valid__2_22_OR_near_mem_dmem_ETC___d123;
  tUInt8 DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_1_9_ETC___d133;
  tUInt8 DEF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_OR_ETC___d134;
  tUInt8 DEF_IF_csr_regfile_read_csr_minstret__0_ULT_cfg_lo_ETC___d1074;
  tUInt8 DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d704;
  tUInt8 DEF_csr_regfile_interrupt_pending_rg_cur_priv_7_01_ETC___d1021;
  tUInt8 DEF_stage1_rg_full_70_AND_near_mem_imem_valid__72__ETC___d552;
  tUInt8 DEF_near_mem_imem_valid__72_AND_NOT_IF_stage2_rg_f_ETC___d551;
  tUInt8 DEF_NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d998;
  tUInt32 DEF_v32__h5856;
  tUInt32 DEF_x__h8537;
  tUInt32 DEF_x__h8492;
  tUInt32 DEF_x__h8357;
  tUInt32 DEF_tmp__h8382;
  tUInt32 DEF_x__h8303;
  tUInt64 DEF_y__h8860;
  tUInt64 DEF_x__h16182;
  tUWide DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d1106;
  tUWide DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d1105;
  tUWide DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d1061;
  tUWide DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d1104;
  tUWide DEF_IF_NOT_stage1_rg_full_70_71_OR_NOT_near_mem_im_ETC___d1103;
  tUWide DEF_IF_stage2_rg_stage2_6_BITS_200_TO_198_7_EQ_0_8_ETC___d1060;
 
 /* Rules */
 public:
  void RL_stage3_rl_reset();
  void RL_stage2_rl_reset();
  void RL_stage1_rl_reset();
  void RL_rl_show_pipe();
  void RL_rl_reset_start();
  void RL_rl_reset_complete();
  void RL_rl_pipe();
  void RL_rl_stage1_csrrx();
  void RL_rl_stage2_nonpipe();
  void RL_rl_stage1_xRET();
  void RL_rl_stage1_FENCE_I();
  void RL_rl_finish_FENCE_I();
  void RL_rl_stage1_FENCE();
  void RL_rl_finish_FENCE();
  void RL_rl_stage1_SFENCE_VMA();
  void RL_rl_finish_SFENCE_VMA();
  void RL_rl_stage1_WFI();
  void RL_rl_WFI_resume();
  void RL_rl_reset_from_WFI();
  void RL_rl_stage1_trap();
  void RL_rl_stage1_interrupt();
 
 /* Methods */
 public:
  tUInt8 METH_imem_master_m_awuser();
  tUInt8 METH_RDY_imem_master_m_awuser();
  tUInt8 METH_imem_master_m_aruser();
  tUInt8 METH_RDY_imem_master_m_aruser();
  tUInt8 METH_dmem_master_m_awuser();
  tUInt8 METH_RDY_dmem_master_m_awuser();
  tUInt8 METH_dmem_master_m_aruser();
  tUInt8 METH_RDY_dmem_master_m_aruser();
  tUInt8 METH_near_mem_slave_m_awready();
  tUInt8 METH_RDY_near_mem_slave_m_awready();
  tUInt8 METH_near_mem_slave_m_wready();
  tUInt8 METH_RDY_near_mem_slave_m_wready();
  tUInt8 METH_near_mem_slave_m_bvalid();
  tUInt8 METH_RDY_near_mem_slave_m_bvalid();
  tUInt8 METH_near_mem_slave_m_bresp();
  tUInt8 METH_RDY_near_mem_slave_m_bresp();
  tUInt8 METH_near_mem_slave_m_buser();
  tUInt8 METH_RDY_near_mem_slave_m_buser();
  tUInt8 METH_near_mem_slave_m_arready();
  tUInt8 METH_RDY_near_mem_slave_m_arready();
  tUInt8 METH_near_mem_slave_m_rvalid();
  tUInt8 METH_RDY_near_mem_slave_m_rvalid();
  tUInt8 METH_near_mem_slave_m_rresp();
  tUInt8 METH_RDY_near_mem_slave_m_rresp();
  tUInt64 METH_near_mem_slave_m_rdata();
  tUInt8 METH_RDY_near_mem_slave_m_rdata();
  tUInt8 METH_near_mem_slave_m_ruser();
  tUInt8 METH_RDY_near_mem_slave_m_ruser();
  void METH_hart0_server_reset_request_put(tUInt8 ARG_hart0_server_reset_request_put);
  tUInt8 METH_RDY_hart0_server_reset_request_put();
  void METH_hart0_server_reset_response_get();
  tUInt8 METH_RDY_hart0_server_reset_response_get();
  tUInt8 METH_imem_master_m_awvalid();
  tUInt8 METH_RDY_imem_master_m_awvalid();
  tUInt64 METH_imem_master_m_awaddr();
  tUInt8 METH_RDY_imem_master_m_awaddr();
  tUInt8 METH_imem_master_m_awprot();
  tUInt8 METH_RDY_imem_master_m_awprot();
  void METH_imem_master_m_awready(tUInt8 ARG_imem_master_awready);
  tUInt8 METH_RDY_imem_master_m_awready();
  tUInt8 METH_imem_master_m_wvalid();
  tUInt8 METH_RDY_imem_master_m_wvalid();
  tUInt64 METH_imem_master_m_wdata();
  tUInt8 METH_RDY_imem_master_m_wdata();
  tUInt8 METH_imem_master_m_wstrb();
  tUInt8 METH_RDY_imem_master_m_wstrb();
  void METH_imem_master_m_wready(tUInt8 ARG_imem_master_wready);
  tUInt8 METH_RDY_imem_master_m_wready();
  void METH_imem_master_m_bvalid(tUInt8 ARG_imem_master_bvalid,
				 tUInt8 ARG_imem_master_bresp,
				 tUInt8 ARG_imem_master_buser);
  tUInt8 METH_RDY_imem_master_m_bvalid();
  tUInt8 METH_imem_master_m_bready();
  tUInt8 METH_RDY_imem_master_m_bready();
  tUInt8 METH_imem_master_m_arvalid();
  tUInt8 METH_RDY_imem_master_m_arvalid();
  tUInt64 METH_imem_master_m_araddr();
  tUInt8 METH_RDY_imem_master_m_araddr();
  tUInt8 METH_imem_master_m_arprot();
  tUInt8 METH_RDY_imem_master_m_arprot();
  void METH_imem_master_m_arready(tUInt8 ARG_imem_master_arready);
  tUInt8 METH_RDY_imem_master_m_arready();
  void METH_imem_master_m_rvalid(tUInt8 ARG_imem_master_rvalid,
				 tUInt8 ARG_imem_master_rresp,
				 tUInt64 ARG_imem_master_rdata,
				 tUInt8 ARG_imem_master_ruser);
  tUInt8 METH_RDY_imem_master_m_rvalid();
  tUInt8 METH_imem_master_m_rready();
  tUInt8 METH_RDY_imem_master_m_rready();
  tUInt8 METH_dmem_master_m_awvalid();
  tUInt8 METH_RDY_dmem_master_m_awvalid();
  tUInt64 METH_dmem_master_m_awaddr();
  tUInt8 METH_RDY_dmem_master_m_awaddr();
  tUInt8 METH_dmem_master_m_awprot();
  tUInt8 METH_RDY_dmem_master_m_awprot();
  void METH_dmem_master_m_awready(tUInt8 ARG_dmem_master_awready);
  tUInt8 METH_RDY_dmem_master_m_awready();
  tUInt8 METH_dmem_master_m_wvalid();
  tUInt8 METH_RDY_dmem_master_m_wvalid();
  tUInt64 METH_dmem_master_m_wdata();
  tUInt8 METH_RDY_dmem_master_m_wdata();
  tUInt8 METH_dmem_master_m_wstrb();
  tUInt8 METH_RDY_dmem_master_m_wstrb();
  void METH_dmem_master_m_wready(tUInt8 ARG_dmem_master_wready);
  tUInt8 METH_RDY_dmem_master_m_wready();
  void METH_dmem_master_m_bvalid(tUInt8 ARG_dmem_master_bvalid,
				 tUInt8 ARG_dmem_master_bresp,
				 tUInt8 ARG_dmem_master_buser);
  tUInt8 METH_RDY_dmem_master_m_bvalid();
  tUInt8 METH_dmem_master_m_bready();
  tUInt8 METH_RDY_dmem_master_m_bready();
  tUInt8 METH_dmem_master_m_arvalid();
  tUInt8 METH_RDY_dmem_master_m_arvalid();
  tUInt64 METH_dmem_master_m_araddr();
  tUInt8 METH_RDY_dmem_master_m_araddr();
  tUInt8 METH_dmem_master_m_arprot();
  tUInt8 METH_RDY_dmem_master_m_arprot();
  void METH_dmem_master_m_arready(tUInt8 ARG_dmem_master_arready);
  tUInt8 METH_RDY_dmem_master_m_arready();
  void METH_dmem_master_m_rvalid(tUInt8 ARG_dmem_master_rvalid,
				 tUInt8 ARG_dmem_master_rresp,
				 tUInt64 ARG_dmem_master_rdata,
				 tUInt8 ARG_dmem_master_ruser);
  tUInt8 METH_RDY_dmem_master_m_rvalid();
  tUInt8 METH_dmem_master_m_rready();
  tUInt8 METH_RDY_dmem_master_m_rready();
  void METH_near_mem_slave_m_awvalid(tUInt8 ARG_near_mem_slave_awvalid,
				     tUInt64 ARG_near_mem_slave_awaddr,
				     tUInt8 ARG_near_mem_slave_awprot,
				     tUInt8 ARG_near_mem_slave_awuser);
  tUInt8 METH_RDY_near_mem_slave_m_awvalid();
  void METH_near_mem_slave_m_wvalid(tUInt8 ARG_near_mem_slave_wvalid,
				    tUInt64 ARG_near_mem_slave_wdata,
				    tUInt8 ARG_near_mem_slave_wstrb);
  tUInt8 METH_RDY_near_mem_slave_m_wvalid();
  void METH_near_mem_slave_m_bready(tUInt8 ARG_near_mem_slave_bready);
  tUInt8 METH_RDY_near_mem_slave_m_bready();
  void METH_near_mem_slave_m_arvalid(tUInt8 ARG_near_mem_slave_arvalid,
				     tUInt64 ARG_near_mem_slave_araddr,
				     tUInt8 ARG_near_mem_slave_arprot,
				     tUInt8 ARG_near_mem_slave_aruser);
  tUInt8 METH_RDY_near_mem_slave_m_arvalid();
  void METH_near_mem_slave_m_rready(tUInt8 ARG_near_mem_slave_rready);
  tUInt8 METH_RDY_near_mem_slave_m_rready();
  void METH_external_interrupt_req();
  tUInt8 METH_RDY_external_interrupt_req();
  void METH_timer_interrupt_req(tUInt8 ARG_timer_interrupt_req_set_not_clear);
  tUInt8 METH_RDY_timer_interrupt_req();
  void METH_software_interrupt_req();
  tUInt8 METH_RDY_software_interrupt_req();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCPU &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCPU &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCPU &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkCPU &backing);
};

#endif /* ifndef __mkCPU_h__ */
