

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Thu Apr 11 21:35:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_774  |sin_or_cos_double_s  |       26|       34|  0.390 us|  0.510 us|   26|   34|       no|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|          1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|          1|          -|          -|  88200|        no|
        |- Loop 3           |      100|      100|          1|          -|          -|    100|        no|
        |- VITIS_LOOP_83_2  |        ?|        ?|  6 ~ 14162|          -|          -|      ?|        no|
        | + LPF_Loop        |    12348|    12348|         28|          -|          -|    441|        no|
        | + WAH_LOOP        |     1600|     1600|         16|          -|          -|    100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 252
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 12 10 
10 --> 11 
11 --> 13 96 
12 --> 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 76 96 97 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 48 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 117 161 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 96 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 250 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 250 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 234 
250 --> 251 252 
251 --> 9 
252 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 253 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs" [guitar_effects.cpp:23]   --->   Operation 254 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 255 [1/1] (1.00ns)   --->   "%tempo_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %tempo" [guitar_effects.cpp:23]   --->   Operation 255 'read' 'tempo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 256 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples" [guitar_effects.cpp:23]   --->   Operation 256 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 257 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult" [guitar_effects.cpp:23]   --->   Operation 257 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 258 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold" [guitar_effects.cpp:23]   --->   Operation 258 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 259 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold" [guitar_effects.cpp:23]   --->   Operation 259 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 260 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold" [guitar_effects.cpp:23]   --->   Operation 260 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 261 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor" [guitar_effects.cpp:23]   --->   Operation 261 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 262 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold" [guitar_effects.cpp:23]   --->   Operation 262 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 263 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control" [guitar_effects.cpp:23]   --->   Operation 263 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %control_read" [guitar_effects.cpp:23]   --->   Operation 264 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [guitar_effects.cpp:23]   --->   Operation 265 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0" [guitar_effects.cpp:23]   --->   Operation 266 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_14, i32 0, i32 0, void @empty_22, i32 0, i32 2000, void @empty_23, void @empty, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 275 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 278 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 281 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 294 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 297 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_21, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 300 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_20, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 303 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_19, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 306 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 309 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_2, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_3, void @empty_24, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_8, i32 4294967295, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_8, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (3.25ns)   --->   "%compression_buffer = alloca i64 1" [guitar_effects.cpp:60]   --->   Operation 317 'alloca' 'compression_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 318 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:69]   --->   Operation 318 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_1 : Operation 319 [1/1] (3.25ns)   --->   "%wah_values_buffer = alloca i64 1" [guitar_effects.cpp:74]   --->   Operation 319 'alloca' 'wah_values_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 320 [1/1] (1.58ns)   --->   "%store_ln60 = store i9 0, i9 %empty" [guitar_effects.cpp:60]   --->   Operation 320 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln60 = br void %memset.loop51" [guitar_effects.cpp:60]   --->   Operation 321 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 322 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %p_load"   --->   Operation 323 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.66ns)   --->   "%exitcond3588 = icmp_eq  i9 %p_load, i9 441"   --->   Operation 324 'icmp' 'exitcond3588' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 325 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (1.82ns)   --->   "%empty_70 = add i9 %p_load, i9 1"   --->   Operation 326 'add' 'empty_70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3588, void %memset.loop51.split, void %memset.loop47.preheader"   --->   Operation 327 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %p_cast"   --->   Operation 328 'getelementptr' 'compression_buffer_addr' <Predicate = (!exitcond3588)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i9 %compression_buffer_addr"   --->   Operation 329 'store' 'store_ln0' <Predicate = (!exitcond3588)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_2 : Operation 330 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_70, i9 %empty"   --->   Operation 330 'store' 'store_ln0' <Predicate = (!exitcond3588)> <Delay = 1.58>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop51"   --->   Operation 331 'br' 'br_ln0' <Predicate = (!exitcond3588)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%empty_71 = alloca i32 1"   --->   Operation 332 'alloca' 'empty_71' <Predicate = (exitcond3588)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %empty_71"   --->   Operation 333 'store' 'store_ln0' <Predicate = (exitcond3588)> <Delay = 1.58>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop47"   --->   Operation 334 'br' 'br_ln0' <Predicate = (exitcond3588)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%p_load85 = load i17 %empty_71"   --->   Operation 335 'load' 'p_load85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%p_cast5 = zext i17 %p_load85"   --->   Operation 336 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (2.43ns)   --->   "%exitcond3535 = icmp_eq  i17 %p_load85, i17 88200"   --->   Operation 337 'icmp' 'exitcond3535' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88200, i64 88200, i64 88200"   --->   Operation 338 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (2.10ns)   --->   "%empty_73 = add i17 %p_load85, i17 1"   --->   Operation 339 'add' 'empty_73' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3535, void %memset.loop47.split, void %memset.loop.preheader"   --->   Operation 340 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 %p_cast5"   --->   Operation 341 'getelementptr' 'delay_buffer_addr' <Predicate = (!exitcond3535)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i17 %delay_buffer_addr"   --->   Operation 342 'store' 'store_ln0' <Predicate = (!exitcond3535)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_3 : Operation 343 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %empty_73, i17 %empty_71"   --->   Operation 343 'store' 'store_ln0' <Predicate = (!exitcond3535)> <Delay = 1.58>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop47"   --->   Operation 344 'br' 'br_ln0' <Predicate = (!exitcond3535)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%empty_74 = alloca i32 1"   --->   Operation 345 'alloca' 'empty_74' <Predicate = (exitcond3535)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %empty_74"   --->   Operation 346 'store' 'store_ln0' <Predicate = (exitcond3535)> <Delay = 1.58>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 347 'br' 'br_ln0' <Predicate = (exitcond3535)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.81>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%p_load86 = load i7 %empty_74"   --->   Operation 348 'load' 'p_load86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%p_cast6 = zext i7 %p_load86"   --->   Operation 349 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (1.48ns)   --->   "%exitcond3524 = icmp_eq  i7 %p_load86, i7 100"   --->   Operation 350 'icmp' 'exitcond3524' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 351 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (1.87ns)   --->   "%empty_76 = add i7 %p_load86, i7 1"   --->   Operation 352 'add' 'empty_76' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3524, void %memset.loop.split, void %split"   --->   Operation 353 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %p_cast6"   --->   Operation 354 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!exitcond3524)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i7 %wah_values_buffer_addr"   --->   Operation 355 'store' 'store_ln0' <Predicate = (!exitcond3524)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 356 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %empty_76, i7 %empty_74"   --->   Operation 356 'store' 'store_ln0' <Predicate = (!exitcond3524)> <Delay = 1.58>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 357 'br' 'br_ln0' <Predicate = (!exitcond3524)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%current_sample_1 = alloca i32 1"   --->   Operation 358 'alloca' 'current_sample_1' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%empty_77 = alloca i32 1"   --->   Operation 359 'alloca' 'empty_77' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%wah_buffer_index = alloca i32 1"   --->   Operation 360 'alloca' 'wah_buffer_index' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%delay_buffer_index = alloca i32 1"   --->   Operation 361 'alloca' 'delay_buffer_index' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%compression_buffer_index = alloca i32 1"   --->   Operation 362 'alloca' 'compression_buffer_index' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%axilite_out_local_0 = alloca i32 1"   --->   Operation 363 'alloca' 'axilite_out_local_0' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3" [guitar_effects.cpp:23]   --->   Operation 364 'bitselect' 'tmp' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2" [guitar_effects.cpp:23]   --->   Operation 365 'bitselect' 'tmp_11' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1" [guitar_effects.cpp:23]   --->   Operation 366 'bitselect' 'tmp_13' <Predicate = (exitcond3524)> <Delay = 0.00>
ST_4 : Operation 367 [5/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 367 'sitodp' 'conv2_i' <Predicate = (exitcond3524)> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %axilite_out_local_0" [guitar_effects.cpp:83]   --->   Operation 368 'store' 'store_ln83' <Predicate = (exitcond3524)> <Delay = 1.58>
ST_4 : Operation 369 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %compression_buffer_index" [guitar_effects.cpp:83]   --->   Operation 369 'store' 'store_ln83' <Predicate = (exitcond3524)> <Delay = 1.58>
ST_4 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %delay_buffer_index" [guitar_effects.cpp:83]   --->   Operation 370 'store' 'store_ln83' <Predicate = (exitcond3524)> <Delay = 1.58>
ST_4 : Operation 371 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %wah_buffer_index" [guitar_effects.cpp:83]   --->   Operation 371 'store' 'store_ln83' <Predicate = (exitcond3524)> <Delay = 1.58>
ST_4 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %empty_77" [guitar_effects.cpp:83]   --->   Operation 372 'store' 'store_ln83' <Predicate = (exitcond3524)> <Delay = 1.58>
ST_4 : Operation 373 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %current_sample_1" [guitar_effects.cpp:83]   --->   Operation 373 'store' 'store_ln83' <Predicate = (exitcond3524)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 10.6>
ST_5 : Operation 374 [4/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 374 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 375 [4/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 375 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 376 [4/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 376 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.6>
ST_6 : Operation 377 [3/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 377 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 378 [3/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 378 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 379 [3/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 379 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.6>
ST_7 : Operation 380 [2/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 380 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 381 [2/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 381 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 382 [2/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 382 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.6>
ST_8 : Operation 383 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read" [guitar_effects.cpp:23]   --->   Operation 383 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read" [guitar_effects.cpp:23]   --->   Operation 384 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 385 [1/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 385 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 386 [1/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 386 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 387 [1/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 387 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln83 = br void %while.body" [guitar_effects.cpp:83]   --->   Operation 388 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.18>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%current_sample_2 = load i32 %current_sample_1" [guitar_effects.cpp:221]   --->   Operation 389 'load' 'current_sample_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%p_load87 = load i32 %empty_77" [guitar_effects.cpp:90]   --->   Operation 390 'load' 'p_load87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%axilite_out_local_0_load = load i32 %axilite_out_local_0"   --->   Operation 391 'load' 'axilite_out_local_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [guitar_effects.cpp:73]   --->   Operation 392 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%empty_78 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 393 'read' 'empty_78' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_78"   --->   Operation 394 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_78"   --->   Operation 395 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_78"   --->   Operation 396 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_78"   --->   Operation 397 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_78"   --->   Operation 398 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_78"   --->   Operation 399 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_78"   --->   Operation 400 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_2, i32 1" [guitar_effects.cpp:109]   --->   Operation 401 'add' 'current_sample' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (1.70ns)   --->   "%br_ln89 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:89]   --->   Operation 402 'br' 'br_ln89' <Predicate = true> <Delay = 1.70>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%or_ln90 = or i32 %p_load87, i32 8" [guitar_effects.cpp:90]   --->   Operation 403 'or' 'or_ln90' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (2.47ns)   --->   "%icmp_ln135 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:135]   --->   Operation 404 'icmp' 'icmp_ln135' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.else.i, void %if.then.i_ifconv" [guitar_effects.cpp:135]   --->   Operation 405 'br' 'br_ln135' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (2.47ns)   --->   "%icmp_ln137 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:137]   --->   Operation 406 'icmp' 'icmp_ln137' <Predicate = (tmp & !icmp_ln135)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (1.70ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %if.end, void %if.then3.i_ifconv" [guitar_effects.cpp:137]   --->   Operation 407 'br' 'br_ln137' <Predicate = (tmp & !icmp_ln135)> <Delay = 1.70>
ST_9 : Operation 408 [1/1] (2.55ns)   --->   "%r_V = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:138]   --->   Operation 408 'add' 'r_V' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [1/1] (2.55ns)   --->   "%r_V_21 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:136]   --->   Operation 409 'sub' 'r_V_21' <Predicate = (tmp & icmp_ln135)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.99>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 410 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (8.51ns)   --->   "%r_V_49 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 411 'mul' 'r_V_49' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%ret_V_9_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_49, i32 7, i32 38"   --->   Operation 412 'partselect' 'ret_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_49"   --->   Operation 413 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 414 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.81>
ST_11 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_49, i32 39"   --->   Operation 415 'bitselect' 'p_Result_28' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (2.55ns)   --->   "%ret_V_10 = add i32 %ret_V_9_cast, i32 1"   --->   Operation 416 'add' 'ret_V_10' <Predicate = (tmp & !icmp_ln135 & icmp_ln137 & !icmp_ln1049_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i32 %ret_V_9_cast, i32 %ret_V_10"   --->   Operation 417 'select' 'select_ln1048_1' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_11 = select i1 %p_Result_28, i32 %select_ln1048_1, i32 %ret_V_9_cast"   --->   Operation 418 'select' 'ret_V_11' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 419 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = sub i32 %ret_V_11, i32 %distortion_threshold_read" [guitar_effects.cpp:138]   --->   Operation 419 'sub' 'result_1' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (1.70ns)   --->   "%br_ln139 = br void %if.end" [guitar_effects.cpp:139]   --->   Operation 420 'br' 'br_ln139' <Predicate = (tmp & !icmp_ln135 & icmp_ln137)> <Delay = 1.70>
ST_11 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_48, i32 39"   --->   Operation 421 'bitselect' 'p_Result_s' <Predicate = (tmp & icmp_ln135)> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (2.55ns)   --->   "%ret_V = add i32 %ret_V_cast, i32 1"   --->   Operation 422 'add' 'ret_V' <Predicate = (tmp & icmp_ln135 & !icmp_ln1049)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i32 %ret_V_cast, i32 %ret_V"   --->   Operation 423 'select' 'select_ln1048' <Predicate = (tmp & icmp_ln135)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_9 = select i1 %p_Result_s, i32 %select_ln1048, i32 %ret_V_cast"   --->   Operation 424 'select' 'ret_V_9' <Predicate = (tmp & icmp_ln135)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = add i32 %ret_V_9, i32 %distortion_threshold_read" [guitar_effects.cpp:136]   --->   Operation 425 'add' 'result' <Predicate = (tmp & icmp_ln135)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (1.70ns)   --->   "%br_ln137 = br void %if.end" [guitar_effects.cpp:137]   --->   Operation 426 'br' 'br_ln137' <Predicate = (tmp & icmp_ln135)> <Delay = 1.70>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%axilite_out_local_1 = phi i32 %axilite_out_local_0_load, void %while.body, i32 %or_ln90, void %if.then.i_ifconv, i32 %or_ln90, void %if.then3.i_ifconv, i32 %or_ln90, void %if.else.i" [guitar_effects.cpp:90]   --->   Operation 427 'phi' 'axilite_out_local_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%empty_79 = phi i32 %p_load87, void %while.body, i32 %or_ln90, void %if.then.i_ifconv, i32 %or_ln90, void %if.then3.i_ifconv, i32 %or_ln90, void %if.else.i" [guitar_effects.cpp:90]   --->   Operation 428 'phi' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_int_6 = phi i32 %tmp_data_V_1, void %while.body, i32 %result, void %if.then.i_ifconv, i32 %result_1, void %if.then3.i_ifconv, i32 %tmp_data_V_1, void %if.else.i"   --->   Operation 429 'phi' 'tmp_int_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (1.70ns)   --->   "%br_ln93 = br i1 %tmp_11, void %if.end10, void %if.then6" [guitar_effects.cpp:93]   --->   Operation 430 'br' 'br_ln93' <Predicate = true> <Delay = 1.70>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%compression_buffer_index_load = load i32 %compression_buffer_index" [guitar_effects.cpp:156]   --->   Operation 431 'load' 'compression_buffer_index_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 432 [1/1] (2.55ns)   --->   "%add_ln156 = add i32 %compression_buffer_index_load, i32 1" [guitar_effects.cpp:156]   --->   Operation 432 'add' 'add_ln156' <Predicate = (tmp_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [36/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 433 'srem' 'compression_buffer_index_1' <Predicate = (tmp_11)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 9.99>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_21"   --->   Operation 434 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (8.51ns)   --->   "%r_V_48 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 435 'mul' 'r_V_48' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_48, i32 7, i32 38"   --->   Operation 436 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_48"   --->   Operation 437 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 438 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.50>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_int_6, i32 31" [guitar_effects.cpp:150]   --->   Operation 439 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (2.55ns)   --->   "%sub_ln151 = sub i32 0, i32 %tmp_int_6" [guitar_effects.cpp:151]   --->   Operation 440 'sub' 'sub_ln151' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/1] (0.69ns)   --->   "%abs_in_1 = select i1 %tmp_17, i32 %sub_ln151, i32 %tmp_int_6" [guitar_effects.cpp:150]   --->   Operation 441 'select' 'abs_in_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i32 %compression_buffer_index_load" [guitar_effects.cpp:155]   --->   Operation 442 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%compression_buffer_addr_1 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln155" [guitar_effects.cpp:155]   --->   Operation 443 'getelementptr' 'compression_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (3.25ns)   --->   "%store_ln155 = store i32 %abs_in_1, i9 %compression_buffer_addr_1" [guitar_effects.cpp:155]   --->   Operation 444 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_13 : Operation 445 [35/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 445 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.13>
ST_14 : Operation 446 [34/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 446 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 4.13>
ST_15 : Operation 447 [33/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 447 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 4.13>
ST_16 : Operation 448 [32/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 448 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 4.13>
ST_17 : Operation 449 [31/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 449 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.13>
ST_18 : Operation 450 [30/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 450 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.13>
ST_19 : Operation 451 [29/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 451 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.13>
ST_20 : Operation 452 [28/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 452 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.13>
ST_21 : Operation 453 [27/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 453 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.13>
ST_22 : Operation 454 [26/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 454 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 4.13>
ST_23 : Operation 455 [25/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 455 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 4.13>
ST_24 : Operation 456 [24/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 456 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 4.13>
ST_25 : Operation 457 [23/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 457 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 4.13>
ST_26 : Operation 458 [22/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 458 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 4.13>
ST_27 : Operation 459 [21/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 459 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 4.13>
ST_28 : Operation 460 [20/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 460 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 4.13>
ST_29 : Operation 461 [19/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 461 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.13>
ST_30 : Operation 462 [18/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 462 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 4.13>
ST_31 : Operation 463 [17/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 463 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 4.13>
ST_32 : Operation 464 [16/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 464 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 4.13>
ST_33 : Operation 465 [15/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 465 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 4.13>
ST_34 : Operation 466 [14/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 466 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 4.13>
ST_35 : Operation 467 [13/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 467 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 4.13>
ST_36 : Operation 468 [12/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 468 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 4.13>
ST_37 : Operation 469 [11/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 469 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 4.13>
ST_38 : Operation 470 [10/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 470 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 4.13>
ST_39 : Operation 471 [9/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 471 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 4.13>
ST_40 : Operation 472 [8/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 472 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 4.13>
ST_41 : Operation 473 [7/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 473 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 4.13>
ST_42 : Operation 474 [6/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 474 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 4.13>
ST_43 : Operation 475 [5/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 475 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 4.13>
ST_44 : Operation 476 [4/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 476 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 4.13>
ST_45 : Operation 477 [3/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 477 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 4.13>
ST_46 : Operation 478 [2/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 478 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 4.13>
ST_47 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln95 = or i32 %empty_79, i32 4" [guitar_effects.cpp:95]   --->   Operation 479 'or' 'or_ln95' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 480 [1/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln156, i32 441" [guitar_effects.cpp:156]   --->   Operation 480 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %compression_buffer_index_1" [guitar_effects.cpp:61]   --->   Operation 481 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i10 %trunc_ln61" [guitar_effects.cpp:61]   --->   Operation 482 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 483 [1/1] (1.58ns)   --->   "%br_ln159 = br void %for.inc.i" [guitar_effects.cpp:159]   --->   Operation 483 'br' 'br_ln159' <Predicate = true> <Delay = 1.58>

State 48 <SV = 46> <Delay = 9.18>
ST_48 : Operation 484 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln159, void %for.inc.i.split, i9 0, void %if.then6" [guitar_effects.cpp:161]   --->   Operation 484 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 485 [1/1] (0.00ns)   --->   "%empty_80 = phi i32 %result_V_18, void %for.inc.i.split, i32 0, void %if.then6"   --->   Operation 485 'phi' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i9 %i" [guitar_effects.cpp:159]   --->   Operation 486 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 487 [1/1] (1.66ns)   --->   "%icmp_ln159 = icmp_eq  i9 %i, i9 441" [guitar_effects.cpp:159]   --->   Operation 487 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 488 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 488 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 489 [1/1] (1.82ns)   --->   "%add_ln159 = add i9 %i, i9 1" [guitar_effects.cpp:159]   --->   Operation 489 'add' 'add_ln159' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc.i.split, void %for.end.i" [guitar_effects.cpp:159]   --->   Operation 490 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i9 %i" [guitar_effects.cpp:161]   --->   Operation 491 'zext' 'zext_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_48 : Operation 492 [1/1] (1.73ns)   --->   "%add_ln161 = add i11 %zext_ln161, i11 %sext_ln61" [guitar_effects.cpp:161]   --->   Operation 492 'add' 'add_ln161' <Predicate = (!icmp_ln159)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 493 [15/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 493 'srem' 'coeff_index' <Predicate = (!icmp_ln159)> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 494 [1/1] (0.00ns)   --->   "%lpf_coefficients_addr = getelementptr i32 %lpf_coefficients, i64 0, i64 %zext_ln159" [guitar_effects.cpp:162]   --->   Operation 494 'getelementptr' 'lpf_coefficients_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_48 : Operation 495 [2/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:162]   --->   Operation 495 'load' 'lpf_coefficients_load' <Predicate = (!icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>
ST_48 : Operation 496 [1/1] (2.47ns)   --->   "%icmp_ln165 = icmp_slt  i32 %current_sample_2, i32 441" [guitar_effects.cpp:165]   --->   Operation 496 'icmp' 'icmp_ln165' <Predicate = (icmp_ln159)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 497 [1/1] (0.69ns)   --->   "%current_level = select i1 %icmp_ln165, i32 %compression_min_threshold_read, i32 %empty_80" [guitar_effects.cpp:165]   --->   Operation 497 'select' 'current_level' <Predicate = (icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 498 [1/1] (2.47ns)   --->   "%icmp_ln173 = icmp_sgt  i32 %current_level, i32 %compression_max_threshold_read" [guitar_effects.cpp:173]   --->   Operation 498 'icmp' 'icmp_ln173' <Predicate = (icmp_ln159)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 499 [1/1] (2.47ns)   --->   "%icmp_ln183 = icmp_sgt  i32 %current_level, i32 0" [guitar_effects.cpp:183]   --->   Operation 499 'icmp' 'icmp_ln183' <Predicate = (icmp_ln159)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %if.else24.i, void %if.then15.i" [guitar_effects.cpp:173]   --->   Operation 500 'br' 'br_ln173' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_48 : Operation 501 [1/1] (2.47ns)   --->   "%icmp_ln182 = icmp_slt  i32 %current_level, i32 %compression_min_threshold_read" [guitar_effects.cpp:182]   --->   Operation 501 'icmp' 'icmp_ln182' <Predicate = (icmp_ln159 & !icmp_ln173)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 502 [1/1] (2.47ns)   --->   "%icmp_ln182_1 = icmp_sgt  i32 %current_level, i32 %compression_zero_threshold_read" [guitar_effects.cpp:182]   --->   Operation 502 'icmp' 'icmp_ln182_1' <Predicate = (icmp_ln159 & !icmp_ln173)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln182_1)   --->   "%and_ln182 = and i1 %icmp_ln182_1, i1 %icmp_ln183" [guitar_effects.cpp:182]   --->   Operation 503 'and' 'and_ln182' <Predicate = (icmp_ln159 & !icmp_ln173)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 504 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln182_1 = and i1 %and_ln182, i1 %icmp_ln182" [guitar_effects.cpp:182]   --->   Operation 504 'and' 'and_ln182_1' <Predicate = (icmp_ln159 & !icmp_ln173)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %and_ln182_1, void %if.else24.i.if.end10_crit_edge, void %if.then29.i" [guitar_effects.cpp:182]   --->   Operation 505 'br' 'br_ln182' <Predicate = (icmp_ln159 & !icmp_ln173)> <Delay = 0.00>
ST_48 : Operation 506 [1/1] (1.58ns)   --->   "%store_ln182 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:182]   --->   Operation 506 'store' 'store_ln182' <Predicate = (icmp_ln159 & !icmp_ln173 & !and_ln182_1)> <Delay = 1.58>
ST_48 : Operation 507 [1/1] (1.70ns)   --->   "%br_ln182 = br void %if.end10" [guitar_effects.cpp:182]   --->   Operation 507 'br' 'br_ln182' <Predicate = (icmp_ln159 & !icmp_ln173 & !and_ln182_1)> <Delay = 1.70>
ST_48 : Operation 508 [1/1] (1.58ns)   --->   "%store_ln186 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:186]   --->   Operation 508 'store' 'store_ln186' <Predicate = (icmp_ln159 & !icmp_ln173 & and_ln182_1)> <Delay = 1.58>
ST_48 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln183, void %if.then15.i.if.end10_crit_edge, void %if.then17.i" [guitar_effects.cpp:174]   --->   Operation 509 'br' 'br_ln174' <Predicate = (icmp_ln159 & icmp_ln173)> <Delay = 0.00>
ST_48 : Operation 510 [1/1] (1.58ns)   --->   "%store_ln174 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:174]   --->   Operation 510 'store' 'store_ln174' <Predicate = (icmp_ln159 & icmp_ln173 & !icmp_ln183)> <Delay = 1.58>
ST_48 : Operation 511 [1/1] (1.70ns)   --->   "%br_ln174 = br void %if.end10" [guitar_effects.cpp:174]   --->   Operation 511 'br' 'br_ln174' <Predicate = (icmp_ln159 & icmp_ln173 & !icmp_ln183)> <Delay = 1.70>
ST_48 : Operation 512 [1/1] (1.58ns)   --->   "%store_ln178 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:178]   --->   Operation 512 'store' 'store_ln178' <Predicate = (icmp_ln159 & icmp_ln173 & icmp_ln183)> <Delay = 1.58>

State 49 <SV = 47> <Delay = 3.50>
ST_49 : Operation 513 [14/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 513 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 514 [1/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:162]   --->   Operation 514 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>

State 50 <SV = 48> <Delay = 3.50>
ST_50 : Operation 515 [13/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 515 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 3.50>
ST_51 : Operation 516 [12/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 516 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 3.50>
ST_52 : Operation 517 [11/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 517 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 3.50>
ST_53 : Operation 518 [10/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 518 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 3.50>
ST_54 : Operation 519 [9/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 519 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 3.50>
ST_55 : Operation 520 [8/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 520 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 3.50>
ST_56 : Operation 521 [7/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 521 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 3.50>
ST_57 : Operation 522 [6/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 522 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 3.50>
ST_58 : Operation 523 [5/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 523 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 3.50>
ST_59 : Operation 524 [4/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 524 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 3.50>
ST_60 : Operation 525 [3/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 525 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 3.50>
ST_61 : Operation 526 [2/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 526 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 6.75>
ST_62 : Operation 527 [1/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln161, i11 441" [guitar_effects.cpp:161]   --->   Operation 527 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i9 %coeff_index" [guitar_effects.cpp:162]   --->   Operation 528 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i9 %trunc_ln162" [guitar_effects.cpp:162]   --->   Operation 529 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 530 [1/1] (0.00ns)   --->   "%compression_buffer_addr_2 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln162" [guitar_effects.cpp:162]   --->   Operation 530 'getelementptr' 'compression_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 531 [2/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr_2" [guitar_effects.cpp:162]   --->   Operation 531 'load' 'compression_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 63 <SV = 61> <Delay = 3.25>
ST_63 : Operation 532 [1/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr_2" [guitar_effects.cpp:162]   --->   Operation 532 'load' 'compression_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 64 <SV = 62> <Delay = 10.6>
ST_64 : Operation 533 [4/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:162]   --->   Operation 533 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 63> <Delay = 10.6>
ST_65 : Operation 534 [3/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:162]   --->   Operation 534 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 64> <Delay = 10.6>
ST_66 : Operation 535 [2/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:162]   --->   Operation 535 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 65> <Delay = 10.6>
ST_67 : Operation 536 [1/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:162]   --->   Operation 536 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 537 [4/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_80" [guitar_effects.cpp:162]   --->   Operation 537 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 66> <Delay = 10.6>
ST_68 : Operation 538 [3/3] (10.3ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:162]   --->   Operation 538 'fmul' 'mul_i' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 539 [3/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_80" [guitar_effects.cpp:162]   --->   Operation 539 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 67> <Delay = 10.6>
ST_69 : Operation 540 [2/3] (10.3ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:162]   --->   Operation 540 'fmul' 'mul_i' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 541 [2/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_80" [guitar_effects.cpp:162]   --->   Operation 541 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 68> <Delay = 10.6>
ST_70 : Operation 542 [1/3] (10.3ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:162]   --->   Operation 542 'fmul' 'mul_i' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 543 [1/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_80" [guitar_effects.cpp:162]   --->   Operation 543 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 69> <Delay = 10.5>
ST_71 : Operation 544 [4/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:162]   --->   Operation 544 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 10.5>
ST_72 : Operation 545 [3/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:162]   --->   Operation 545 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 10.5>
ST_73 : Operation 546 [2/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:162]   --->   Operation 546 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 10.5>
ST_74 : Operation 547 [1/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:162]   --->   Operation 547 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 10.5>
ST_75 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [guitar_effects.cpp:159]   --->   Operation 548 'specloopname' 'specloopname_ln159' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 549 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 549 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 550 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 550 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 551 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 551 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 552 [1/1] (0.00ns)   --->   "%p_Result_46 = trunc i32 %data_V"   --->   Operation 552 'trunc' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 553 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_46, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 553 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 554 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 555 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 556 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 556 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 557 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 557 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 558 [1/1] (1.91ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V"   --->   Operation 558 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512_3"   --->   Operation 559 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 560 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 560 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 561 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 562 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_35 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 563 'lshr' 'r_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_36 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 564 'shl' 'r_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_35, i32 24"   --->   Operation 565 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_22"   --->   Operation 566 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_36, i32 24, i32 55"   --->   Operation 567 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 568 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_6"   --->   Operation 568 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 569 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 569 'sub' 'result_V_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 570 [1/1] (0.69ns)   --->   "%result_V_18 = select i1 %p_Result_45, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 570 'select' 'result_V_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc.i" [guitar_effects.cpp:159]   --->   Operation 571 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 76 <SV = 47> <Delay = 10.6>
ST_76 : Operation 572 [4/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:184]   --->   Operation 572 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 48> <Delay = 10.6>
ST_77 : Operation 573 [3/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:184]   --->   Operation 573 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 49> <Delay = 10.6>
ST_78 : Operation 574 [2/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:184]   --->   Operation 574 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 50> <Delay = 10.6>
ST_79 : Operation 575 [1/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:184]   --->   Operation 575 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 51> <Delay = 8.75>
ST_80 : Operation 576 [12/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 576 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 52> <Delay = 8.75>
ST_81 : Operation 577 [11/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 577 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 53> <Delay = 8.75>
ST_82 : Operation 578 [10/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 578 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 54> <Delay = 8.75>
ST_83 : Operation 579 [9/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 579 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 55> <Delay = 8.75>
ST_84 : Operation 580 [8/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 580 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 56> <Delay = 8.75>
ST_85 : Operation 581 [7/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 581 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 57> <Delay = 8.75>
ST_86 : Operation 582 [6/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 582 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 58> <Delay = 8.75>
ST_87 : Operation 583 [5/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 583 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 59> <Delay = 10.6>
ST_88 : Operation 584 [4/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 584 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 585 [4/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:185]   --->   Operation 585 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 60> <Delay = 10.6>
ST_89 : Operation 586 [3/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 586 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 587 [3/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:185]   --->   Operation 587 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 61> <Delay = 10.6>
ST_90 : Operation 588 [2/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 588 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 589 [2/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:185]   --->   Operation 589 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 62> <Delay = 10.6>
ST_91 : Operation 590 [1/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:184]   --->   Operation 590 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 591 [1/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:185]   --->   Operation 591 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 63> <Delay = 10.3>
ST_92 : Operation 592 [3/3] (10.3ns)   --->   "%dc_2 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:185]   --->   Operation 592 'fmul' 'dc_2' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 64> <Delay = 10.3>
ST_93 : Operation 593 [2/3] (10.3ns)   --->   "%dc_2 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:185]   --->   Operation 593 'fmul' 'dc_2' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 65> <Delay = 10.3>
ST_94 : Operation 594 [1/3] (10.3ns)   --->   "%dc_2 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:185]   --->   Operation 594 'fmul' 'dc_2' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 66> <Delay = 10.5>
ST_95 : Operation 595 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 595 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 596 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 596 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 597 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 597 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 598 [1/1] (0.00ns)   --->   "%p_Result_50 = trunc i32 %data_V_2"   --->   Operation 598 'trunc' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 599 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_50, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 599 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 600 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 601 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 602 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 602 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 603 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 603 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 604 [1/1] (1.91ns)   --->   "%sub_ln1512_5 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 604 'sub' 'sub_ln1512_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_5"   --->   Operation 605 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 606 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 606 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_3"   --->   Operation 607 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_2"   --->   Operation 608 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_40 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 609 'lshr' 'r_V_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_41 = shl i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 610 'shl' 'r_V_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_40, i32 24"   --->   Operation 611 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_30"   --->   Operation 612 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_41, i32 24, i32 55"   --->   Operation 613 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 614 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_3, i32 %zext_ln818_2, i32 %tmp_s"   --->   Operation 614 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 615 [1/1] (2.55ns)   --->   "%result_V_8 = sub i32 0, i32 %val_2"   --->   Operation 615 'sub' 'result_V_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 616 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_49, i32 %result_V_8, i32 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 616 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 67> <Delay = 6.68>
ST_96 : Operation 617 [1/1] (1.70ns)   --->   "%br_ln186 = br void %if.end10" [guitar_effects.cpp:186]   --->   Operation 617 'br' 'br_ln186' <Predicate = (tmp_11 & !icmp_ln173 & and_ln182_1)> <Delay = 1.70>
ST_96 : Operation 618 [1/1] (1.70ns)   --->   "%br_ln178 = br void %if.end10" [guitar_effects.cpp:178]   --->   Operation 618 'br' 'br_ln178' <Predicate = (tmp_11 & icmp_ln173 & icmp_ln183)> <Delay = 1.70>
ST_96 : Operation 619 [1/1] (0.00ns)   --->   "%axilite_out_local_2 = phi i32 %axilite_out_local_1, void %if.end, i32 %or_ln95, void %if.then17.i, i32 %or_ln95, void %if.then15.i.if.end10_crit_edge, i32 %or_ln95, void %if.then29.i, i32 %or_ln95, void %if.else24.i.if.end10_crit_edge" [guitar_effects.cpp:90]   --->   Operation 619 'phi' 'axilite_out_local_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 620 [1/1] (0.00ns)   --->   "%empty_82 = phi i32 %empty_79, void %if.end, i32 %or_ln95, void %if.then17.i, i32 %or_ln95, void %if.then15.i.if.end10_crit_edge, i32 %or_ln95, void %if.then29.i, i32 %or_ln95, void %if.else24.i.if.end10_crit_edge" [guitar_effects.cpp:90]   --->   Operation 620 'phi' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %tmp_int_6, void %if.end, i32 %result_V_19, void %if.then17.i, i32 %tmp_int_6, void %if.then15.i.if.end10_crit_edge, i32 %result_V, void %if.then29.i, i32 %tmp_int_6, void %if.else24.i.if.end10_crit_edge"   --->   Operation 621 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 622 [1/1] (1.58ns)   --->   "%br_ln98 = br i1 %tmp_13, void %if.end18, void %if.then14" [guitar_effects.cpp:98]   --->   Operation 622 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>
ST_96 : Operation 623 [1/1] (0.00ns)   --->   "%delay_buffer_index_load = load i32 %delay_buffer_index" [guitar_effects.cpp:205]   --->   Operation 623 'load' 'delay_buffer_index_load' <Predicate = (tmp_13)> <Delay = 0.00>
ST_96 : Operation 624 [1/1] (2.55ns)   --->   "%sub_ln201 = sub i32 %delay_buffer_index_load, i32 %delay_samples_read" [guitar_effects.cpp:201]   --->   Operation 624 'sub' 'sub_ln201' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 625 [36/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 625 'srem' 'srem_ln201' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 47> <Delay = 10.6>
ST_97 : Operation 626 [4/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:176]   --->   Operation 626 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 48> <Delay = 10.6>
ST_98 : Operation 627 [3/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:176]   --->   Operation 627 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 49> <Delay = 10.6>
ST_99 : Operation 628 [2/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:176]   --->   Operation 628 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 50> <Delay = 10.6>
ST_100 : Operation 629 [1/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:176]   --->   Operation 629 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 51> <Delay = 8.75>
ST_101 : Operation 630 [12/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 630 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 52> <Delay = 8.75>
ST_102 : Operation 631 [11/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 631 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 53> <Delay = 8.75>
ST_103 : Operation 632 [10/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 632 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 54> <Delay = 8.75>
ST_104 : Operation 633 [9/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 633 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 55> <Delay = 8.75>
ST_105 : Operation 634 [8/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 634 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 56> <Delay = 8.75>
ST_106 : Operation 635 [7/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 635 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 57> <Delay = 8.75>
ST_107 : Operation 636 [6/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 636 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 58> <Delay = 8.75>
ST_108 : Operation 637 [5/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 637 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 59> <Delay = 10.6>
ST_109 : Operation 638 [4/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 638 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 639 [4/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:177]   --->   Operation 639 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 60> <Delay = 10.6>
ST_110 : Operation 640 [3/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 640 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 641 [3/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:177]   --->   Operation 641 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 61> <Delay = 10.6>
ST_111 : Operation 642 [2/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 642 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 643 [2/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:177]   --->   Operation 643 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 62> <Delay = 10.6>
ST_112 : Operation 644 [1/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:176]   --->   Operation 644 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 645 [1/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_6" [guitar_effects.cpp:177]   --->   Operation 645 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 63> <Delay = 10.3>
ST_113 : Operation 646 [3/3] (10.3ns)   --->   "%dc_1 = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:177]   --->   Operation 646 'fmul' 'dc_1' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 64> <Delay = 10.3>
ST_114 : Operation 647 [2/3] (10.3ns)   --->   "%dc_1 = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:177]   --->   Operation 647 'fmul' 'dc_1' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 65> <Delay = 10.3>
ST_115 : Operation 648 [1/3] (10.3ns)   --->   "%dc_1 = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:177]   --->   Operation 648 'fmul' 'dc_1' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 66> <Delay = 10.5>
ST_116 : Operation 649 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 649 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 650 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 651 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 651 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 652 [1/1] (0.00ns)   --->   "%p_Result_48 = trunc i32 %data_V_1"   --->   Operation 652 'trunc' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 653 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_48, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 653 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 654 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 655 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 656 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 656 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 657 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 657 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 658 [1/1] (1.91ns)   --->   "%sub_ln1512_4 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 658 'sub' 'sub_ln1512_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_4"   --->   Operation 659 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 660 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 660 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_2"   --->   Operation 661 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_1"   --->   Operation 662 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_38 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_2"   --->   Operation 663 'lshr' 'r_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_39 = shl i79 %zext_ln15_1, i79 %zext_ln1488_2"   --->   Operation 664 'shl' 'r_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_38, i32 24"   --->   Operation 665 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_26"   --->   Operation 666 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_39, i32 24, i32 55"   --->   Operation 667 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 668 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln818_1, i32 %tmp_9"   --->   Operation 668 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 669 [1/1] (2.55ns)   --->   "%result_V_7 = sub i32 0, i32 %val_1"   --->   Operation 669 'sub' 'result_V_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 670 [1/1] (0.69ns)   --->   "%result_V_19 = select i1 %p_Result_47, i32 %result_V_7, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 670 'select' 'result_V_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 117 <SV = 68> <Delay = 4.13>
ST_117 : Operation 671 [35/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 671 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 69> <Delay = 4.13>
ST_118 : Operation 672 [34/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 672 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 70> <Delay = 4.13>
ST_119 : Operation 673 [33/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 673 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 71> <Delay = 4.13>
ST_120 : Operation 674 [32/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 674 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 72> <Delay = 4.13>
ST_121 : Operation 675 [31/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 675 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 73> <Delay = 4.13>
ST_122 : Operation 676 [30/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 676 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 74> <Delay = 4.13>
ST_123 : Operation 677 [29/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 677 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 75> <Delay = 4.13>
ST_124 : Operation 678 [28/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 678 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 76> <Delay = 4.13>
ST_125 : Operation 679 [27/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 679 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 77> <Delay = 6.68>
ST_126 : Operation 680 [26/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 680 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 681 [1/1] (2.55ns)   --->   "%add_ln205 = add i32 %delay_buffer_index_load, i32 1" [guitar_effects.cpp:205]   --->   Operation 681 'add' 'add_ln205' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 682 [36/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 682 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 78> <Delay = 4.13>
ST_127 : Operation 683 [25/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 683 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 684 [35/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 684 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 79> <Delay = 4.13>
ST_128 : Operation 685 [24/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 685 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 686 [34/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 686 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 80> <Delay = 4.13>
ST_129 : Operation 687 [23/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 687 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 688 [33/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 688 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 81> <Delay = 4.13>
ST_130 : Operation 689 [22/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 689 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 690 [32/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 690 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 82> <Delay = 4.13>
ST_131 : Operation 691 [21/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 691 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 692 [31/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 692 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 83> <Delay = 4.13>
ST_132 : Operation 693 [20/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 693 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 694 [30/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 694 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 84> <Delay = 4.13>
ST_133 : Operation 695 [19/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 695 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 696 [29/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 696 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 85> <Delay = 4.13>
ST_134 : Operation 697 [18/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 697 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 698 [28/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 698 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 86> <Delay = 4.13>
ST_135 : Operation 699 [17/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 699 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 700 [27/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 700 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 87> <Delay = 4.13>
ST_136 : Operation 701 [16/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 701 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 702 [26/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 702 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 88> <Delay = 4.13>
ST_137 : Operation 703 [15/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 703 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 704 [25/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 704 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 89> <Delay = 4.13>
ST_138 : Operation 705 [14/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 705 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 706 [24/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 706 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 90> <Delay = 4.13>
ST_139 : Operation 707 [13/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 707 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 708 [23/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 708 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 91> <Delay = 4.13>
ST_140 : Operation 709 [12/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 709 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 710 [22/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 710 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 92> <Delay = 4.13>
ST_141 : Operation 711 [11/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 711 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 712 [21/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 712 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 93> <Delay = 4.13>
ST_142 : Operation 713 [10/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 713 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 714 [20/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 714 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 94> <Delay = 4.13>
ST_143 : Operation 715 [9/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 715 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 716 [19/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 716 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 95> <Delay = 4.13>
ST_144 : Operation 717 [8/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 717 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 718 [18/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 718 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 96> <Delay = 4.13>
ST_145 : Operation 719 [7/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 719 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 720 [17/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 720 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 97> <Delay = 4.13>
ST_146 : Operation 721 [6/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 721 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 722 [16/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 722 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 98> <Delay = 4.13>
ST_147 : Operation 723 [5/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 723 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 724 [15/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 724 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 99> <Delay = 4.13>
ST_148 : Operation 725 [4/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 725 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 726 [14/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 726 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 100> <Delay = 4.13>
ST_149 : Operation 727 [3/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 727 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 728 [13/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 728 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 101> <Delay = 4.13>
ST_150 : Operation 729 [2/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 729 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 730 [12/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 730 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 102> <Delay = 7.38>
ST_151 : Operation 731 [1/36] (4.13ns)   --->   "%srem_ln201 = srem i32 %sub_ln201, i32 88200" [guitar_effects.cpp:201]   --->   Operation 731 'srem' 'srem_ln201' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i17 %srem_ln201" [guitar_effects.cpp:201]   --->   Operation 732 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i17 %trunc_ln201" [guitar_effects.cpp:201]   --->   Operation 733 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 734 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln201" [guitar_effects.cpp:201]   --->   Operation 734 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 735 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:201]   --->   Operation 735 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_151 : Operation 736 [11/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 736 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 103> <Delay = 4.13>
ST_152 : Operation 737 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:201]   --->   Operation 737 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_152 : Operation 738 [10/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 738 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 104> <Delay = 10.6>
ST_153 : Operation 739 [4/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:201]   --->   Operation 739 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 740 [9/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 740 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 105> <Delay = 10.6>
ST_154 : Operation 741 [3/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:201]   --->   Operation 741 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 742 [8/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 742 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 106> <Delay = 10.6>
ST_155 : Operation 743 [2/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:201]   --->   Operation 743 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 744 [7/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 744 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 107> <Delay = 10.6>
ST_156 : Operation 745 [1/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:201]   --->   Operation 745 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 746 [6/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 746 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 108> <Delay = 10.3>
ST_157 : Operation 747 [3/3] (10.3ns)   --->   "%dc_3 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:201]   --->   Operation 747 'fmul' 'dc_3' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 748 [5/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 748 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 109> <Delay = 10.3>
ST_158 : Operation 749 [2/3] (10.3ns)   --->   "%dc_3 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:201]   --->   Operation 749 'fmul' 'dc_3' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 750 [4/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 750 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 110> <Delay = 10.3>
ST_159 : Operation 751 [1/3] (10.3ns)   --->   "%dc_3 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:201]   --->   Operation 751 'fmul' 'dc_3' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 752 [3/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 752 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 111> <Delay = 7.30>
ST_160 : Operation 753 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 753 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 754 [1/1] (0.00ns)   --->   "%xs_exp_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 754 'partselect' 'xs_exp_V_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 755 [1/1] (0.00ns)   --->   "%p_Result_52 = trunc i32 %data_V_3"   --->   Operation 755 'trunc' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 756 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_52, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 756 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 757 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i8 %xs_exp_V_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 758 'zext' 'zext_ln346_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 759 [1/1] (1.91ns)   --->   "%add_ln346_3 = add i9 %zext_ln346_3, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 759 'add' 'add_ln346_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 760 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8"   --->   Operation 760 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 761 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_4"   --->   Operation 761 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i8 %sub_ln1512"   --->   Operation 762 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 763 [1/1] (0.96ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1512_3, i9 %add_ln346_3"   --->   Operation 763 'select' 'ush_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i9 %ush_4"   --->   Operation 764 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln1488_4 = zext i32 %sext_ln1488_3"   --->   Operation 765 'zext' 'zext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_42 = lshr i79 %zext_ln15_3, i79 %zext_ln1488_4"   --->   Operation 766 'lshr' 'r_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_43 = shl i79 %zext_ln15_3, i79 %zext_ln1488_4"   --->   Operation 767 'shl' 'r_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_42, i32 24"   --->   Operation 768 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_34"   --->   Operation 769 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_43, i32 24, i32 55"   --->   Operation 770 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 771 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_4, i32 %zext_ln818_3, i32 %tmp_3"   --->   Operation 771 'select' 'val_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 772 [2/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 772 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 112> <Delay = 8.81>
ST_161 : Operation 773 [1/1] (0.00ns)   --->   "%or_ln100 = or i32 %empty_82, i32 2" [guitar_effects.cpp:100]   --->   Operation 773 'or' 'or_ln100' <Predicate = (tmp_13)> <Delay = 0.00>
ST_161 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 774 'bitselect' 'p_Result_51' <Predicate = (tmp_13)> <Delay = 0.00>
ST_161 : Operation 775 [1/1] (2.55ns)   --->   "%result_V_13 = sub i32 0, i32 %val_3"   --->   Operation 775 'sub' 'result_V_13' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%result_V_20 = select i1 %p_Result_51, i32 %result_V_13, i32 %val_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 776 'select' 'result_V_20' <Predicate = (tmp_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 777 [1/1] (2.55ns) (out node of the LUT)   --->   "%output = add i32 %result_V_20, i32 %tmp_int_3" [guitar_effects.cpp:201]   --->   Operation 777 'add' 'output' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i32 %delay_buffer_index_load" [guitar_effects.cpp:204]   --->   Operation 778 'zext' 'zext_ln204' <Predicate = (tmp_13)> <Delay = 0.00>
ST_161 : Operation 779 [1/1] (0.00ns)   --->   "%delay_buffer_addr_2 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln204" [guitar_effects.cpp:204]   --->   Operation 779 'getelementptr' 'delay_buffer_addr_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_161 : Operation 780 [1/1] (3.25ns)   --->   "%store_ln204 = store i32 %output, i17 %delay_buffer_addr_2" [guitar_effects.cpp:204]   --->   Operation 780 'store' 'store_ln204' <Predicate = (tmp_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_161 : Operation 781 [1/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln205, i32 88200" [guitar_effects.cpp:205]   --->   Operation 781 'srem' 'delay_buffer_index_1' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 782 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %delay_buffer_index_1, i32 %delay_buffer_index" [guitar_effects.cpp:102]   --->   Operation 782 'store' 'store_ln102' <Predicate = (tmp_13)> <Delay = 1.58>
ST_161 : Operation 783 [1/1] (1.58ns)   --->   "%br_ln102 = br void %if.end18" [guitar_effects.cpp:102]   --->   Operation 783 'br' 'br_ln102' <Predicate = (tmp_13)> <Delay = 1.58>
ST_161 : Operation 784 [1/1] (0.00ns)   --->   "%axilite_out_local_3 = phi i32 %axilite_out_local_2, void %if.end10, i32 %or_ln100, void %if.then14" [guitar_effects.cpp:90]   --->   Operation 784 'phi' 'axilite_out_local_3' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 785 [1/1] (0.00ns)   --->   "%empty_83 = phi i32 %empty_82, void %if.end10, i32 %or_ln100, void %if.then14" [guitar_effects.cpp:90]   --->   Operation 785 'phi' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %tmp_int_3, void %if.end10, i32 %output, void %if.then14"   --->   Operation 786 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 787 [1/1] (1.58ns)   --->   "%br_ln103 = br i1 %trunc_ln23, void %if.end26, void %if.then22" [guitar_effects.cpp:103]   --->   Operation 787 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>
ST_161 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln221 = shl i32 %current_sample_2, i32 1" [guitar_effects.cpp:221]   --->   Operation 788 'shl' 'shl_ln221' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_161 : Operation 789 [5/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln221" [guitar_effects.cpp:221]   --->   Operation 789 'sitodp' 'conv_i2' <Predicate = (trunc_ln23)> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 113> <Delay = 8.81>
ST_162 : Operation 790 [4/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln221" [guitar_effects.cpp:221]   --->   Operation 790 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 114> <Delay = 8.81>
ST_163 : Operation 791 [3/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln221" [guitar_effects.cpp:221]   --->   Operation 791 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 115> <Delay = 8.81>
ST_164 : Operation 792 [2/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln221" [guitar_effects.cpp:221]   --->   Operation 792 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 116> <Delay = 8.81>
ST_165 : Operation 793 [1/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln221" [guitar_effects.cpp:221]   --->   Operation 793 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 117> <Delay = 10.0>
ST_166 : Operation 794 [5/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:221]   --->   Operation 794 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 118> <Delay = 10.0>
ST_167 : Operation 795 [4/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:221]   --->   Operation 795 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 119> <Delay = 10.0>
ST_168 : Operation 796 [3/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:221]   --->   Operation 796 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 120> <Delay = 10.0>
ST_169 : Operation 797 [2/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:221]   --->   Operation 797 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 121> <Delay = 10.0>
ST_170 : Operation 798 [1/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:221]   --->   Operation 798 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 122> <Delay = 10.0>
ST_171 : Operation 799 [5/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:221]   --->   Operation 799 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 123> <Delay = 10.0>
ST_172 : Operation 800 [4/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:221]   --->   Operation 800 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 124> <Delay = 10.0>
ST_173 : Operation 801 [3/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:221]   --->   Operation 801 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 125> <Delay = 10.0>
ST_174 : Operation 802 [2/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:221]   --->   Operation 802 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 126> <Delay = 10.0>
ST_175 : Operation 803 [1/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:221]   --->   Operation 803 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 127> <Delay = 8.62>
ST_176 : Operation 804 [31/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 804 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 128> <Delay = 8.62>
ST_177 : Operation 805 [30/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 805 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 129> <Delay = 8.62>
ST_178 : Operation 806 [29/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 806 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 130> <Delay = 8.62>
ST_179 : Operation 807 [28/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 807 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 131> <Delay = 8.62>
ST_180 : Operation 808 [27/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 808 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 132> <Delay = 8.62>
ST_181 : Operation 809 [26/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 809 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 133> <Delay = 8.62>
ST_182 : Operation 810 [25/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 810 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 134> <Delay = 8.62>
ST_183 : Operation 811 [24/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 811 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 135> <Delay = 8.62>
ST_184 : Operation 812 [23/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 812 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 136> <Delay = 8.62>
ST_185 : Operation 813 [22/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 813 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 137> <Delay = 8.62>
ST_186 : Operation 814 [21/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 814 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 138> <Delay = 8.62>
ST_187 : Operation 815 [20/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 815 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 139> <Delay = 8.62>
ST_188 : Operation 816 [19/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 816 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 140> <Delay = 8.62>
ST_189 : Operation 817 [18/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 817 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 141> <Delay = 8.62>
ST_190 : Operation 818 [17/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 818 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 142> <Delay = 8.62>
ST_191 : Operation 819 [16/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 819 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 143> <Delay = 8.62>
ST_192 : Operation 820 [15/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 820 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 144> <Delay = 8.62>
ST_193 : Operation 821 [14/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 821 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 145> <Delay = 8.62>
ST_194 : Operation 822 [13/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 822 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 146> <Delay = 8.62>
ST_195 : Operation 823 [12/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 823 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 147> <Delay = 8.62>
ST_196 : Operation 824 [11/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 824 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 148> <Delay = 8.62>
ST_197 : Operation 825 [10/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 825 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 149> <Delay = 8.62>
ST_198 : Operation 826 [1/1] (0.00ns)   --->   "%wah_buffer_index_load = load i32 %wah_buffer_index" [guitar_effects.cpp:218]   --->   Operation 826 'load' 'wah_buffer_index_load' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i32 %wah_buffer_index_load" [guitar_effects.cpp:217]   --->   Operation 827 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 828 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_1 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln217" [guitar_effects.cpp:217]   --->   Operation 828 'getelementptr' 'wah_values_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 829 [1/1] (3.25ns)   --->   "%store_ln217 = store i32 %tmp_int, i7 %wah_values_buffer_addr_1" [guitar_effects.cpp:217]   --->   Operation 829 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_198 : Operation 830 [1/1] (2.55ns)   --->   "%add_ln218 = add i32 %wah_buffer_index_load, i32 1" [guitar_effects.cpp:218]   --->   Operation 830 'add' 'add_ln218' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 831 [36/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 831 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 832 [9/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 832 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 150> <Delay = 8.62>
ST_199 : Operation 833 [35/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 833 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 834 [8/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 834 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 151> <Delay = 8.62>
ST_200 : Operation 835 [34/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 835 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 836 [7/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 836 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 152> <Delay = 8.62>
ST_201 : Operation 837 [33/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 837 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 838 [6/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 838 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 153> <Delay = 8.62>
ST_202 : Operation 839 [32/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 839 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 840 [5/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 840 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 154> <Delay = 8.62>
ST_203 : Operation 841 [31/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 841 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 842 [4/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 842 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 155> <Delay = 8.62>
ST_204 : Operation 843 [30/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 843 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 844 [3/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 844 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 156> <Delay = 8.62>
ST_205 : Operation 845 [29/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 845 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 846 [2/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 846 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 157> <Delay = 8.62>
ST_206 : Operation 847 [28/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 847 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 848 [1/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:221]   --->   Operation 848 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 158> <Delay = 5.82>
ST_207 : Operation 849 [27/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 849 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 850 [2/2] (5.82ns)   --->   "%tmp_2 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 850 'call' 'tmp_2' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 159> <Delay = 10.7>
ST_208 : Operation 851 [26/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 851 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 852 [1/2] (10.7ns)   --->   "%tmp_2 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 852 'call' 'tmp_2' <Predicate = true> <Delay = 10.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 160> <Delay = 10.0>
ST_209 : Operation 853 [25/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 853 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 854 [5/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 854 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 161> <Delay = 10.0>
ST_210 : Operation 855 [24/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 855 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 856 [4/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 856 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 162> <Delay = 10.0>
ST_211 : Operation 857 [23/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 857 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 858 [3/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 858 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 163> <Delay = 10.0>
ST_212 : Operation 859 [22/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 859 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 860 [2/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 860 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 164> <Delay = 10.0>
ST_213 : Operation 861 [21/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 861 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 862 [1/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 862 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 165> <Delay = 8.23>
ST_214 : Operation 863 [20/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 863 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 864 [5/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 864 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 166> <Delay = 8.23>
ST_215 : Operation 865 [19/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 865 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 866 [4/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 866 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 167> <Delay = 8.23>
ST_216 : Operation 867 [18/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 867 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 868 [3/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 868 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 168> <Delay = 8.23>
ST_217 : Operation 869 [17/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 869 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 870 [2/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 870 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 169> <Delay = 8.23>
ST_218 : Operation 871 [16/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 871 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 872 [1/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:221]   --->   Operation 872 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 170> <Delay = 10.0>
ST_219 : Operation 873 [15/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 873 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 874 [5/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:221]   --->   Operation 874 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 171> <Delay = 10.0>
ST_220 : Operation 875 [14/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 875 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 876 [4/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:221]   --->   Operation 876 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 172> <Delay = 10.0>
ST_221 : Operation 877 [13/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 877 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 878 [3/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:221]   --->   Operation 878 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 173> <Delay = 10.0>
ST_222 : Operation 879 [12/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 879 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 880 [2/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:221]   --->   Operation 880 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 174> <Delay = 10.0>
ST_223 : Operation 881 [11/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 881 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 882 [1/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:221]   --->   Operation 882 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 175> <Delay = 10.1>
ST_224 : Operation 883 [10/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 883 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 884 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i64 %dc_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 884 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 885 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_4, i32 63"   --->   Operation 885 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 886 [1/1] (0.00ns)   --->   "%xs_exp_V_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62"   --->   Operation 886 'partselect' 'xs_exp_V_5' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 887 [1/1] (0.00ns)   --->   "%p_Result_54 = trunc i64 %data_V_4"   --->   Operation 887 'trunc' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 888 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_54, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 888 'bitconcatenate' 'mantissa_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i54 %mantissa_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 889 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V_5" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 890 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 891 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 891 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 892 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 892 'bitselect' 'isNeg_5' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 893 [1/1] (1.63ns)   --->   "%sub_ln1512_2 = sub i11 1023, i11 %xs_exp_V_5"   --->   Operation 893 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1512_4 = sext i11 %sub_ln1512_2"   --->   Operation 894 'sext' 'sext_ln1512_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 895 [1/1] (0.69ns)   --->   "%ush_5 = select i1 %isNeg_5, i12 %sext_ln1512_4, i12 %add_ln515"   --->   Operation 895 'select' 'ush_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1488_4 = sext i12 %ush_5"   --->   Operation 896 'sext' 'sext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1488_5 = zext i32 %sext_ln1488_4"   --->   Operation 897 'zext' 'zext_ln1488_5' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_44 = lshr i137 %zext_ln15_4, i137 %zext_ln1488_5"   --->   Operation 898 'lshr' 'r_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_45 = shl i137 %zext_ln15_4, i137 %zext_ln1488_5"   --->   Operation 899 'shl' 'r_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_44, i32 53"   --->   Operation 900 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln818_4 = zext i1 %tmp_38"   --->   Operation 901 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_45, i32 53, i32 84"   --->   Operation 902 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 903 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_5, i32 %zext_ln818_4, i32 %tmp_4"   --->   Operation 903 'select' 'val_4' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 904 [1/1] (2.55ns)   --->   "%result_V_16 = sub i32 0, i32 %val_4"   --->   Operation 904 'sub' 'result_V_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 905 [1/1] (0.69ns)   --->   "%result_V_21 = select i1 %p_Result_53, i32 %result_V_16, i32 %val_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 905 'select' 'result_V_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 225 <SV = 176> <Delay = 8.51>
ST_225 : Operation 906 [9/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 906 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln226_1 = sext i32 %result_V_21" [guitar_effects.cpp:226]   --->   Operation 907 'sext' 'sext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 908 [1/1] (8.51ns)   --->   "%mul_ln226 = mul i41 %sext_ln226_1, i41 200" [guitar_effects.cpp:226]   --->   Operation 908 'mul' 'mul_ln226' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 177> <Delay = 4.13>
ST_226 : Operation 909 [8/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 909 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln226_2 = sext i41 %mul_ln226" [guitar_effects.cpp:226]   --->   Operation 910 'sext' 'sext_ln226_2' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 911 [1/1] (3.52ns)   --->   "%add_ln226 = add i64 %sext_ln226_2, i64 %wah_coeffs_read" [guitar_effects.cpp:226]   --->   Operation 911 'add' 'add_ln226' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln226, i32 1, i32 63" [guitar_effects.cpp:226]   --->   Operation 912 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i63 %trunc_ln" [guitar_effects.cpp:226]   --->   Operation 913 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 914 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln226" [guitar_effects.cpp:226]   --->   Operation 914 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 227 <SV = 178> <Delay = 10.9>
ST_227 : Operation 915 [7/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 915 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 916 [7/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 916 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 179> <Delay = 10.9>
ST_228 : Operation 917 [6/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 917 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 918 [6/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 918 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 180> <Delay = 10.9>
ST_229 : Operation 919 [5/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 919 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 920 [5/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 920 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 181> <Delay = 10.9>
ST_230 : Operation 921 [4/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 921 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 922 [4/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 922 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 182> <Delay = 10.9>
ST_231 : Operation 923 [3/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 923 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 924 [3/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 924 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 183> <Delay = 10.9>
ST_232 : Operation 925 [2/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 925 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 926 [2/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 926 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 184> <Delay = 10.9>
ST_233 : Operation 927 [1/1] (0.00ns)   --->   "%or_ln105 = or i32 %empty_83, i32 1" [guitar_effects.cpp:105]   --->   Operation 927 'or' 'or_ln105' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 928 [1/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln218, i32 100" [guitar_effects.cpp:218]   --->   Operation 928 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %wah_buffer_index_1" [guitar_effects.cpp:73]   --->   Operation 929 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i8 %trunc_ln73" [guitar_effects.cpp:73]   --->   Operation 930 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 931 [1/7] (10.9ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 100" [guitar_effects.cpp:226]   --->   Operation 931 'readreq' 'empty_84' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 932 [1/1] (1.58ns)   --->   "%br_ln226 = br void %for.body.i" [guitar_effects.cpp:226]   --->   Operation 932 'br' 'br_ln226' <Predicate = true> <Delay = 1.58>

State 234 <SV = 185> <Delay = 5.35>
ST_234 : Operation 933 [1/1] (0.00ns)   --->   "%i_7 = phi i7 %add_ln226_1, void %for.body.i.split_ifconv, i7 0, void %if.then22" [guitar_effects.cpp:228]   --->   Operation 933 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 934 [1/1] (0.00ns)   --->   "%result_2 = phi i32 %result_3, void %for.body.i.split_ifconv, i32 0, void %if.then22"   --->   Operation 934 'phi' 'result_2' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 935 [1/1] (1.48ns)   --->   "%icmp_ln226 = icmp_eq  i7 %i_7, i7 100" [guitar_effects.cpp:226]   --->   Operation 935 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 936 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 936 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 937 [1/1] (1.87ns)   --->   "%add_ln226_1 = add i7 %i_7, i7 1" [guitar_effects.cpp:226]   --->   Operation 937 'add' 'add_ln226_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %for.body.i.split_ifconv, void %if.end26.loopexit" [guitar_effects.cpp:226]   --->   Operation 938 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i7 %i_7" [guitar_effects.cpp:228]   --->   Operation 939 'zext' 'zext_ln228' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_234 : Operation 940 [1/1] (1.91ns)   --->   "%sub_ln228 = sub i9 %sext_ln73, i9 %zext_ln228" [guitar_effects.cpp:228]   --->   Operation 940 'sub' 'sub_ln228' <Predicate = (!icmp_ln226)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 941 [13/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 941 'srem' 'coeff_index_1' <Predicate = (!icmp_ln226)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 942 [1/1] (1.58ns)   --->   "%store_ln218 = store i32 %wah_buffer_index_1, i32 %wah_buffer_index" [guitar_effects.cpp:218]   --->   Operation 942 'store' 'store_ln218' <Predicate = (icmp_ln226)> <Delay = 1.58>
ST_234 : Operation 943 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end26"   --->   Operation 943 'br' 'br_ln0' <Predicate = (icmp_ln226)> <Delay = 1.58>

State 235 <SV = 186> <Delay = 3.44>
ST_235 : Operation 944 [12/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 944 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 187> <Delay = 3.44>
ST_236 : Operation 945 [11/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 945 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 188> <Delay = 3.44>
ST_237 : Operation 946 [10/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 946 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 189> <Delay = 3.44>
ST_238 : Operation 947 [9/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 947 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 190> <Delay = 3.44>
ST_239 : Operation 948 [8/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 948 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 191> <Delay = 3.44>
ST_240 : Operation 949 [7/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 949 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 192> <Delay = 3.44>
ST_241 : Operation 950 [6/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 950 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 193> <Delay = 3.44>
ST_242 : Operation 951 [5/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 951 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 194> <Delay = 3.44>
ST_243 : Operation 952 [4/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 952 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 195> <Delay = 3.44>
ST_244 : Operation 953 [3/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 953 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 196> <Delay = 3.44>
ST_245 : Operation 954 [2/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 954 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 197> <Delay = 6.69>
ST_246 : Operation 955 [1/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln228, i9 100" [guitar_effects.cpp:228]   --->   Operation 955 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i7 %coeff_index_1" [guitar_effects.cpp:229]   --->   Operation 956 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i7 %trunc_ln229" [guitar_effects.cpp:229]   --->   Operation 957 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 958 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_2 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln229" [guitar_effects.cpp:229]   --->   Operation 958 'getelementptr' 'wah_values_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 959 [2/2] (3.25ns)   --->   "%r_V_46 = load i7 %wah_values_buffer_addr_2" [guitar_effects.cpp:229]   --->   Operation 959 'load' 'r_V_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 247 <SV = 198> <Delay = 10.9>
ST_247 : Operation 960 [1/2] (3.25ns)   --->   "%r_V_46 = load i7 %wah_values_buffer_addr_2" [guitar_effects.cpp:229]   --->   Operation 960 'load' 'r_V_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_247 : Operation 961 [1/1] (10.9ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr"   --->   Operation 961 'read' 'gmem_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 199> <Delay = 8.51>
ST_248 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i32 %r_V_46"   --->   Operation 962 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %gmem_addr_read"   --->   Operation 963 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 964 [1/1] (8.51ns)   --->   "%r_V_50 = mul i48 %sext_ln1317_2, i48 %sext_ln1319"   --->   Operation 964 'mul' 'r_V_50' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 965 [1/1] (0.00ns)   --->   "%ret_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %r_V_50, i32 32, i32 47"   --->   Operation 965 'partselect' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln1049_2 = trunc i48 %r_V_50"   --->   Operation 966 'trunc' 'trunc_ln1049_2' <Predicate = true> <Delay = 0.00>

State 249 <SV = 200> <Delay = 5.02>
ST_249 : Operation 967 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [guitar_effects.cpp:225]   --->   Operation 967 'specloopname' 'specloopname_ln225' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_50, i32 47"   --->   Operation 968 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 969 [1/1] (2.47ns)   --->   "%icmp_ln1049_2 = icmp_eq  i32 %trunc_ln1049_2, i32 0"   --->   Operation 969 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 970 [1/1] (2.07ns)   --->   "%ret_V_13 = add i16 %ret_V_12, i16 1"   --->   Operation 970 'add' 'ret_V_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%select_ln1048_2 = select i1 %icmp_ln1049_2, i16 %ret_V_12, i16 %ret_V_13"   --->   Operation 971 'select' 'select_ln1048_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_249 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%ret_V_14 = select i1 %p_Result_44, i16 %select_ln1048_2, i16 %ret_V_12"   --->   Operation 972 'select' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_249 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%sext_ln598 = sext i16 %ret_V_14"   --->   Operation 973 'sext' 'sext_ln598' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 974 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3 = add i32 %sext_ln598, i32 %result_2" [guitar_effects.cpp:229]   --->   Operation 974 'add' 'result_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 975 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.body.i" [guitar_effects.cpp:226]   --->   Operation 975 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 250 <SV = 186> <Delay = 1.58>
ST_250 : Operation 976 [1/1] (0.00ns)   --->   "%axilite_out_local_4 = phi i32 %axilite_out_local_3, void %if.end18, i32 %or_ln105, void %if.end26.loopexit" [guitar_effects.cpp:90]   --->   Operation 976 'phi' 'axilite_out_local_4' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 977 [1/1] (0.00ns)   --->   "%empty_86 = phi i32 %empty_83, void %if.end18, i32 %or_ln105, void %if.end26.loopexit" [guitar_effects.cpp:90]   --->   Operation 977 'phi' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_int_7 = phi i32 %tmp_int, void %if.end18, i32 %result_2, void %if.end26.loopexit"   --->   Operation 978 'phi' 'tmp_int_7' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp_last_V, void %if.end39, void %while.end" [guitar_effects.cpp:119]   --->   Operation 979 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 980 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 980 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_250 : Operation 981 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %axilite_out_local_4, i32 %axilite_out_local_0" [guitar_effects.cpp:83]   --->   Operation 981 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_250 : Operation 982 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %empty_86, i32 %empty_77" [guitar_effects.cpp:83]   --->   Operation 982 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_250 : Operation 983 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %current_sample, i32 %current_sample_1" [guitar_effects.cpp:83]   --->   Operation 983 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_250 : Operation 984 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 984 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_250 : Operation 985 [1/1] (1.00ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %axilite_out_local_4" [guitar_effects.cpp:90]   --->   Operation 985 'write' 'write_ln90' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 251 <SV = 187> <Delay = 0.00>
ST_251 : Operation 986 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 986 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_251 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln83 = br void %while.body" [guitar_effects.cpp:83]   --->   Operation 987 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 252 <SV = 187> <Delay = 0.00>
ST_252 : Operation 988 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_7, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 988 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_252 : Operation 989 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [guitar_effects.cpp:128]   --->   Operation 989 'ret' 'ret_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axilite_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tempo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lpf_coefficients]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca           ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_coeffs_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tempo_read                      (read             ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_samples_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_mult_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_zero_threshold_read (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_max_threshold_read  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_min_threshold_read  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
distortion_clip_factor_read     (read             ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
distortion_threshold_read       (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
control_read                    (read             ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23                      (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
spectopmodule_ln23              (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln23              (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer                    (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_values_buffer               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln60                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln60                         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load                          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3588                    (icmp             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_69                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_71                        (alloca           ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load85                        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast5                         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3535                    (icmp             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_73                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74                        (alloca           ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load86                        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast6                         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3524                    (icmp             ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_75                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_76                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_1                (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_77                        (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_buffer_index                (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index              (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index        (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_0             (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp                             (bitselect        ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_11                          (bitselect        ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_13                          (bitselect        ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
negative_threshold              (sub              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv7_i_i_i                     (sext             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv2_i                         (sitodp           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv18_i                        (sitofp           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv30_i                        (sitofp           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln83                         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_2                (load             ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load87                        (load             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_0_load        (load             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
specloopname_ln73               (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_78                        (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V_1                    (extractvalue     ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_keep_V                      (extractvalue     ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_strb_V                      (extractvalue     ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_user_V                      (extractvalue     ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_last_V                      (extractvalue     ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_id_V                        (extractvalue     ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_dest_V                      (extractvalue     ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
current_sample                  (add              ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln89                         (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln90                         (or               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln135                      (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln135                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln137                      (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln137                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
r_V                             (add              ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_21                          (sub              ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1317_1                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_49                          (mul              ) [ 0000000001011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_V_9_cast                    (partselect       ) [ 0000000001011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln1049_1                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_1                   (icmp             ) [ 0000000001011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
p_Result_28                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_1                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_11                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1                        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln139                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_9                         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln137                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_1             (phi              ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_79                        (phi              ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_6                       (phi              ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                         (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_load   (load             ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln156                       (add              ) [ 0000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1317                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_48                          (mul              ) [ 0000000001110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_V_cast                      (partselect       ) [ 0000000001110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln1049                    (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049                     (icmp             ) [ 0000000001110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_17                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln151                       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abs_in_1                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln155                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln155                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln95                         (or               ) [ 0000000001111000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_1      (srem             ) [ 0000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61                      (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln61                       (sext             ) [ 0000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln159                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i                               (phi              ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_80                        (phi              ) [ 0000000000000000000000000000000000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln159                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln159                      (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_81                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln159                       (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln159                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln161                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln161                       (add              ) [ 0000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lpf_coefficients_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln165                      (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_level                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln173                      (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln183                      (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln173                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln182                      (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln182_1                    (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln182                       (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln182_1                     (and              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln182                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln182                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln182                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln186                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln174                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln174                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln174                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln178                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lpf_coefficients_load           (load             ) [ 0000000000000000000000000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coeff_index                     (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln162                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln162                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i                          (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i                           (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv8_i                         (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                              (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln159              (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_45                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_46                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_3                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_35                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_36                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_18                     (select           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln159                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv31_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_factor_1            (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv33_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_2                            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_2                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_49                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_2                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_50                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_2                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_2                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_2                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_3                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_5                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_2                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_3                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_2                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_3                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_40                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_41                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_2                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_8                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln186                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln178                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_2             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_82                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_3                       (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln98                         (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln201                       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv19_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_factor              (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv20_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_1                            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_47                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_1                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_48                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_1                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_4                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_2                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_38                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_39                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_7                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_19                     (select           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln205                       (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
srem_ln201                      (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln201                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln201                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_load               (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i1                         (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_3                            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_3                        (bitcast          ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
xs_exp_V_4                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_52                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_3                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_3                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_3                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_4                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_3                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_4                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_3                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_4                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_42                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_43                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_3                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_3                           (select           ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln100                        (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_51                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_13                     (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_20                     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln204                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_2             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln204                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_index_1            (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln102                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln102                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_3             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
empty_83                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_int                         (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln103                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
shl_ln221                       (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i2                         (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i                          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3_i                          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000]
wah_buffer_index_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln217                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln217                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln218                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000]
x_assign                        (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
tmp_2                           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
mul4_i                          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
add5_i                          (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
dc_4                            (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
data_V_4                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_53                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_5                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_54                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_4                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_4                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln515                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_5                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_2                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_4                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_5                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_4                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_5                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_44                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_45                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_4                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_4                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_16                     (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_21                     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
sext_ln226_1                    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln226                       (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
sext_ln226_2                    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln226                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln226                      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111000]
or_ln105                        (or               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
wah_buffer_index_1              (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000]
trunc_ln73                      (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln73                       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000]
empty_84                        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln226                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i_7                             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
result_2                        (phi              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
icmp_ln226                      (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_85                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln226_1                     (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln226                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln228                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln228                       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000]
store_ln218                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
coeff_index_1                   (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln229                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln229                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
r_V_46                          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
gmem_addr_read                  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
sext_ln1317_2                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1319                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_50                          (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
ret_V_12                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
trunc_ln1049_2                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
specloopname_ln225              (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_44                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_2                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_13                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_2                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln598                      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_3                        (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln226                        (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_4             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
empty_86                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_int_7                       (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
br_ln119                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln90                      (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln83                         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln128                       (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axilite_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axilite_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="distortion_threshold">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_mult">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="delay_samples">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tempo">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="wah_coeffs">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_coeffs"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="lpf_coefficients">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpf_coefficients"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="298" class="1004" name="empty_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="compression_buffer_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="delay_buffer_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="wah_values_buffer_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_values_buffer/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="empty_71_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="empty_74_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_74/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="current_sample_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_sample_1/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="empty_77_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_77/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="wah_buffer_index_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_buffer_index/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="delay_buffer_index_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer_index/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="compression_buffer_index_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer_index/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="axilite_out_local_0_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axilite_out_local_0/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="wah_coeffs_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="177"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wah_coeffs_read/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tempo_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempo_read/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="delay_samples_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="67"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="delay_mult_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="108"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="compression_zero_threshold_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="46"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="compression_max_threshold_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="compression_min_threshold_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="distortion_clip_factor_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="distortion_threshold_read_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="control_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="empty_78_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="54" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="0" index="3" bw="4" slack="0"/>
<pin id="411" dir="0" index="4" bw="2" slack="0"/>
<pin id="412" dir="0" index="5" bw="1" slack="0"/>
<pin id="413" dir="0" index="6" bw="5" slack="0"/>
<pin id="414" dir="0" index="7" bw="6" slack="0"/>
<pin id="415" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_78/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_readreq_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="1"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_84/227 "/>
</bind>
</comp>

<comp id="431" class="1004" name="gmem_addr_read_read_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="21"/>
<pin id="434" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/247 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_write_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="0" index="3" bw="4" slack="0"/>
<pin id="441" dir="0" index="4" bw="2" slack="0"/>
<pin id="442" dir="0" index="5" bw="1" slack="0"/>
<pin id="443" dir="0" index="6" bw="5" slack="0"/>
<pin id="444" dir="0" index="7" bw="6" slack="0"/>
<pin id="445" dir="0" index="8" bw="32" slack="0"/>
<pin id="446" dir="0" index="9" bw="4" slack="178"/>
<pin id="447" dir="0" index="10" bw="4" slack="178"/>
<pin id="448" dir="0" index="11" bw="2" slack="178"/>
<pin id="449" dir="0" index="12" bw="1" slack="0"/>
<pin id="450" dir="0" index="13" bw="5" slack="178"/>
<pin id="451" dir="0" index="14" bw="6" slack="178"/>
<pin id="452" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/250 write_ln304/250 "/>
</bind>
</comp>

<comp id="463" class="1004" name="write_ln90_write_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/250 "/>
</bind>
</comp>

<comp id="470" class="1004" name="compression_buffer_addr_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="9" slack="0"/>
<pin id="474" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/2 store_ln155/13 compression_buffer_load/62 "/>
</bind>
</comp>

<comp id="483" class="1004" name="delay_buffer_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="17" slack="0"/>
<pin id="487" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="17" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/3 delay_buffer_load/151 store_ln204/161 "/>
</bind>
</comp>

<comp id="496" class="1004" name="wah_values_buffer_addr_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln217/198 r_V_46/246 "/>
</bind>
</comp>

<comp id="509" class="1004" name="compression_buffer_addr_1_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="lpf_coefficients_addr_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="9" slack="0"/>
<pin id="520" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lpf_coefficients_addr/48 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="3" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lpf_coefficients_load/48 "/>
</bind>
</comp>

<comp id="529" class="1004" name="compression_buffer_addr_2_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="9" slack="0"/>
<pin id="533" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr_2/62 "/>
</bind>
</comp>

<comp id="536" class="1004" name="delay_buffer_addr_1_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="17" slack="0"/>
<pin id="540" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/151 "/>
</bind>
</comp>

<comp id="543" class="1004" name="delay_buffer_addr_2_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_2/161 "/>
</bind>
</comp>

<comp id="550" class="1004" name="wah_values_buffer_addr_1_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr_1/198 "/>
</bind>
</comp>

<comp id="557" class="1004" name="wah_values_buffer_addr_2_gep_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr_2/246 "/>
</bind>
</comp>

<comp id="564" class="1005" name="axilite_out_local_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="57"/>
<pin id="566" dir="1" index="1" bw="32" slack="57"/>
</pin_list>
<bind>
<opset="axilite_out_local_1 (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="axilite_out_local_1_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="32" slack="2"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="4" bw="32" slack="2"/>
<pin id="573" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="6" bw="32" slack="2"/>
<pin id="575" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="8" bw="32" slack="57"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_1/11 "/>
</bind>
</comp>

<comp id="578" class="1005" name="empty_79_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="35"/>
<pin id="580" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="empty_79 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="empty_79_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="32" slack="2"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="4" bw="32" slack="2"/>
<pin id="587" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="6" bw="32" slack="2"/>
<pin id="589" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="8" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_79/11 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_int_6_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_6 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_int_6_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="4" bw="32" slack="0"/>
<pin id="601" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="32" slack="2"/>
<pin id="603" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_6/11 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="1"/>
<pin id="608" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="i_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="1" slack="1"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/48 "/>
</bind>
</comp>

<comp id="617" class="1005" name="empty_80_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 (phireg) "/>
</bind>
</comp>

<comp id="621" class="1004" name="empty_80_phi_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="1" slack="1"/>
<pin id="625" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_80/48 "/>
</bind>
</comp>

<comp id="629" class="1005" name="axilite_out_local_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="45"/>
<pin id="631" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="axilite_out_local_2 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="axilite_out_local_2_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="57"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="32" slack="22"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="4" bw="32" slack="22"/>
<pin id="638" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="6" bw="32" slack="22"/>
<pin id="640" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="8" bw="32" slack="22"/>
<pin id="642" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="10" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_2/96 "/>
</bind>
</comp>

<comp id="646" class="1005" name="empty_82_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="45"/>
<pin id="648" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="empty_82 (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="empty_82_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="57"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="32" slack="22"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="0" index="4" bw="32" slack="22"/>
<pin id="655" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="656" dir="0" index="6" bw="32" slack="22"/>
<pin id="657" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="658" dir="0" index="8" bw="32" slack="22"/>
<pin id="659" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="10" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_82/96 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_int_3_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="45"/>
<pin id="665" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="tmp_int_3 (phireg) "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_int_3_phi_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="57"/>
<pin id="668" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="669" dir="0" index="2" bw="32" slack="1"/>
<pin id="670" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="4" bw="32" slack="57"/>
<pin id="672" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="6" bw="32" slack="1"/>
<pin id="674" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="8" bw="32" slack="57"/>
<pin id="676" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="10" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_3/96 "/>
</bind>
</comp>

<comp id="682" class="1005" name="axilite_out_local_3_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="74"/>
<pin id="684" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opset="axilite_out_local_3 (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="axilite_out_local_3_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="45"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="4" bw="32" slack="74"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_3/161 "/>
</bind>
</comp>

<comp id="693" class="1005" name="empty_83_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="72"/>
<pin id="695" dir="1" index="1" bw="32" slack="72"/>
</pin_list>
<bind>
<opset="empty_83 (phireg) "/>
</bind>
</comp>

<comp id="696" class="1004" name="empty_83_phi_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="45"/>
<pin id="698" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="32" slack="0"/>
<pin id="700" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="4" bw="32" slack="72"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_83/161 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_int_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="37"/>
<pin id="706" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="tmp_int (phireg) "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_int_phi_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="45"/>
<pin id="710" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="711" dir="0" index="2" bw="32" slack="0"/>
<pin id="712" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="713" dir="1" index="4" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int/161 "/>
</bind>
</comp>

<comp id="716" class="1005" name="i_7_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="1"/>
<pin id="718" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="720" class="1004" name="i_7_phi_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="723" dir="0" index="2" bw="1" slack="1"/>
<pin id="724" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="725" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/234 "/>
</bind>
</comp>

<comp id="727" class="1005" name="result_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2 (phireg) "/>
</bind>
</comp>

<comp id="731" class="1004" name="result_2_phi_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="734" dir="0" index="2" bw="1" slack="1"/>
<pin id="735" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="736" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_2/234 "/>
</bind>
</comp>

<comp id="739" class="1005" name="axilite_out_local_4_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="741" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="axilite_out_local_4 (phireg) "/>
</bind>
</comp>

<comp id="742" class="1004" name="axilite_out_local_4_phi_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="74"/>
<pin id="744" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="745" dir="0" index="2" bw="32" slack="2"/>
<pin id="746" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_4/250 "/>
</bind>
</comp>

<comp id="750" class="1005" name="empty_86_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="752" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_86 (phireg) "/>
</bind>
</comp>

<comp id="753" class="1004" name="empty_86_phi_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="74"/>
<pin id="755" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="756" dir="0" index="2" bw="32" slack="2"/>
<pin id="757" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="758" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_86/250 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_int_7_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_7 (phireg) "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_int_7_phi_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="74"/>
<pin id="766" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="767" dir="0" index="2" bw="32" slack="1"/>
<pin id="768" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="769" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_7/250 "/>
</bind>
</comp>

<comp id="774" class="1004" name="grp_sin_or_cos_double_s_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="0"/>
<pin id="776" dir="0" index="1" bw="64" slack="1"/>
<pin id="777" dir="0" index="2" bw="256" slack="0"/>
<pin id="778" dir="0" index="3" bw="59" slack="0"/>
<pin id="779" dir="0" index="4" bw="52" slack="0"/>
<pin id="780" dir="0" index="5" bw="44" slack="0"/>
<pin id="781" dir="0" index="6" bw="33" slack="0"/>
<pin id="782" dir="0" index="7" bw="25" slack="0"/>
<pin id="783" dir="1" index="8" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/207 "/>
</bind>
</comp>

<comp id="791" class="1004" name="grp_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="0" index="1" bw="32" slack="1"/>
<pin id="794" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/71 "/>
</bind>
</comp>

<comp id="795" class="1004" name="grp_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="0" index="1" bw="32" slack="1"/>
<pin id="798" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/68 dc_2/92 dc_1/113 dc_3/157 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="44"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="compression_factor_1/80 compression_factor/101 "/>
</bind>
</comp>

<comp id="803" class="1004" name="grp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv18_i/5 conv_i/64 conv8_i/67 conv31_i/76 conv33_i/88 conv19_i/97 conv20_i/109 conv_i1/153 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="4"/>
<pin id="808" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv30_i/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="grp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="1"/>
<pin id="813" dir="0" index="1" bw="64" slack="0"/>
<pin id="814" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add5_i/214 "/>
</bind>
</comp>

<comp id="816" class="1004" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="1"/>
<pin id="818" dir="0" index="1" bw="64" slack="0"/>
<pin id="819" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1_i/166 mul3_i/171 mul4_i/209 dc_4/219 "/>
</bind>
</comp>

<comp id="823" class="1004" name="grp_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="1"/>
<pin id="825" dir="0" index="1" bw="64" slack="0"/>
<pin id="826" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/176 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2_i/4 conv_i2/161 "/>
</bind>
</comp>

<comp id="831" class="1005" name="reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i conv8_i conv31_i conv33_i conv19_i conv20_i conv_i1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i dc_2 dc_1 dc_3 "/>
</bind>
</comp>

<comp id="843" class="1005" name="reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor_1 compression_factor "/>
</bind>
</comp>

<comp id="848" class="1005" name="reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i mul3_i mul4_i dc_4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln23_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="1" index="1" bw="1" slack="112"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="store_ln60_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="9" slack="0"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_load_load_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="1"/>
<pin id="866" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_cast_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="9" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="exitcond3588_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="9" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3588/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="empty_70_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="store_ln0_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="0" index="1" bw="9" slack="1"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln0_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="17" slack="0"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_load85_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="17" slack="1"/>
<pin id="896" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load85/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_cast5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="17" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="exitcond3535_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="17" slack="0"/>
<pin id="904" dir="0" index="1" bw="17" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3535/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="empty_73_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="17" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_73/3 "/>
</bind>
</comp>

<comp id="914" class="1004" name="store_ln0_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="17" slack="0"/>
<pin id="916" dir="0" index="1" bw="17" slack="1"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln0_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="7" slack="0"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_load86_load_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="1"/>
<pin id="926" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load86/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_cast6_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="exitcond3524_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="0"/>
<pin id="934" dir="0" index="1" bw="6" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3524/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="empty_76_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_76/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="store_ln0_store_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="0"/>
<pin id="946" dir="0" index="1" bw="7" slack="1"/>
<pin id="947" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="3"/>
<pin id="952" dir="0" index="2" bw="3" slack="0"/>
<pin id="953" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_11_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="3"/>
<pin id="959" dir="0" index="2" bw="3" slack="0"/>
<pin id="960" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_13_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="3"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="64"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="store_ln83_store_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln83_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="980" class="1004" name="store_ln83_store_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="store_ln83_store_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln83_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="store_ln83_store_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="0"/>
<pin id="998" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="negative_threshold_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="7"/>
<pin id="1003" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="conv7_i_i_i_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="7"/>
<pin id="1007" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_i/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="current_sample_2_load_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="5"/>
<pin id="1010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_sample_2/9 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_load87_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="5"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load87/9 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="axilite_out_local_0_load_load_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="5"/>
<pin id="1016" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axilite_out_local_0_load/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_data_V_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="54" slack="0"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/9 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_keep_V_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="54" slack="0"/>
<pin id="1023" dir="1" index="1" bw="4" slack="178"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/9 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_strb_V_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="54" slack="0"/>
<pin id="1027" dir="1" index="1" bw="4" slack="178"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_user_V_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="54" slack="0"/>
<pin id="1031" dir="1" index="1" bw="2" slack="178"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/9 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_last_V_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="54" slack="0"/>
<pin id="1035" dir="1" index="1" bw="1" slack="178"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_id_V_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="54" slack="0"/>
<pin id="1039" dir="1" index="1" bw="5" slack="178"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/9 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_dest_V_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="54" slack="0"/>
<pin id="1043" dir="1" index="1" bw="6" slack="178"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="current_sample_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="32" slack="178"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sample/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="or_ln90_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="0" index="1" bw="5" slack="0"/>
<pin id="1054" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/9 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="icmp_ln135_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="0"/>
<pin id="1059" dir="0" index="1" bw="32" slack="8"/>
<pin id="1060" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/9 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="icmp_ln137_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="0" index="1" bw="32" slack="1"/>
<pin id="1065" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/9 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_V_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="8"/>
<pin id="1070" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="r_V_21_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="8"/>
<pin id="1075" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln1317_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/10 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="r_V_49_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="2"/>
<pin id="1083" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_49/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="ret_V_9_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="40" slack="0"/>
<pin id="1088" dir="0" index="2" bw="4" slack="0"/>
<pin id="1089" dir="0" index="3" bw="7" slack="0"/>
<pin id="1090" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9_cast/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="trunc_ln1049_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="40" slack="0"/>
<pin id="1097" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_1/10 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="icmp_ln1049_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="7" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/10 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="p_Result_28_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="40" slack="1"/>
<pin id="1108" dir="0" index="2" bw="7" slack="0"/>
<pin id="1109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/11 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="ret_V_10_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="select_ln1048_1_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="0" index="1" bw="32" slack="1"/>
<pin id="1120" dir="0" index="2" bw="32" slack="0"/>
<pin id="1121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_1/11 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="ret_V_11_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="32" slack="0"/>
<pin id="1126" dir="0" index="2" bw="32" slack="1"/>
<pin id="1127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_11/11 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="result_1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="10"/>
<pin id="1133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/11 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="p_Result_s_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="40" slack="1"/>
<pin id="1139" dir="0" index="2" bw="7" slack="0"/>
<pin id="1140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="ret_V_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="select_ln1048_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="0" index="1" bw="32" slack="1"/>
<pin id="1151" dir="0" index="2" bw="32" slack="0"/>
<pin id="1152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/11 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="ret_V_9_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="32" slack="0"/>
<pin id="1157" dir="0" index="2" bw="32" slack="1"/>
<pin id="1158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_9/11 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="result_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="32" slack="10"/>
<pin id="1164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/11 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="compression_buffer_index_load_load_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="7"/>
<pin id="1169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compression_buffer_index_load/11 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln156_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/11 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="grp_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="0" index="1" bw="10" slack="0"/>
<pin id="1179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="compression_buffer_index_1/11 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln1317_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="r_V_48_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="0"/>
<pin id="1187" dir="0" index="1" bw="8" slack="2"/>
<pin id="1188" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_48/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="ret_V_cast_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="40" slack="0"/>
<pin id="1193" dir="0" index="2" bw="4" slack="0"/>
<pin id="1194" dir="0" index="3" bw="7" slack="0"/>
<pin id="1195" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/12 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="trunc_ln1049_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="40" slack="0"/>
<pin id="1202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/12 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="icmp_ln1049_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="7" slack="0"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/12 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_17_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="1"/>
<pin id="1213" dir="0" index="2" bw="6" slack="0"/>
<pin id="1214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sub_ln151_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="32" slack="1"/>
<pin id="1221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln151/13 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="abs_in_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="32" slack="0"/>
<pin id="1227" dir="0" index="2" bw="32" slack="1"/>
<pin id="1228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_in_1/13 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln155_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/13 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="or_ln95_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="35"/>
<pin id="1239" dir="0" index="1" bw="4" slack="0"/>
<pin id="1240" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/47 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="trunc_ln61_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="10" slack="0"/>
<pin id="1245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/47 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln61_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="10" slack="0"/>
<pin id="1249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/47 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln159_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="9" slack="0"/>
<pin id="1253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/48 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln159_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="9" slack="0"/>
<pin id="1258" dir="0" index="1" bw="8" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/48 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="add_ln159_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="9" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/48 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln161_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="9" slack="0"/>
<pin id="1270" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/48 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="add_ln161_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="9" slack="0"/>
<pin id="1274" dir="0" index="1" bw="10" slack="1"/>
<pin id="1275" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/48 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="grp_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="11" slack="0"/>
<pin id="1279" dir="0" index="1" bw="10" slack="0"/>
<pin id="1280" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="coeff_index/48 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="icmp_ln165_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1285" dir="0" index="1" bw="10" slack="0"/>
<pin id="1286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/48 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="current_level_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="32" slack="46"/>
<pin id="1291" dir="0" index="2" bw="32" slack="0"/>
<pin id="1292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_level/48 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="icmp_ln173_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="0"/>
<pin id="1297" dir="0" index="1" bw="32" slack="46"/>
<pin id="1298" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/48 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="icmp_ln183_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/48 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="icmp_ln182_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="0" index="1" bw="32" slack="46"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/48 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="icmp_ln182_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="0" index="1" bw="32" slack="46"/>
<pin id="1314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182_1/48 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="and_ln182_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182/48 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="and_ln182_1_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="0"/>
<pin id="1325" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182_1/48 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="store_ln182_store_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="10" slack="1"/>
<pin id="1330" dir="0" index="1" bw="32" slack="43"/>
<pin id="1331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/48 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="store_ln186_store_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="10" slack="1"/>
<pin id="1334" dir="0" index="1" bw="32" slack="43"/>
<pin id="1335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/48 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="store_ln174_store_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="10" slack="1"/>
<pin id="1338" dir="0" index="1" bw="32" slack="43"/>
<pin id="1339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/48 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="store_ln178_store_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="10" slack="1"/>
<pin id="1342" dir="0" index="1" bw="32" slack="43"/>
<pin id="1343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/48 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="trunc_ln162_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="9" slack="0"/>
<pin id="1346" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162/62 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="zext_ln162_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="9" slack="0"/>
<pin id="1350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/62 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="data_V_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/75 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="p_Result_45_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="0"/>
<pin id="1359" dir="0" index="2" bw="6" slack="0"/>
<pin id="1360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_45/75 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="xs_exp_V_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="0" index="2" bw="6" slack="0"/>
<pin id="1368" dir="0" index="3" bw="6" slack="0"/>
<pin id="1369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/75 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="p_Result_46_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="0"/>
<pin id="1376" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_46/75 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="mantissa_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="25" slack="0"/>
<pin id="1380" dir="0" index="1" bw="1" slack="0"/>
<pin id="1381" dir="0" index="2" bw="23" slack="0"/>
<pin id="1382" dir="0" index="3" bw="1" slack="0"/>
<pin id="1383" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/75 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="zext_ln15_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="25" slack="0"/>
<pin id="1390" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/75 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="zext_ln346_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="0"/>
<pin id="1394" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/75 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="add_ln346_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="0"/>
<pin id="1398" dir="0" index="1" bw="8" slack="0"/>
<pin id="1399" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/75 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="isNeg_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="0"/>
<pin id="1404" dir="0" index="1" bw="9" slack="0"/>
<pin id="1405" dir="0" index="2" bw="5" slack="0"/>
<pin id="1406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/75 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="sub_ln1512_3_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="0"/>
<pin id="1412" dir="0" index="1" bw="8" slack="0"/>
<pin id="1413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_3/75 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="sext_ln1512_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="0"/>
<pin id="1418" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/75 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="ush_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="0"/>
<pin id="1423" dir="0" index="2" bw="9" slack="0"/>
<pin id="1424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/75 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="sext_ln1488_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="9" slack="0"/>
<pin id="1430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/75 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="zext_ln1488_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="9" slack="0"/>
<pin id="1434" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/75 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="r_V_35_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="25" slack="0"/>
<pin id="1438" dir="0" index="1" bw="32" slack="0"/>
<pin id="1439" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_35/75 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="r_V_36_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="25" slack="0"/>
<pin id="1444" dir="0" index="1" bw="32" slack="0"/>
<pin id="1445" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_36/75 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="tmp_22_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="1" slack="0"/>
<pin id="1450" dir="0" index="1" bw="79" slack="0"/>
<pin id="1451" dir="0" index="2" bw="6" slack="0"/>
<pin id="1452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/75 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="zext_ln818_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="0"/>
<pin id="1458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/75 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="tmp_6_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="0"/>
<pin id="1462" dir="0" index="1" bw="79" slack="0"/>
<pin id="1463" dir="0" index="2" bw="6" slack="0"/>
<pin id="1464" dir="0" index="3" bw="7" slack="0"/>
<pin id="1465" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/75 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="val_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="0"/>
<pin id="1472" dir="0" index="1" bw="1" slack="0"/>
<pin id="1473" dir="0" index="2" bw="32" slack="0"/>
<pin id="1474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/75 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="result_V_2_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="0"/>
<pin id="1480" dir="0" index="1" bw="32" slack="0"/>
<pin id="1481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/75 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="result_V_18_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="0" index="1" bw="32" slack="0"/>
<pin id="1487" dir="0" index="2" bw="32" slack="0"/>
<pin id="1488" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_18/75 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="data_V_2_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/95 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="p_Result_49_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="0"/>
<pin id="1498" dir="0" index="1" bw="32" slack="0"/>
<pin id="1499" dir="0" index="2" bw="6" slack="0"/>
<pin id="1500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_49/95 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="xs_exp_V_2_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="8" slack="0"/>
<pin id="1506" dir="0" index="1" bw="32" slack="0"/>
<pin id="1507" dir="0" index="2" bw="6" slack="0"/>
<pin id="1508" dir="0" index="3" bw="6" slack="0"/>
<pin id="1509" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_2/95 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="p_Result_50_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="0"/>
<pin id="1516" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_50/95 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="mantissa_2_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="25" slack="0"/>
<pin id="1520" dir="0" index="1" bw="1" slack="0"/>
<pin id="1521" dir="0" index="2" bw="23" slack="0"/>
<pin id="1522" dir="0" index="3" bw="1" slack="0"/>
<pin id="1523" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/95 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="zext_ln15_2_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="25" slack="0"/>
<pin id="1530" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/95 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="zext_ln346_2_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="8" slack="0"/>
<pin id="1534" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_2/95 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="add_ln346_2_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="0"/>
<pin id="1538" dir="0" index="1" bw="8" slack="0"/>
<pin id="1539" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_2/95 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="isNeg_3_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="0"/>
<pin id="1544" dir="0" index="1" bw="9" slack="0"/>
<pin id="1545" dir="0" index="2" bw="5" slack="0"/>
<pin id="1546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/95 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="sub_ln1512_5_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="8" slack="0"/>
<pin id="1552" dir="0" index="1" bw="8" slack="0"/>
<pin id="1553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_5/95 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="sext_ln1512_2_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="0"/>
<pin id="1558" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/95 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="ush_3_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="0"/>
<pin id="1562" dir="0" index="1" bw="8" slack="0"/>
<pin id="1563" dir="0" index="2" bw="9" slack="0"/>
<pin id="1564" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/95 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="sext_ln1488_2_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="9" slack="0"/>
<pin id="1570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/95 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="zext_ln1488_3_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="9" slack="0"/>
<pin id="1574" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/95 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="r_V_40_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="25" slack="0"/>
<pin id="1578" dir="0" index="1" bw="32" slack="0"/>
<pin id="1579" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_40/95 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="r_V_41_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="25" slack="0"/>
<pin id="1584" dir="0" index="1" bw="32" slack="0"/>
<pin id="1585" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_41/95 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="tmp_30_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="0"/>
<pin id="1590" dir="0" index="1" bw="79" slack="0"/>
<pin id="1591" dir="0" index="2" bw="6" slack="0"/>
<pin id="1592" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/95 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="zext_ln818_2_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="0"/>
<pin id="1598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/95 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="tmp_s_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="0"/>
<pin id="1602" dir="0" index="1" bw="79" slack="0"/>
<pin id="1603" dir="0" index="2" bw="6" slack="0"/>
<pin id="1604" dir="0" index="3" bw="7" slack="0"/>
<pin id="1605" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/95 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="val_2_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="0"/>
<pin id="1612" dir="0" index="1" bw="1" slack="0"/>
<pin id="1613" dir="0" index="2" bw="32" slack="0"/>
<pin id="1614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/95 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="result_V_8_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="1" slack="0"/>
<pin id="1620" dir="0" index="1" bw="32" slack="0"/>
<pin id="1621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/95 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="result_V_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="1" slack="0"/>
<pin id="1626" dir="0" index="1" bw="32" slack="0"/>
<pin id="1627" dir="0" index="2" bw="32" slack="0"/>
<pin id="1628" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/95 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="delay_buffer_index_load_load_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="64"/>
<pin id="1634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_buffer_index_load/96 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="sub_ln201_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="0"/>
<pin id="1637" dir="0" index="1" bw="32" slack="67"/>
<pin id="1638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln201/96 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="grp_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="0"/>
<pin id="1642" dir="0" index="1" bw="18" slack="0"/>
<pin id="1643" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln201/96 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="data_V_1_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/116 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="p_Result_47_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="0"/>
<pin id="1652" dir="0" index="1" bw="32" slack="0"/>
<pin id="1653" dir="0" index="2" bw="6" slack="0"/>
<pin id="1654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/116 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="xs_exp_V_1_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="8" slack="0"/>
<pin id="1660" dir="0" index="1" bw="32" slack="0"/>
<pin id="1661" dir="0" index="2" bw="6" slack="0"/>
<pin id="1662" dir="0" index="3" bw="6" slack="0"/>
<pin id="1663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/116 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="p_Result_48_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="0"/>
<pin id="1670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_48/116 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="mantissa_1_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="25" slack="0"/>
<pin id="1674" dir="0" index="1" bw="1" slack="0"/>
<pin id="1675" dir="0" index="2" bw="23" slack="0"/>
<pin id="1676" dir="0" index="3" bw="1" slack="0"/>
<pin id="1677" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/116 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="zext_ln15_1_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="25" slack="0"/>
<pin id="1684" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/116 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="zext_ln346_1_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="8" slack="0"/>
<pin id="1688" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/116 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="add_ln346_1_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="8" slack="0"/>
<pin id="1692" dir="0" index="1" bw="8" slack="0"/>
<pin id="1693" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/116 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="isNeg_2_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="1" slack="0"/>
<pin id="1698" dir="0" index="1" bw="9" slack="0"/>
<pin id="1699" dir="0" index="2" bw="5" slack="0"/>
<pin id="1700" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/116 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="sub_ln1512_4_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="0"/>
<pin id="1706" dir="0" index="1" bw="8" slack="0"/>
<pin id="1707" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_4/116 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="sext_ln1512_1_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="0"/>
<pin id="1712" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/116 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="ush_2_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="0"/>
<pin id="1716" dir="0" index="1" bw="8" slack="0"/>
<pin id="1717" dir="0" index="2" bw="9" slack="0"/>
<pin id="1718" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/116 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="sext_ln1488_1_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="9" slack="0"/>
<pin id="1724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/116 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="zext_ln1488_2_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="9" slack="0"/>
<pin id="1728" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/116 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="r_V_38_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="25" slack="0"/>
<pin id="1732" dir="0" index="1" bw="32" slack="0"/>
<pin id="1733" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_38/116 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="r_V_39_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="25" slack="0"/>
<pin id="1738" dir="0" index="1" bw="32" slack="0"/>
<pin id="1739" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_39/116 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="tmp_26_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="1" slack="0"/>
<pin id="1744" dir="0" index="1" bw="79" slack="0"/>
<pin id="1745" dir="0" index="2" bw="6" slack="0"/>
<pin id="1746" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/116 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="zext_ln818_1_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="0"/>
<pin id="1752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/116 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="tmp_9_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="32" slack="0"/>
<pin id="1756" dir="0" index="1" bw="79" slack="0"/>
<pin id="1757" dir="0" index="2" bw="6" slack="0"/>
<pin id="1758" dir="0" index="3" bw="7" slack="0"/>
<pin id="1759" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/116 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="val_1_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="1" slack="0"/>
<pin id="1766" dir="0" index="1" bw="1" slack="0"/>
<pin id="1767" dir="0" index="2" bw="32" slack="0"/>
<pin id="1768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/116 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="result_V_7_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="0" index="1" bw="32" slack="0"/>
<pin id="1775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_7/116 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="result_V_19_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="1" slack="0"/>
<pin id="1780" dir="0" index="1" bw="32" slack="0"/>
<pin id="1781" dir="0" index="2" bw="32" slack="0"/>
<pin id="1782" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_19/116 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="add_ln205_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1788" dir="0" index="1" bw="1" slack="0"/>
<pin id="1789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/126 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="grp_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="32" slack="0"/>
<pin id="1793" dir="0" index="1" bw="18" slack="0"/>
<pin id="1794" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="delay_buffer_index_1/126 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="trunc_ln201_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="17" slack="0"/>
<pin id="1799" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201/151 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="zext_ln201_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="17" slack="0"/>
<pin id="1803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln201/151 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="data_V_3_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="32" slack="1"/>
<pin id="1808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/160 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="xs_exp_V_4_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="8" slack="0"/>
<pin id="1812" dir="0" index="1" bw="32" slack="0"/>
<pin id="1813" dir="0" index="2" bw="6" slack="0"/>
<pin id="1814" dir="0" index="3" bw="6" slack="0"/>
<pin id="1815" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_4/160 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="p_Result_52_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="32" slack="0"/>
<pin id="1822" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_52/160 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="mantissa_3_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="25" slack="0"/>
<pin id="1826" dir="0" index="1" bw="1" slack="0"/>
<pin id="1827" dir="0" index="2" bw="23" slack="0"/>
<pin id="1828" dir="0" index="3" bw="1" slack="0"/>
<pin id="1829" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/160 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="zext_ln15_3_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="25" slack="0"/>
<pin id="1836" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/160 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="zext_ln346_3_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="8" slack="0"/>
<pin id="1840" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_3/160 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="add_ln346_3_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="8" slack="0"/>
<pin id="1844" dir="0" index="1" bw="8" slack="0"/>
<pin id="1845" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_3/160 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="isNeg_4_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="0"/>
<pin id="1850" dir="0" index="1" bw="9" slack="0"/>
<pin id="1851" dir="0" index="2" bw="5" slack="0"/>
<pin id="1852" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_4/160 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="sub_ln1512_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="8" slack="0"/>
<pin id="1858" dir="0" index="1" bw="8" slack="0"/>
<pin id="1859" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/160 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="sext_ln1512_3_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="8" slack="0"/>
<pin id="1864" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_3/160 "/>
</bind>
</comp>

<comp id="1866" class="1004" name="ush_4_fu_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="1" slack="0"/>
<pin id="1868" dir="0" index="1" bw="8" slack="0"/>
<pin id="1869" dir="0" index="2" bw="9" slack="0"/>
<pin id="1870" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_4/160 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="sext_ln1488_3_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="9" slack="0"/>
<pin id="1876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_3/160 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="zext_ln1488_4_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="9" slack="0"/>
<pin id="1880" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_4/160 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="r_V_42_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="25" slack="0"/>
<pin id="1884" dir="0" index="1" bw="32" slack="0"/>
<pin id="1885" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_42/160 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="r_V_43_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="25" slack="0"/>
<pin id="1890" dir="0" index="1" bw="32" slack="0"/>
<pin id="1891" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_43/160 "/>
</bind>
</comp>

<comp id="1894" class="1004" name="tmp_34_fu_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="1" slack="0"/>
<pin id="1896" dir="0" index="1" bw="79" slack="0"/>
<pin id="1897" dir="0" index="2" bw="6" slack="0"/>
<pin id="1898" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/160 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="zext_ln818_3_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="1" slack="0"/>
<pin id="1904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_3/160 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="tmp_3_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="32" slack="0"/>
<pin id="1908" dir="0" index="1" bw="79" slack="0"/>
<pin id="1909" dir="0" index="2" bw="6" slack="0"/>
<pin id="1910" dir="0" index="3" bw="7" slack="0"/>
<pin id="1911" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/160 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="val_3_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="1" slack="0"/>
<pin id="1918" dir="0" index="1" bw="1" slack="0"/>
<pin id="1919" dir="0" index="2" bw="32" slack="0"/>
<pin id="1920" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/160 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="or_ln100_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="32" slack="45"/>
<pin id="1926" dir="0" index="1" bw="3" slack="0"/>
<pin id="1927" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/161 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="p_Result_51_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="1" slack="0"/>
<pin id="1934" dir="0" index="1" bw="32" slack="1"/>
<pin id="1935" dir="0" index="2" bw="6" slack="0"/>
<pin id="1936" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_51/161 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="result_V_13_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="1" slack="0"/>
<pin id="1941" dir="0" index="1" bw="32" slack="1"/>
<pin id="1942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_13/161 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="result_V_20_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="1" slack="0"/>
<pin id="1946" dir="0" index="1" bw="32" slack="0"/>
<pin id="1947" dir="0" index="2" bw="32" slack="1"/>
<pin id="1948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_20/161 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="output_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="32" slack="0"/>
<pin id="1953" dir="0" index="1" bw="32" slack="45"/>
<pin id="1954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output/161 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="zext_ln204_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/161 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="store_ln102_store_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="18" slack="0"/>
<pin id="1965" dir="0" index="1" bw="32" slack="109"/>
<pin id="1966" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/161 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="shl_ln221_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1970" dir="0" index="1" bw="1" slack="0"/>
<pin id="1971" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln221/161 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="wah_buffer_index_load_load_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="32" slack="146"/>
<pin id="1976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wah_buffer_index_load/198 "/>
</bind>
</comp>

<comp id="1977" class="1004" name="zext_ln217_fu_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="32" slack="0"/>
<pin id="1979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/198 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="add_ln218_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="32" slack="0"/>
<pin id="1984" dir="0" index="1" bw="1" slack="0"/>
<pin id="1985" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/198 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="grp_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="32" slack="0"/>
<pin id="1990" dir="0" index="1" bw="8" slack="0"/>
<pin id="1991" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="wah_buffer_index_1/198 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="data_V_4_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="64" slack="1"/>
<pin id="1996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_4/224 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="p_Result_53_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="0"/>
<pin id="2000" dir="0" index="1" bw="64" slack="0"/>
<pin id="2001" dir="0" index="2" bw="7" slack="0"/>
<pin id="2002" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_53/224 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="xs_exp_V_5_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="11" slack="0"/>
<pin id="2008" dir="0" index="1" bw="64" slack="0"/>
<pin id="2009" dir="0" index="2" bw="7" slack="0"/>
<pin id="2010" dir="0" index="3" bw="7" slack="0"/>
<pin id="2011" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_5/224 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="p_Result_54_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="64" slack="0"/>
<pin id="2018" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_54/224 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="mantissa_4_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="54" slack="0"/>
<pin id="2022" dir="0" index="1" bw="1" slack="0"/>
<pin id="2023" dir="0" index="2" bw="52" slack="0"/>
<pin id="2024" dir="0" index="3" bw="1" slack="0"/>
<pin id="2025" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_4/224 "/>
</bind>
</comp>

<comp id="2030" class="1004" name="zext_ln15_4_fu_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="54" slack="0"/>
<pin id="2032" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/224 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="zext_ln515_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="11" slack="0"/>
<pin id="2036" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/224 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="add_ln515_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="11" slack="0"/>
<pin id="2040" dir="0" index="1" bw="11" slack="0"/>
<pin id="2041" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/224 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="isNeg_5_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="1" slack="0"/>
<pin id="2046" dir="0" index="1" bw="12" slack="0"/>
<pin id="2047" dir="0" index="2" bw="5" slack="0"/>
<pin id="2048" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_5/224 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="sub_ln1512_2_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="11" slack="0"/>
<pin id="2054" dir="0" index="1" bw="11" slack="0"/>
<pin id="2055" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/224 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="sext_ln1512_4_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="11" slack="0"/>
<pin id="2060" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_4/224 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="ush_5_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="11" slack="0"/>
<pin id="2065" dir="0" index="2" bw="12" slack="0"/>
<pin id="2066" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_5/224 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="sext_ln1488_4_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="12" slack="0"/>
<pin id="2072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_4/224 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="zext_ln1488_5_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="12" slack="0"/>
<pin id="2076" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_5/224 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="r_V_44_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="54" slack="0"/>
<pin id="2080" dir="0" index="1" bw="32" slack="0"/>
<pin id="2081" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_44/224 "/>
</bind>
</comp>

<comp id="2084" class="1004" name="r_V_45_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="54" slack="0"/>
<pin id="2086" dir="0" index="1" bw="32" slack="0"/>
<pin id="2087" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_45/224 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="tmp_38_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="1" slack="0"/>
<pin id="2092" dir="0" index="1" bw="137" slack="0"/>
<pin id="2093" dir="0" index="2" bw="7" slack="0"/>
<pin id="2094" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/224 "/>
</bind>
</comp>

<comp id="2098" class="1004" name="zext_ln818_4_fu_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="1" slack="0"/>
<pin id="2100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_4/224 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="tmp_4_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="32" slack="0"/>
<pin id="2104" dir="0" index="1" bw="137" slack="0"/>
<pin id="2105" dir="0" index="2" bw="7" slack="0"/>
<pin id="2106" dir="0" index="3" bw="8" slack="0"/>
<pin id="2107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/224 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="val_4_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="1" slack="0"/>
<pin id="2114" dir="0" index="1" bw="1" slack="0"/>
<pin id="2115" dir="0" index="2" bw="32" slack="0"/>
<pin id="2116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_4/224 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="result_V_16_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="1" slack="0"/>
<pin id="2122" dir="0" index="1" bw="32" slack="0"/>
<pin id="2123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_16/224 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="result_V_21_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="1" slack="0"/>
<pin id="2128" dir="0" index="1" bw="32" slack="0"/>
<pin id="2129" dir="0" index="2" bw="32" slack="0"/>
<pin id="2130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_21/224 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="sext_ln226_1_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="32" slack="1"/>
<pin id="2136" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226_1/225 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="mul_ln226_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="32" slack="0"/>
<pin id="2139" dir="0" index="1" bw="9" slack="0"/>
<pin id="2140" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln226/225 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="sext_ln226_2_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="41" slack="1"/>
<pin id="2145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226_2/226 "/>
</bind>
</comp>

<comp id="2146" class="1004" name="add_ln226_fu_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="41" slack="0"/>
<pin id="2148" dir="0" index="1" bw="64" slack="177"/>
<pin id="2149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/226 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="trunc_ln_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="63" slack="0"/>
<pin id="2153" dir="0" index="1" bw="64" slack="0"/>
<pin id="2154" dir="0" index="2" bw="1" slack="0"/>
<pin id="2155" dir="0" index="3" bw="7" slack="0"/>
<pin id="2156" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/226 "/>
</bind>
</comp>

<comp id="2161" class="1004" name="sext_ln226_fu_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="63" slack="0"/>
<pin id="2163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226/226 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="gmem_addr_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="16" slack="0"/>
<pin id="2167" dir="0" index="1" bw="63" slack="0"/>
<pin id="2168" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/226 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="or_ln105_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="32" slack="72"/>
<pin id="2173" dir="0" index="1" bw="1" slack="0"/>
<pin id="2174" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/233 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="trunc_ln73_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="8" slack="0"/>
<pin id="2179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/233 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="sext_ln73_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="8" slack="0"/>
<pin id="2183" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/233 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="icmp_ln226_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="7" slack="0"/>
<pin id="2187" dir="0" index="1" bw="6" slack="0"/>
<pin id="2188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/234 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="add_ln226_1_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="7" slack="0"/>
<pin id="2193" dir="0" index="1" bw="1" slack="0"/>
<pin id="2194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226_1/234 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="zext_ln228_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="7" slack="0"/>
<pin id="2199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/234 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="sub_ln228_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="8" slack="1"/>
<pin id="2203" dir="0" index="1" bw="7" slack="0"/>
<pin id="2204" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228/234 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="grp_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="9" slack="0"/>
<pin id="2208" dir="0" index="1" bw="8" slack="0"/>
<pin id="2209" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="coeff_index_1/234 "/>
</bind>
</comp>

<comp id="2212" class="1004" name="store_ln218_store_fu_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="8" slack="1"/>
<pin id="2214" dir="0" index="1" bw="32" slack="182"/>
<pin id="2215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/234 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="trunc_ln229_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="7" slack="0"/>
<pin id="2218" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln229/246 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="zext_ln229_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="7" slack="0"/>
<pin id="2222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/246 "/>
</bind>
</comp>

<comp id="2225" class="1004" name="sext_ln1317_2_fu_2225">
<pin_list>
<pin id="2226" dir="0" index="0" bw="32" slack="1"/>
<pin id="2227" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_2/248 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="sext_ln1319_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="16" slack="1"/>
<pin id="2230" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/248 "/>
</bind>
</comp>

<comp id="2231" class="1004" name="r_V_50_fu_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="32" slack="0"/>
<pin id="2233" dir="0" index="1" bw="16" slack="0"/>
<pin id="2234" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50/248 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="ret_V_12_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="16" slack="0"/>
<pin id="2239" dir="0" index="1" bw="48" slack="0"/>
<pin id="2240" dir="0" index="2" bw="7" slack="0"/>
<pin id="2241" dir="0" index="3" bw="7" slack="0"/>
<pin id="2242" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_12/248 "/>
</bind>
</comp>

<comp id="2247" class="1004" name="trunc_ln1049_2_fu_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="48" slack="0"/>
<pin id="2249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_2/248 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="p_Result_44_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="1" slack="0"/>
<pin id="2253" dir="0" index="1" bw="48" slack="1"/>
<pin id="2254" dir="0" index="2" bw="7" slack="0"/>
<pin id="2255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_44/249 "/>
</bind>
</comp>

<comp id="2258" class="1004" name="icmp_ln1049_2_fu_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="32" slack="1"/>
<pin id="2260" dir="0" index="1" bw="1" slack="0"/>
<pin id="2261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/249 "/>
</bind>
</comp>

<comp id="2263" class="1004" name="ret_V_13_fu_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="16" slack="1"/>
<pin id="2265" dir="0" index="1" bw="1" slack="0"/>
<pin id="2266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/249 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="select_ln1048_2_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="1" slack="0"/>
<pin id="2270" dir="0" index="1" bw="16" slack="1"/>
<pin id="2271" dir="0" index="2" bw="16" slack="0"/>
<pin id="2272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_2/249 "/>
</bind>
</comp>

<comp id="2275" class="1004" name="ret_V_14_fu_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="1" slack="0"/>
<pin id="2277" dir="0" index="1" bw="16" slack="0"/>
<pin id="2278" dir="0" index="2" bw="16" slack="1"/>
<pin id="2279" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_14/249 "/>
</bind>
</comp>

<comp id="2282" class="1004" name="sext_ln598_fu_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="16" slack="0"/>
<pin id="2284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln598/249 "/>
</bind>
</comp>

<comp id="2286" class="1004" name="result_3_fu_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="16" slack="0"/>
<pin id="2288" dir="0" index="1" bw="32" slack="15"/>
<pin id="2289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3/249 "/>
</bind>
</comp>

<comp id="2292" class="1004" name="store_ln83_store_fu_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="32" slack="0"/>
<pin id="2294" dir="0" index="1" bw="32" slack="183"/>
<pin id="2295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/250 "/>
</bind>
</comp>

<comp id="2297" class="1004" name="store_ln83_store_fu_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="32" slack="0"/>
<pin id="2299" dir="0" index="1" bw="32" slack="183"/>
<pin id="2300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/250 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="store_ln83_store_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="32" slack="178"/>
<pin id="2304" dir="0" index="1" bw="32" slack="183"/>
<pin id="2305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/250 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="empty_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="9" slack="0"/>
<pin id="2308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="2313" class="1005" name="wah_coeffs_read_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="64" slack="177"/>
<pin id="2315" dir="1" index="1" bw="64" slack="177"/>
</pin_list>
<bind>
<opset="wah_coeffs_read "/>
</bind>
</comp>

<comp id="2318" class="1005" name="tempo_read_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="32" slack="3"/>
<pin id="2320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tempo_read "/>
</bind>
</comp>

<comp id="2323" class="1005" name="delay_samples_read_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="32" slack="67"/>
<pin id="2325" dir="1" index="1" bw="32" slack="67"/>
</pin_list>
<bind>
<opset="delay_samples_read "/>
</bind>
</comp>

<comp id="2328" class="1005" name="delay_mult_read_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="32" slack="108"/>
<pin id="2330" dir="1" index="1" bw="32" slack="108"/>
</pin_list>
<bind>
<opset="delay_mult_read "/>
</bind>
</comp>

<comp id="2333" class="1005" name="compression_zero_threshold_read_reg_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="32" slack="46"/>
<pin id="2335" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="2338" class="1005" name="compression_max_threshold_read_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="32" slack="4"/>
<pin id="2340" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="2344" class="1005" name="compression_min_threshold_read_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="32" slack="4"/>
<pin id="2346" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="2351" class="1005" name="distortion_clip_factor_read_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="8" slack="7"/>
<pin id="2353" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="2356" class="1005" name="distortion_threshold_read_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="32" slack="7"/>
<pin id="2358" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="2366" class="1005" name="control_read_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="8" slack="3"/>
<pin id="2368" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="control_read "/>
</bind>
</comp>

<comp id="2373" class="1005" name="trunc_ln23_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="1" slack="112"/>
<pin id="2375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="empty_71_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="17" slack="0"/>
<pin id="2382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="empty_74_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="7" slack="0"/>
<pin id="2392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_74 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="current_sample_1_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="32" slack="0"/>
<pin id="2402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_sample_1 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="empty_77_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="32" slack="0"/>
<pin id="2409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="2414" class="1005" name="wah_buffer_index_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="32" slack="0"/>
<pin id="2416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wah_buffer_index "/>
</bind>
</comp>

<comp id="2421" class="1005" name="delay_buffer_index_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="0"/>
<pin id="2423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="delay_buffer_index "/>
</bind>
</comp>

<comp id="2428" class="1005" name="compression_buffer_index_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="32" slack="0"/>
<pin id="2430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="compression_buffer_index "/>
</bind>
</comp>

<comp id="2438" class="1005" name="axilite_out_local_0_reg_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="32" slack="0"/>
<pin id="2440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="axilite_out_local_0 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="tmp_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="1" slack="5"/>
<pin id="2447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2449" class="1005" name="tmp_11_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="1" slack="7"/>
<pin id="2451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2453" class="1005" name="tmp_13_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="1" slack="64"/>
<pin id="2455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="negative_threshold_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="32" slack="1"/>
<pin id="2459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="2462" class="1005" name="conv7_i_i_i_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="40" slack="2"/>
<pin id="2464" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i_i_i "/>
</bind>
</comp>

<comp id="2468" class="1005" name="conv2_i_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="64" slack="115"/>
<pin id="2470" dir="1" index="1" bw="64" slack="115"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="2473" class="1005" name="conv18_i_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="32" slack="44"/>
<pin id="2475" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="conv18_i "/>
</bind>
</comp>

<comp id="2478" class="1005" name="conv30_i_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="32" slack="44"/>
<pin id="2480" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="conv30_i "/>
</bind>
</comp>

<comp id="2492" class="1005" name="tmp_data_V_1_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="32" slack="2"/>
<pin id="2494" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="2498" class="1005" name="tmp_keep_V_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="4" slack="178"/>
<pin id="2500" dir="1" index="1" bw="4" slack="178"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="2503" class="1005" name="tmp_strb_V_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="4" slack="178"/>
<pin id="2505" dir="1" index="1" bw="4" slack="178"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="2508" class="1005" name="tmp_user_V_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="2" slack="178"/>
<pin id="2510" dir="1" index="1" bw="2" slack="178"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="2513" class="1005" name="tmp_last_V_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="1" slack="178"/>
<pin id="2515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="2517" class="1005" name="tmp_id_V_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="5" slack="178"/>
<pin id="2519" dir="1" index="1" bw="5" slack="178"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="2522" class="1005" name="tmp_dest_V_reg_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="6" slack="178"/>
<pin id="2524" dir="1" index="1" bw="6" slack="178"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="2527" class="1005" name="current_sample_reg_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="32" slack="178"/>
<pin id="2529" dir="1" index="1" bw="32" slack="178"/>
</pin_list>
<bind>
<opset="current_sample "/>
</bind>
</comp>

<comp id="2532" class="1005" name="or_ln90_reg_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="32" slack="2"/>
<pin id="2534" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln90 "/>
</bind>
</comp>

<comp id="2542" class="1005" name="icmp_ln135_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="1" slack="2"/>
<pin id="2544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="2546" class="1005" name="icmp_ln137_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="1" slack="2"/>
<pin id="2548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="r_V_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="32" slack="1"/>
<pin id="2552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2555" class="1005" name="r_V_21_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="1"/>
<pin id="2557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="r_V_49_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="40" slack="1"/>
<pin id="2562" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_49 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="ret_V_9_cast_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="32" slack="1"/>
<pin id="2567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9_cast "/>
</bind>
</comp>

<comp id="2572" class="1005" name="icmp_ln1049_1_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="1" slack="1"/>
<pin id="2574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_1 "/>
</bind>
</comp>

<comp id="2580" class="1005" name="add_ln156_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="32" slack="1"/>
<pin id="2582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln156 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="r_V_48_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="40" slack="1"/>
<pin id="2587" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_48 "/>
</bind>
</comp>

<comp id="2590" class="1005" name="ret_V_cast_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="32" slack="1"/>
<pin id="2592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast "/>
</bind>
</comp>

<comp id="2597" class="1005" name="icmp_ln1049_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="1" slack="1"/>
<pin id="2599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="2602" class="1005" name="or_ln95_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="32" slack="22"/>
<pin id="2604" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="or_ln95 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="compression_buffer_index_1_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="32" slack="1"/>
<pin id="2616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_index_1 "/>
</bind>
</comp>

<comp id="2622" class="1005" name="sext_ln61_reg_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="11" slack="1"/>
<pin id="2624" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="add_ln159_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="9" slack="0"/>
<pin id="2632" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln159 "/>
</bind>
</comp>

<comp id="2635" class="1005" name="add_ln161_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="11" slack="1"/>
<pin id="2637" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln161 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="lpf_coefficients_addr_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="9" slack="1"/>
<pin id="2642" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lpf_coefficients_addr "/>
</bind>
</comp>

<comp id="2645" class="1005" name="current_level_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="32" slack="1"/>
<pin id="2647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_level "/>
</bind>
</comp>

<comp id="2650" class="1005" name="icmp_ln173_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="1" slack="21"/>
<pin id="2652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln173 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="icmp_ln183_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="1" slack="21"/>
<pin id="2656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln183 "/>
</bind>
</comp>

<comp id="2658" class="1005" name="and_ln182_1_reg_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="1" slack="21"/>
<pin id="2660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln182_1 "/>
</bind>
</comp>

<comp id="2662" class="1005" name="lpf_coefficients_load_reg_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="32" slack="19"/>
<pin id="2664" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="lpf_coefficients_load "/>
</bind>
</comp>

<comp id="2667" class="1005" name="compression_buffer_addr_2_reg_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="9" slack="1"/>
<pin id="2669" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_addr_2 "/>
</bind>
</comp>

<comp id="2672" class="1005" name="compression_buffer_load_reg_2672">
<pin_list>
<pin id="2673" dir="0" index="0" bw="32" slack="1"/>
<pin id="2674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_load "/>
</bind>
</comp>

<comp id="2677" class="1005" name="dc_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="32" slack="1"/>
<pin id="2679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="2682" class="1005" name="result_V_18_reg_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="32" slack="1"/>
<pin id="2684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_18 "/>
</bind>
</comp>

<comp id="2687" class="1005" name="result_V_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="32" slack="1"/>
<pin id="2689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="2695" class="1005" name="sub_ln201_reg_2695">
<pin_list>
<pin id="2696" dir="0" index="0" bw="32" slack="1"/>
<pin id="2697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln201 "/>
</bind>
</comp>

<comp id="2700" class="1005" name="result_V_19_reg_2700">
<pin_list>
<pin id="2701" dir="0" index="0" bw="32" slack="1"/>
<pin id="2702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_19 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="add_ln205_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="32" slack="1"/>
<pin id="2707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln205 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="delay_buffer_addr_1_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="17" slack="1"/>
<pin id="2712" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="delay_buffer_load_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="32" slack="1"/>
<pin id="2717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="2720" class="1005" name="data_V_3_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="32" slack="1"/>
<pin id="2722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_V_3 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="val_3_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="32" slack="1"/>
<pin id="2727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="2731" class="1005" name="shl_ln221_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="32" slack="1"/>
<pin id="2733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln221 "/>
</bind>
</comp>

<comp id="2736" class="1005" name="conv_i2_reg_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="64" slack="1"/>
<pin id="2738" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i2 "/>
</bind>
</comp>

<comp id="2741" class="1005" name="add_ln218_reg_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="32" slack="1"/>
<pin id="2743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln218 "/>
</bind>
</comp>

<comp id="2746" class="1005" name="x_assign_reg_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="64" slack="1"/>
<pin id="2748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="2751" class="1005" name="tmp_2_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="64" slack="1"/>
<pin id="2753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2756" class="1005" name="add5_i_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="64" slack="1"/>
<pin id="2758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5_i "/>
</bind>
</comp>

<comp id="2761" class="1005" name="result_V_21_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="32" slack="1"/>
<pin id="2763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_21 "/>
</bind>
</comp>

<comp id="2766" class="1005" name="mul_ln226_reg_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="41" slack="1"/>
<pin id="2768" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln226 "/>
</bind>
</comp>

<comp id="2771" class="1005" name="gmem_addr_reg_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="16" slack="1"/>
<pin id="2773" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="2777" class="1005" name="or_ln105_reg_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="32" slack="2"/>
<pin id="2779" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln105 "/>
</bind>
</comp>

<comp id="2783" class="1005" name="wah_buffer_index_1_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="32" slack="1"/>
<pin id="2785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wah_buffer_index_1 "/>
</bind>
</comp>

<comp id="2788" class="1005" name="sext_ln73_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="9" slack="1"/>
<pin id="2790" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73 "/>
</bind>
</comp>

<comp id="2796" class="1005" name="add_ln226_1_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="7" slack="0"/>
<pin id="2798" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln226_1 "/>
</bind>
</comp>

<comp id="2801" class="1005" name="sub_ln228_reg_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="9" slack="1"/>
<pin id="2803" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln228 "/>
</bind>
</comp>

<comp id="2806" class="1005" name="wah_values_buffer_addr_2_reg_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="7" slack="1"/>
<pin id="2808" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="wah_values_buffer_addr_2 "/>
</bind>
</comp>

<comp id="2811" class="1005" name="r_V_46_reg_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="32" slack="1"/>
<pin id="2813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_46 "/>
</bind>
</comp>

<comp id="2816" class="1005" name="gmem_addr_read_reg_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="16" slack="1"/>
<pin id="2818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="2821" class="1005" name="r_V_50_reg_2821">
<pin_list>
<pin id="2822" dir="0" index="0" bw="48" slack="1"/>
<pin id="2823" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_50 "/>
</bind>
</comp>

<comp id="2826" class="1005" name="ret_V_12_reg_2826">
<pin_list>
<pin id="2827" dir="0" index="0" bw="16" slack="1"/>
<pin id="2828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="2833" class="1005" name="trunc_ln1049_2_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="32" slack="1"/>
<pin id="2835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049_2 "/>
</bind>
</comp>

<comp id="2838" class="1005" name="result_3_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="32" slack="1"/>
<pin id="2840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="301"><net_src comp="66" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="136" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="136" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="136" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="416"><net_src comp="176" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="4" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="6" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="420"><net_src comp="8" pin="0"/><net_sink comp="406" pin=4"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="406" pin=5"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="406" pin=6"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="406" pin=7"/></net>

<net id="429"><net_src comp="274" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="234" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="280" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="453"><net_src comp="294" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="454"><net_src comp="16" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="456"><net_src comp="20" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="458"><net_src comp="24" pin="0"/><net_sink comp="436" pin=5"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="436" pin=6"/></net>

<net id="460"><net_src comp="28" pin="0"/><net_sink comp="436" pin=7"/></net>

<net id="461"><net_src comp="212" pin="0"/><net_sink comp="436" pin=12"/></net>

<net id="462"><net_src comp="210" pin="0"/><net_sink comp="436" pin=12"/></net>

<net id="468"><net_src comp="296" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="148" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="488"><net_src comp="148" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="148" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="82" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="514"><net_src comp="148" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="509" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="148" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="148" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="541"><net_src comp="148" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="548"><net_src comp="148" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="555"><net_src comp="148" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="550" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="562"><net_src comp="148" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="577"><net_src comp="567" pin="8"/><net_sink comp="564" pin=0"/></net>

<net id="591"><net_src comp="581" pin="8"/><net_sink comp="578" pin=0"/></net>

<net id="605"><net_src comp="595" pin="8"/><net_sink comp="592" pin=0"/></net>

<net id="609"><net_src comp="138" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="82" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="628"><net_src comp="621" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="644"><net_src comp="564" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="645"><net_src comp="632" pin="10"/><net_sink comp="629" pin=0"/></net>

<net id="661"><net_src comp="578" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="662"><net_src comp="649" pin="10"/><net_sink comp="646" pin=0"/></net>

<net id="678"><net_src comp="592" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="679"><net_src comp="592" pin="1"/><net_sink comp="666" pin=4"/></net>

<net id="680"><net_src comp="592" pin="1"/><net_sink comp="666" pin=8"/></net>

<net id="681"><net_src comp="666" pin="10"/><net_sink comp="663" pin=0"/></net>

<net id="691"><net_src comp="629" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="685" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="702"><net_src comp="646" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="696" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="714"><net_src comp="663" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="708" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="719"><net_src comp="158" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="730"><net_src comp="276" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="737"><net_src comp="727" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="738"><net_src comp="731" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="748"><net_src comp="682" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="742" pin="4"/><net_sink comp="463" pin=2"/></net>

<net id="759"><net_src comp="693" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="760" pin="1"/><net_sink comp="436" pin=8"/></net>

<net id="770"><net_src comp="704" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="727" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="772"><net_src comp="764" pin="4"/><net_sink comp="436" pin=8"/></net>

<net id="773"><net_src comp="764" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="784"><net_src comp="236" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="785"><net_src comp="54" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="56" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="787"><net_src comp="58" pin="0"/><net_sink comp="774" pin=4"/></net>

<net id="788"><net_src comp="60" pin="0"/><net_sink comp="774" pin=5"/></net>

<net id="789"><net_src comp="62" pin="0"/><net_sink comp="774" pin=6"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="774" pin=7"/></net>

<net id="809"><net_src comp="617" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="592" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="815"><net_src comp="238" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="230" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="821"><net_src comp="238" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="240" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="232" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="803" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="841"><net_src comp="795" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="846"><net_src comp="799" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="851"><net_src comp="816" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="858"><net_src comp="400" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="138" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="876"><net_src comp="864" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="140" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="864" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="146" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="150" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="906"><net_src comp="894" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="152" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="894" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="156" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="158" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="936"><net_src comp="924" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="160" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="924" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="164" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="954"><net_src comp="166" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="168" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="166" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="170" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="166" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="66" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="82" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="82" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="82" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="82" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="82" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="82" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="82" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1020"><net_src comp="406" pin="8"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="406" pin="8"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="406" pin="8"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="406" pin="8"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="406" pin="8"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="406" pin="8"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="406" pin="8"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1008" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="66" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1011" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="178" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1017" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="1017" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="1017" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="1017" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1084"><net_src comp="1077" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1091"><net_src comp="180" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="182" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1094"><net_src comp="184" pin="0"/><net_sink comp="1085" pin=3"/></net>

<net id="1098"><net_src comp="1080" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="158" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1110"><net_src comp="186" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="188" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1116"><net_src comp="66" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=2"/></net>

<net id="1128"><net_src comp="1105" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="1117" pin="3"/><net_sink comp="1123" pin=1"/></net>

<net id="1134"><net_src comp="1123" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="2"/><net_sink comp="595" pin=4"/></net>

<net id="1141"><net_src comp="186" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="188" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="66" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1153"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=2"/></net>

<net id="1159"><net_src comp="1136" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="1148" pin="3"/><net_sink comp="1154" pin=1"/></net>

<net id="1165"><net_src comp="1154" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="1174"><net_src comp="1167" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="66" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="190" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1189"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1196"><net_src comp="180" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1197"><net_src comp="1185" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1198"><net_src comp="182" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1199"><net_src comp="184" pin="0"/><net_sink comp="1190" pin=3"/></net>

<net id="1203"><net_src comp="1185" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="158" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1215"><net_src comp="192" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="592" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="194" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1222"><net_src comp="82" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="592" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1229"><net_src comp="1210" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="592" pin="1"/><net_sink comp="1224" pin=2"/></net>

<net id="1232"><net_src comp="1224" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="1236"><net_src comp="1233" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1241"><net_src comp="578" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="196" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1246"><net_src comp="1176" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1243" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="610" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1260"><net_src comp="610" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="140" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="610" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="146" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="610" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1276"><net_src comp="1268" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1281"><net_src comp="1272" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="198" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1287"><net_src comp="190" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="1283" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="621" pin="4"/><net_sink comp="1288" pin=2"/></net>

<net id="1299"><net_src comp="1288" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1304"><net_src comp="1288" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="82" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1288" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1315"><net_src comp="1288" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1320"><net_src comp="1311" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1300" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1326"><net_src comp="1316" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1306" pin="2"/><net_sink comp="1322" pin=1"/></net>

<net id="1347"><net_src comp="1277" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="1344" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1361"><net_src comp="192" pin="0"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="1353" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1363"><net_src comp="194" pin="0"/><net_sink comp="1356" pin=2"/></net>

<net id="1370"><net_src comp="202" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="1353" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1372"><net_src comp="204" pin="0"/><net_sink comp="1364" pin=2"/></net>

<net id="1373"><net_src comp="206" pin="0"/><net_sink comp="1364" pin=3"/></net>

<net id="1377"><net_src comp="1353" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1384"><net_src comp="208" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1385"><net_src comp="210" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1386"><net_src comp="1374" pin="1"/><net_sink comp="1378" pin=2"/></net>

<net id="1387"><net_src comp="212" pin="0"/><net_sink comp="1378" pin=3"/></net>

<net id="1391"><net_src comp="1378" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1395"><net_src comp="1364" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1392" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="214" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1407"><net_src comp="216" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="1396" pin="2"/><net_sink comp="1402" pin=1"/></net>

<net id="1409"><net_src comp="178" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1414"><net_src comp="218" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="1364" pin="4"/><net_sink comp="1410" pin=1"/></net>

<net id="1419"><net_src comp="1410" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1425"><net_src comp="1402" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="1416" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="1396" pin="2"/><net_sink comp="1420" pin=2"/></net>

<net id="1431"><net_src comp="1420" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="1428" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="1388" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1446"><net_src comp="1388" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="1432" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1453"><net_src comp="220" pin="0"/><net_sink comp="1448" pin=0"/></net>

<net id="1454"><net_src comp="1436" pin="2"/><net_sink comp="1448" pin=1"/></net>

<net id="1455"><net_src comp="222" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1459"><net_src comp="1448" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1466"><net_src comp="224" pin="0"/><net_sink comp="1460" pin=0"/></net>

<net id="1467"><net_src comp="1442" pin="2"/><net_sink comp="1460" pin=1"/></net>

<net id="1468"><net_src comp="222" pin="0"/><net_sink comp="1460" pin=2"/></net>

<net id="1469"><net_src comp="226" pin="0"/><net_sink comp="1460" pin=3"/></net>

<net id="1475"><net_src comp="1402" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1476"><net_src comp="1456" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1477"><net_src comp="1460" pin="4"/><net_sink comp="1470" pin=2"/></net>

<net id="1482"><net_src comp="82" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="1470" pin="3"/><net_sink comp="1478" pin=1"/></net>

<net id="1489"><net_src comp="1356" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1490"><net_src comp="1478" pin="2"/><net_sink comp="1484" pin=1"/></net>

<net id="1491"><net_src comp="1470" pin="3"/><net_sink comp="1484" pin=2"/></net>

<net id="1495"><net_src comp="838" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1501"><net_src comp="192" pin="0"/><net_sink comp="1496" pin=0"/></net>

<net id="1502"><net_src comp="1492" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1503"><net_src comp="194" pin="0"/><net_sink comp="1496" pin=2"/></net>

<net id="1510"><net_src comp="202" pin="0"/><net_sink comp="1504" pin=0"/></net>

<net id="1511"><net_src comp="1492" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1512"><net_src comp="204" pin="0"/><net_sink comp="1504" pin=2"/></net>

<net id="1513"><net_src comp="206" pin="0"/><net_sink comp="1504" pin=3"/></net>

<net id="1517"><net_src comp="1492" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1524"><net_src comp="208" pin="0"/><net_sink comp="1518" pin=0"/></net>

<net id="1525"><net_src comp="210" pin="0"/><net_sink comp="1518" pin=1"/></net>

<net id="1526"><net_src comp="1514" pin="1"/><net_sink comp="1518" pin=2"/></net>

<net id="1527"><net_src comp="212" pin="0"/><net_sink comp="1518" pin=3"/></net>

<net id="1531"><net_src comp="1518" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1535"><net_src comp="1504" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1540"><net_src comp="1532" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="214" pin="0"/><net_sink comp="1536" pin=1"/></net>

<net id="1547"><net_src comp="216" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1548"><net_src comp="1536" pin="2"/><net_sink comp="1542" pin=1"/></net>

<net id="1549"><net_src comp="178" pin="0"/><net_sink comp="1542" pin=2"/></net>

<net id="1554"><net_src comp="218" pin="0"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="1504" pin="4"/><net_sink comp="1550" pin=1"/></net>

<net id="1559"><net_src comp="1550" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1565"><net_src comp="1542" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1566"><net_src comp="1556" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1567"><net_src comp="1536" pin="2"/><net_sink comp="1560" pin=2"/></net>

<net id="1571"><net_src comp="1560" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1575"><net_src comp="1568" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1580"><net_src comp="1528" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1581"><net_src comp="1572" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1586"><net_src comp="1528" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1587"><net_src comp="1572" pin="1"/><net_sink comp="1582" pin=1"/></net>

<net id="1593"><net_src comp="220" pin="0"/><net_sink comp="1588" pin=0"/></net>

<net id="1594"><net_src comp="1576" pin="2"/><net_sink comp="1588" pin=1"/></net>

<net id="1595"><net_src comp="222" pin="0"/><net_sink comp="1588" pin=2"/></net>

<net id="1599"><net_src comp="1588" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1606"><net_src comp="224" pin="0"/><net_sink comp="1600" pin=0"/></net>

<net id="1607"><net_src comp="1582" pin="2"/><net_sink comp="1600" pin=1"/></net>

<net id="1608"><net_src comp="222" pin="0"/><net_sink comp="1600" pin=2"/></net>

<net id="1609"><net_src comp="226" pin="0"/><net_sink comp="1600" pin=3"/></net>

<net id="1615"><net_src comp="1542" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1616"><net_src comp="1596" pin="1"/><net_sink comp="1610" pin=1"/></net>

<net id="1617"><net_src comp="1600" pin="4"/><net_sink comp="1610" pin=2"/></net>

<net id="1622"><net_src comp="82" pin="0"/><net_sink comp="1618" pin=0"/></net>

<net id="1623"><net_src comp="1610" pin="3"/><net_sink comp="1618" pin=1"/></net>

<net id="1629"><net_src comp="1496" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1630"><net_src comp="1618" pin="2"/><net_sink comp="1624" pin=1"/></net>

<net id="1631"><net_src comp="1610" pin="3"/><net_sink comp="1624" pin=2"/></net>

<net id="1639"><net_src comp="1632" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1644"><net_src comp="1635" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1645"><net_src comp="228" pin="0"/><net_sink comp="1640" pin=1"/></net>

<net id="1649"><net_src comp="838" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1655"><net_src comp="192" pin="0"/><net_sink comp="1650" pin=0"/></net>

<net id="1656"><net_src comp="1646" pin="1"/><net_sink comp="1650" pin=1"/></net>

<net id="1657"><net_src comp="194" pin="0"/><net_sink comp="1650" pin=2"/></net>

<net id="1664"><net_src comp="202" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1665"><net_src comp="1646" pin="1"/><net_sink comp="1658" pin=1"/></net>

<net id="1666"><net_src comp="204" pin="0"/><net_sink comp="1658" pin=2"/></net>

<net id="1667"><net_src comp="206" pin="0"/><net_sink comp="1658" pin=3"/></net>

<net id="1671"><net_src comp="1646" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1678"><net_src comp="208" pin="0"/><net_sink comp="1672" pin=0"/></net>

<net id="1679"><net_src comp="210" pin="0"/><net_sink comp="1672" pin=1"/></net>

<net id="1680"><net_src comp="1668" pin="1"/><net_sink comp="1672" pin=2"/></net>

<net id="1681"><net_src comp="212" pin="0"/><net_sink comp="1672" pin=3"/></net>

<net id="1685"><net_src comp="1672" pin="4"/><net_sink comp="1682" pin=0"/></net>

<net id="1689"><net_src comp="1658" pin="4"/><net_sink comp="1686" pin=0"/></net>

<net id="1694"><net_src comp="1686" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1695"><net_src comp="214" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1701"><net_src comp="216" pin="0"/><net_sink comp="1696" pin=0"/></net>

<net id="1702"><net_src comp="1690" pin="2"/><net_sink comp="1696" pin=1"/></net>

<net id="1703"><net_src comp="178" pin="0"/><net_sink comp="1696" pin=2"/></net>

<net id="1708"><net_src comp="218" pin="0"/><net_sink comp="1704" pin=0"/></net>

<net id="1709"><net_src comp="1658" pin="4"/><net_sink comp="1704" pin=1"/></net>

<net id="1713"><net_src comp="1704" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1719"><net_src comp="1696" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1720"><net_src comp="1710" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="1721"><net_src comp="1690" pin="2"/><net_sink comp="1714" pin=2"/></net>

<net id="1725"><net_src comp="1714" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1729"><net_src comp="1722" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1734"><net_src comp="1682" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1735"><net_src comp="1726" pin="1"/><net_sink comp="1730" pin=1"/></net>

<net id="1740"><net_src comp="1682" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1741"><net_src comp="1726" pin="1"/><net_sink comp="1736" pin=1"/></net>

<net id="1747"><net_src comp="220" pin="0"/><net_sink comp="1742" pin=0"/></net>

<net id="1748"><net_src comp="1730" pin="2"/><net_sink comp="1742" pin=1"/></net>

<net id="1749"><net_src comp="222" pin="0"/><net_sink comp="1742" pin=2"/></net>

<net id="1753"><net_src comp="1742" pin="3"/><net_sink comp="1750" pin=0"/></net>

<net id="1760"><net_src comp="224" pin="0"/><net_sink comp="1754" pin=0"/></net>

<net id="1761"><net_src comp="1736" pin="2"/><net_sink comp="1754" pin=1"/></net>

<net id="1762"><net_src comp="222" pin="0"/><net_sink comp="1754" pin=2"/></net>

<net id="1763"><net_src comp="226" pin="0"/><net_sink comp="1754" pin=3"/></net>

<net id="1769"><net_src comp="1696" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1770"><net_src comp="1750" pin="1"/><net_sink comp="1764" pin=1"/></net>

<net id="1771"><net_src comp="1754" pin="4"/><net_sink comp="1764" pin=2"/></net>

<net id="1776"><net_src comp="82" pin="0"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="1764" pin="3"/><net_sink comp="1772" pin=1"/></net>

<net id="1783"><net_src comp="1650" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1784"><net_src comp="1772" pin="2"/><net_sink comp="1778" pin=1"/></net>

<net id="1785"><net_src comp="1764" pin="3"/><net_sink comp="1778" pin=2"/></net>

<net id="1790"><net_src comp="66" pin="0"/><net_sink comp="1786" pin=1"/></net>

<net id="1795"><net_src comp="1786" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1796"><net_src comp="228" pin="0"/><net_sink comp="1791" pin=1"/></net>

<net id="1800"><net_src comp="1640" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1804"><net_src comp="1797" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1809"><net_src comp="838" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1816"><net_src comp="202" pin="0"/><net_sink comp="1810" pin=0"/></net>

<net id="1817"><net_src comp="1806" pin="1"/><net_sink comp="1810" pin=1"/></net>

<net id="1818"><net_src comp="204" pin="0"/><net_sink comp="1810" pin=2"/></net>

<net id="1819"><net_src comp="206" pin="0"/><net_sink comp="1810" pin=3"/></net>

<net id="1823"><net_src comp="1806" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1830"><net_src comp="208" pin="0"/><net_sink comp="1824" pin=0"/></net>

<net id="1831"><net_src comp="210" pin="0"/><net_sink comp="1824" pin=1"/></net>

<net id="1832"><net_src comp="1820" pin="1"/><net_sink comp="1824" pin=2"/></net>

<net id="1833"><net_src comp="212" pin="0"/><net_sink comp="1824" pin=3"/></net>

<net id="1837"><net_src comp="1824" pin="4"/><net_sink comp="1834" pin=0"/></net>

<net id="1841"><net_src comp="1810" pin="4"/><net_sink comp="1838" pin=0"/></net>

<net id="1846"><net_src comp="1838" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1847"><net_src comp="214" pin="0"/><net_sink comp="1842" pin=1"/></net>

<net id="1853"><net_src comp="216" pin="0"/><net_sink comp="1848" pin=0"/></net>

<net id="1854"><net_src comp="1842" pin="2"/><net_sink comp="1848" pin=1"/></net>

<net id="1855"><net_src comp="178" pin="0"/><net_sink comp="1848" pin=2"/></net>

<net id="1860"><net_src comp="218" pin="0"/><net_sink comp="1856" pin=0"/></net>

<net id="1861"><net_src comp="1810" pin="4"/><net_sink comp="1856" pin=1"/></net>

<net id="1865"><net_src comp="1856" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1871"><net_src comp="1848" pin="3"/><net_sink comp="1866" pin=0"/></net>

<net id="1872"><net_src comp="1862" pin="1"/><net_sink comp="1866" pin=1"/></net>

<net id="1873"><net_src comp="1842" pin="2"/><net_sink comp="1866" pin=2"/></net>

<net id="1877"><net_src comp="1866" pin="3"/><net_sink comp="1874" pin=0"/></net>

<net id="1881"><net_src comp="1874" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="1886"><net_src comp="1834" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1887"><net_src comp="1878" pin="1"/><net_sink comp="1882" pin=1"/></net>

<net id="1892"><net_src comp="1834" pin="1"/><net_sink comp="1888" pin=0"/></net>

<net id="1893"><net_src comp="1878" pin="1"/><net_sink comp="1888" pin=1"/></net>

<net id="1899"><net_src comp="220" pin="0"/><net_sink comp="1894" pin=0"/></net>

<net id="1900"><net_src comp="1882" pin="2"/><net_sink comp="1894" pin=1"/></net>

<net id="1901"><net_src comp="222" pin="0"/><net_sink comp="1894" pin=2"/></net>

<net id="1905"><net_src comp="1894" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1912"><net_src comp="224" pin="0"/><net_sink comp="1906" pin=0"/></net>

<net id="1913"><net_src comp="1888" pin="2"/><net_sink comp="1906" pin=1"/></net>

<net id="1914"><net_src comp="222" pin="0"/><net_sink comp="1906" pin=2"/></net>

<net id="1915"><net_src comp="226" pin="0"/><net_sink comp="1906" pin=3"/></net>

<net id="1921"><net_src comp="1848" pin="3"/><net_sink comp="1916" pin=0"/></net>

<net id="1922"><net_src comp="1902" pin="1"/><net_sink comp="1916" pin=1"/></net>

<net id="1923"><net_src comp="1906" pin="4"/><net_sink comp="1916" pin=2"/></net>

<net id="1928"><net_src comp="646" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="1929"><net_src comp="170" pin="0"/><net_sink comp="1924" pin=1"/></net>

<net id="1930"><net_src comp="1924" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="1931"><net_src comp="1924" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="1937"><net_src comp="192" pin="0"/><net_sink comp="1932" pin=0"/></net>

<net id="1938"><net_src comp="194" pin="0"/><net_sink comp="1932" pin=2"/></net>

<net id="1943"><net_src comp="82" pin="0"/><net_sink comp="1939" pin=0"/></net>

<net id="1949"><net_src comp="1932" pin="3"/><net_sink comp="1944" pin=0"/></net>

<net id="1950"><net_src comp="1939" pin="2"/><net_sink comp="1944" pin=1"/></net>

<net id="1955"><net_src comp="1944" pin="3"/><net_sink comp="1951" pin=0"/></net>

<net id="1956"><net_src comp="663" pin="1"/><net_sink comp="1951" pin=1"/></net>

<net id="1957"><net_src comp="1951" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="1958"><net_src comp="1951" pin="2"/><net_sink comp="708" pin=2"/></net>

<net id="1962"><net_src comp="1959" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1967"><net_src comp="1791" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1972"><net_src comp="66" pin="0"/><net_sink comp="1968" pin=1"/></net>

<net id="1973"><net_src comp="1968" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="1980"><net_src comp="1974" pin="1"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1986"><net_src comp="1974" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="1987"><net_src comp="66" pin="0"/><net_sink comp="1982" pin=1"/></net>

<net id="1992"><net_src comp="1982" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1993"><net_src comp="234" pin="0"/><net_sink comp="1988" pin=1"/></net>

<net id="1997"><net_src comp="848" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="2003"><net_src comp="242" pin="0"/><net_sink comp="1998" pin=0"/></net>

<net id="2004"><net_src comp="1994" pin="1"/><net_sink comp="1998" pin=1"/></net>

<net id="2005"><net_src comp="244" pin="0"/><net_sink comp="1998" pin=2"/></net>

<net id="2012"><net_src comp="246" pin="0"/><net_sink comp="2006" pin=0"/></net>

<net id="2013"><net_src comp="1994" pin="1"/><net_sink comp="2006" pin=1"/></net>

<net id="2014"><net_src comp="248" pin="0"/><net_sink comp="2006" pin=2"/></net>

<net id="2015"><net_src comp="250" pin="0"/><net_sink comp="2006" pin=3"/></net>

<net id="2019"><net_src comp="1994" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2026"><net_src comp="252" pin="0"/><net_sink comp="2020" pin=0"/></net>

<net id="2027"><net_src comp="210" pin="0"/><net_sink comp="2020" pin=1"/></net>

<net id="2028"><net_src comp="2016" pin="1"/><net_sink comp="2020" pin=2"/></net>

<net id="2029"><net_src comp="212" pin="0"/><net_sink comp="2020" pin=3"/></net>

<net id="2033"><net_src comp="2020" pin="4"/><net_sink comp="2030" pin=0"/></net>

<net id="2037"><net_src comp="2006" pin="4"/><net_sink comp="2034" pin=0"/></net>

<net id="2042"><net_src comp="2034" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2043"><net_src comp="254" pin="0"/><net_sink comp="2038" pin=1"/></net>

<net id="2049"><net_src comp="256" pin="0"/><net_sink comp="2044" pin=0"/></net>

<net id="2050"><net_src comp="2038" pin="2"/><net_sink comp="2044" pin=1"/></net>

<net id="2051"><net_src comp="258" pin="0"/><net_sink comp="2044" pin=2"/></net>

<net id="2056"><net_src comp="260" pin="0"/><net_sink comp="2052" pin=0"/></net>

<net id="2057"><net_src comp="2006" pin="4"/><net_sink comp="2052" pin=1"/></net>

<net id="2061"><net_src comp="2052" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2067"><net_src comp="2044" pin="3"/><net_sink comp="2062" pin=0"/></net>

<net id="2068"><net_src comp="2058" pin="1"/><net_sink comp="2062" pin=1"/></net>

<net id="2069"><net_src comp="2038" pin="2"/><net_sink comp="2062" pin=2"/></net>

<net id="2073"><net_src comp="2062" pin="3"/><net_sink comp="2070" pin=0"/></net>

<net id="2077"><net_src comp="2070" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2082"><net_src comp="2030" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2083"><net_src comp="2074" pin="1"/><net_sink comp="2078" pin=1"/></net>

<net id="2088"><net_src comp="2030" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2089"><net_src comp="2074" pin="1"/><net_sink comp="2084" pin=1"/></net>

<net id="2095"><net_src comp="262" pin="0"/><net_sink comp="2090" pin=0"/></net>

<net id="2096"><net_src comp="2078" pin="2"/><net_sink comp="2090" pin=1"/></net>

<net id="2097"><net_src comp="264" pin="0"/><net_sink comp="2090" pin=2"/></net>

<net id="2101"><net_src comp="2090" pin="3"/><net_sink comp="2098" pin=0"/></net>

<net id="2108"><net_src comp="266" pin="0"/><net_sink comp="2102" pin=0"/></net>

<net id="2109"><net_src comp="2084" pin="2"/><net_sink comp="2102" pin=1"/></net>

<net id="2110"><net_src comp="264" pin="0"/><net_sink comp="2102" pin=2"/></net>

<net id="2111"><net_src comp="268" pin="0"/><net_sink comp="2102" pin=3"/></net>

<net id="2117"><net_src comp="2044" pin="3"/><net_sink comp="2112" pin=0"/></net>

<net id="2118"><net_src comp="2098" pin="1"/><net_sink comp="2112" pin=1"/></net>

<net id="2119"><net_src comp="2102" pin="4"/><net_sink comp="2112" pin=2"/></net>

<net id="2124"><net_src comp="82" pin="0"/><net_sink comp="2120" pin=0"/></net>

<net id="2125"><net_src comp="2112" pin="3"/><net_sink comp="2120" pin=1"/></net>

<net id="2131"><net_src comp="1998" pin="3"/><net_sink comp="2126" pin=0"/></net>

<net id="2132"><net_src comp="2120" pin="2"/><net_sink comp="2126" pin=1"/></net>

<net id="2133"><net_src comp="2112" pin="3"/><net_sink comp="2126" pin=2"/></net>

<net id="2141"><net_src comp="2134" pin="1"/><net_sink comp="2137" pin=0"/></net>

<net id="2142"><net_src comp="270" pin="0"/><net_sink comp="2137" pin=1"/></net>

<net id="2150"><net_src comp="2143" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="2157"><net_src comp="272" pin="0"/><net_sink comp="2151" pin=0"/></net>

<net id="2158"><net_src comp="2146" pin="2"/><net_sink comp="2151" pin=1"/></net>

<net id="2159"><net_src comp="66" pin="0"/><net_sink comp="2151" pin=2"/></net>

<net id="2160"><net_src comp="244" pin="0"/><net_sink comp="2151" pin=3"/></net>

<net id="2164"><net_src comp="2151" pin="4"/><net_sink comp="2161" pin=0"/></net>

<net id="2169"><net_src comp="0" pin="0"/><net_sink comp="2165" pin=0"/></net>

<net id="2170"><net_src comp="2161" pin="1"/><net_sink comp="2165" pin=1"/></net>

<net id="2175"><net_src comp="693" pin="1"/><net_sink comp="2171" pin=0"/></net>

<net id="2176"><net_src comp="66" pin="0"/><net_sink comp="2171" pin=1"/></net>

<net id="2180"><net_src comp="1988" pin="2"/><net_sink comp="2177" pin=0"/></net>

<net id="2184"><net_src comp="2177" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2189"><net_src comp="720" pin="4"/><net_sink comp="2185" pin=0"/></net>

<net id="2190"><net_src comp="160" pin="0"/><net_sink comp="2185" pin=1"/></net>

<net id="2195"><net_src comp="720" pin="4"/><net_sink comp="2191" pin=0"/></net>

<net id="2196"><net_src comp="164" pin="0"/><net_sink comp="2191" pin=1"/></net>

<net id="2200"><net_src comp="720" pin="4"/><net_sink comp="2197" pin=0"/></net>

<net id="2205"><net_src comp="2197" pin="1"/><net_sink comp="2201" pin=1"/></net>

<net id="2210"><net_src comp="2201" pin="2"/><net_sink comp="2206" pin=0"/></net>

<net id="2211"><net_src comp="278" pin="0"/><net_sink comp="2206" pin=1"/></net>

<net id="2219"><net_src comp="2206" pin="2"/><net_sink comp="2216" pin=0"/></net>

<net id="2223"><net_src comp="2216" pin="1"/><net_sink comp="2220" pin=0"/></net>

<net id="2224"><net_src comp="2220" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="2235"><net_src comp="2225" pin="1"/><net_sink comp="2231" pin=0"/></net>

<net id="2236"><net_src comp="2228" pin="1"/><net_sink comp="2231" pin=1"/></net>

<net id="2243"><net_src comp="282" pin="0"/><net_sink comp="2237" pin=0"/></net>

<net id="2244"><net_src comp="2231" pin="2"/><net_sink comp="2237" pin=1"/></net>

<net id="2245"><net_src comp="284" pin="0"/><net_sink comp="2237" pin=2"/></net>

<net id="2246"><net_src comp="286" pin="0"/><net_sink comp="2237" pin=3"/></net>

<net id="2250"><net_src comp="2231" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2256"><net_src comp="290" pin="0"/><net_sink comp="2251" pin=0"/></net>

<net id="2257"><net_src comp="286" pin="0"/><net_sink comp="2251" pin=2"/></net>

<net id="2262"><net_src comp="82" pin="0"/><net_sink comp="2258" pin=1"/></net>

<net id="2267"><net_src comp="292" pin="0"/><net_sink comp="2263" pin=1"/></net>

<net id="2273"><net_src comp="2258" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2274"><net_src comp="2263" pin="2"/><net_sink comp="2268" pin=2"/></net>

<net id="2280"><net_src comp="2251" pin="3"/><net_sink comp="2275" pin=0"/></net>

<net id="2281"><net_src comp="2268" pin="3"/><net_sink comp="2275" pin=1"/></net>

<net id="2285"><net_src comp="2275" pin="3"/><net_sink comp="2282" pin=0"/></net>

<net id="2290"><net_src comp="2282" pin="1"/><net_sink comp="2286" pin=0"/></net>

<net id="2291"><net_src comp="727" pin="1"/><net_sink comp="2286" pin=1"/></net>

<net id="2296"><net_src comp="742" pin="4"/><net_sink comp="2292" pin=0"/></net>

<net id="2301"><net_src comp="753" pin="4"/><net_sink comp="2297" pin=0"/></net>

<net id="2309"><net_src comp="298" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="2311"><net_src comp="2306" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="2312"><net_src comp="2306" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="2316"><net_src comp="346" pin="2"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="2146" pin=1"/></net>

<net id="2321"><net_src comp="352" pin="2"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="2326"><net_src comp="358" pin="2"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="2331"><net_src comp="364" pin="2"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="2336"><net_src comp="370" pin="2"/><net_sink comp="2333" pin=0"/></net>

<net id="2337"><net_src comp="2333" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="2341"><net_src comp="376" pin="2"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="2343"><net_src comp="2338" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="2347"><net_src comp="382" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="2349"><net_src comp="2344" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="2350"><net_src comp="2344" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="2354"><net_src comp="388" pin="2"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="2359"><net_src comp="394" pin="2"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="2361"><net_src comp="2356" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="2362"><net_src comp="2356" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="2363"><net_src comp="2356" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="2364"><net_src comp="2356" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="2365"><net_src comp="2356" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="2369"><net_src comp="400" pin="2"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2371"><net_src comp="2366" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="2372"><net_src comp="2366" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="2376"><net_src comp="855" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2383"><net_src comp="314" pin="1"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="2385"><net_src comp="2380" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="2386"><net_src comp="2380" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="2393"><net_src comp="318" pin="1"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="2395"><net_src comp="2390" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="2396"><net_src comp="2390" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="2403"><net_src comp="322" pin="1"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="2405"><net_src comp="2400" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="2406"><net_src comp="2400" pin="1"/><net_sink comp="2302" pin=1"/></net>

<net id="2410"><net_src comp="326" pin="1"/><net_sink comp="2407" pin=0"/></net>

<net id="2411"><net_src comp="2407" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="2412"><net_src comp="2407" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="2413"><net_src comp="2407" pin="1"/><net_sink comp="2297" pin=1"/></net>

<net id="2417"><net_src comp="330" pin="1"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="2419"><net_src comp="2414" pin="1"/><net_sink comp="1974" pin=0"/></net>

<net id="2420"><net_src comp="2414" pin="1"/><net_sink comp="2212" pin=1"/></net>

<net id="2424"><net_src comp="334" pin="1"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="2426"><net_src comp="2421" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="2427"><net_src comp="2421" pin="1"/><net_sink comp="1963" pin=1"/></net>

<net id="2431"><net_src comp="338" pin="1"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="2433"><net_src comp="2428" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="2434"><net_src comp="2428" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="2435"><net_src comp="2428" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="2436"><net_src comp="2428" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="2437"><net_src comp="2428" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="2441"><net_src comp="342" pin="1"/><net_sink comp="2438" pin=0"/></net>

<net id="2442"><net_src comp="2438" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="2443"><net_src comp="2438" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="2444"><net_src comp="2438" pin="1"/><net_sink comp="2292" pin=1"/></net>

<net id="2448"><net_src comp="949" pin="3"/><net_sink comp="2445" pin=0"/></net>

<net id="2452"><net_src comp="956" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2456"><net_src comp="963" pin="3"/><net_sink comp="2453" pin=0"/></net>

<net id="2460"><net_src comp="1000" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="2465"><net_src comp="1005" pin="1"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="2467"><net_src comp="2462" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="2471"><net_src comp="828" pin="1"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="2476"><net_src comp="803" pin="1"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="2481"><net_src comp="806" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="2495"><net_src comp="1017" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="595" pin=6"/></net>

<net id="2501"><net_src comp="1021" pin="1"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="436" pin=9"/></net>

<net id="2506"><net_src comp="1025" pin="1"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="436" pin=10"/></net>

<net id="2511"><net_src comp="1029" pin="1"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="436" pin=11"/></net>

<net id="2516"><net_src comp="1033" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="2520"><net_src comp="1037" pin="1"/><net_sink comp="2517" pin=0"/></net>

<net id="2521"><net_src comp="2517" pin="1"/><net_sink comp="436" pin=13"/></net>

<net id="2525"><net_src comp="1041" pin="1"/><net_sink comp="2522" pin=0"/></net>

<net id="2526"><net_src comp="2522" pin="1"/><net_sink comp="436" pin=14"/></net>

<net id="2530"><net_src comp="1045" pin="2"/><net_sink comp="2527" pin=0"/></net>

<net id="2531"><net_src comp="2527" pin="1"/><net_sink comp="2302" pin=0"/></net>

<net id="2535"><net_src comp="1051" pin="2"/><net_sink comp="2532" pin=0"/></net>

<net id="2536"><net_src comp="2532" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="2537"><net_src comp="2532" pin="1"/><net_sink comp="567" pin=4"/></net>

<net id="2538"><net_src comp="2532" pin="1"/><net_sink comp="567" pin=6"/></net>

<net id="2539"><net_src comp="2532" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="2540"><net_src comp="2532" pin="1"/><net_sink comp="581" pin=4"/></net>

<net id="2541"><net_src comp="2532" pin="1"/><net_sink comp="581" pin=6"/></net>

<net id="2545"><net_src comp="1057" pin="2"/><net_sink comp="2542" pin=0"/></net>

<net id="2549"><net_src comp="1062" pin="2"/><net_sink comp="2546" pin=0"/></net>

<net id="2553"><net_src comp="1067" pin="2"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="2558"><net_src comp="1072" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="2563"><net_src comp="1080" pin="2"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="2568"><net_src comp="1085" pin="4"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="2570"><net_src comp="2565" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="2571"><net_src comp="2565" pin="1"/><net_sink comp="1123" pin=2"/></net>

<net id="2575"><net_src comp="1099" pin="2"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="2583"><net_src comp="1170" pin="2"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="2588"><net_src comp="1185" pin="2"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="2593"><net_src comp="1190" pin="4"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="2595"><net_src comp="2590" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="2596"><net_src comp="2590" pin="1"/><net_sink comp="1154" pin=2"/></net>

<net id="2600"><net_src comp="1204" pin="2"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="2605"><net_src comp="1237" pin="2"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="2607"><net_src comp="2602" pin="1"/><net_sink comp="632" pin=4"/></net>

<net id="2608"><net_src comp="2602" pin="1"/><net_sink comp="632" pin=6"/></net>

<net id="2609"><net_src comp="2602" pin="1"/><net_sink comp="632" pin=8"/></net>

<net id="2610"><net_src comp="2602" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="2611"><net_src comp="2602" pin="1"/><net_sink comp="649" pin=4"/></net>

<net id="2612"><net_src comp="2602" pin="1"/><net_sink comp="649" pin=6"/></net>

<net id="2613"><net_src comp="2602" pin="1"/><net_sink comp="649" pin=8"/></net>

<net id="2617"><net_src comp="1176" pin="2"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="2619"><net_src comp="2614" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2620"><net_src comp="2614" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="2621"><net_src comp="2614" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2625"><net_src comp="1247" pin="1"/><net_sink comp="2622" pin=0"/></net>

<net id="2626"><net_src comp="2622" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="2633"><net_src comp="1262" pin="2"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="2638"><net_src comp="1272" pin="2"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="2643"><net_src comp="516" pin="3"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="2648"><net_src comp="1288" pin="3"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="2653"><net_src comp="1295" pin="2"/><net_sink comp="2650" pin=0"/></net>

<net id="2657"><net_src comp="1300" pin="2"/><net_sink comp="2654" pin=0"/></net>

<net id="2661"><net_src comp="1322" pin="2"/><net_sink comp="2658" pin=0"/></net>

<net id="2665"><net_src comp="523" pin="3"/><net_sink comp="2662" pin=0"/></net>

<net id="2666"><net_src comp="2662" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="2670"><net_src comp="529" pin="3"/><net_sink comp="2667" pin=0"/></net>

<net id="2671"><net_src comp="2667" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="2675"><net_src comp="476" pin="3"/><net_sink comp="2672" pin=0"/></net>

<net id="2676"><net_src comp="2672" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="2680"><net_src comp="791" pin="2"/><net_sink comp="2677" pin=0"/></net>

<net id="2681"><net_src comp="2677" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="2685"><net_src comp="1484" pin="3"/><net_sink comp="2682" pin=0"/></net>

<net id="2686"><net_src comp="2682" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="2690"><net_src comp="1624" pin="3"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="666" pin=6"/></net>

<net id="2698"><net_src comp="1635" pin="2"/><net_sink comp="2695" pin=0"/></net>

<net id="2699"><net_src comp="2695" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="2703"><net_src comp="1778" pin="3"/><net_sink comp="2700" pin=0"/></net>

<net id="2704"><net_src comp="2700" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="2708"><net_src comp="1786" pin="2"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="2713"><net_src comp="536" pin="3"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="2718"><net_src comp="489" pin="3"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="2723"><net_src comp="1806" pin="1"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1932" pin=1"/></net>

<net id="2728"><net_src comp="1916" pin="3"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="1939" pin=1"/></net>

<net id="2730"><net_src comp="2725" pin="1"/><net_sink comp="1944" pin=2"/></net>

<net id="2734"><net_src comp="1968" pin="2"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="2739"><net_src comp="828" pin="1"/><net_sink comp="2736" pin=0"/></net>

<net id="2740"><net_src comp="2736" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="2744"><net_src comp="1982" pin="2"/><net_sink comp="2741" pin=0"/></net>

<net id="2745"><net_src comp="2741" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="2749"><net_src comp="823" pin="2"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="2754"><net_src comp="774" pin="8"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="2759"><net_src comp="811" pin="2"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="2764"><net_src comp="2126" pin="3"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2769"><net_src comp="2137" pin="2"/><net_sink comp="2766" pin=0"/></net>

<net id="2770"><net_src comp="2766" pin="1"/><net_sink comp="2143" pin=0"/></net>

<net id="2774"><net_src comp="2165" pin="2"/><net_sink comp="2771" pin=0"/></net>

<net id="2775"><net_src comp="2771" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="2776"><net_src comp="2771" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="2780"><net_src comp="2171" pin="2"/><net_sink comp="2777" pin=0"/></net>

<net id="2781"><net_src comp="2777" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="2782"><net_src comp="2777" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="2786"><net_src comp="1988" pin="2"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="2212" pin=0"/></net>

<net id="2791"><net_src comp="2181" pin="1"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="2201" pin=0"/></net>

<net id="2799"><net_src comp="2191" pin="2"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="2804"><net_src comp="2201" pin="2"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="2206" pin=0"/></net>

<net id="2809"><net_src comp="557" pin="3"/><net_sink comp="2806" pin=0"/></net>

<net id="2810"><net_src comp="2806" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="2814"><net_src comp="502" pin="3"/><net_sink comp="2811" pin=0"/></net>

<net id="2815"><net_src comp="2811" pin="1"/><net_sink comp="2225" pin=0"/></net>

<net id="2819"><net_src comp="431" pin="2"/><net_sink comp="2816" pin=0"/></net>

<net id="2820"><net_src comp="2816" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="2824"><net_src comp="2231" pin="2"/><net_sink comp="2821" pin=0"/></net>

<net id="2825"><net_src comp="2821" pin="1"/><net_sink comp="2251" pin=1"/></net>

<net id="2829"><net_src comp="2237" pin="4"/><net_sink comp="2826" pin=0"/></net>

<net id="2830"><net_src comp="2826" pin="1"/><net_sink comp="2263" pin=0"/></net>

<net id="2831"><net_src comp="2826" pin="1"/><net_sink comp="2268" pin=1"/></net>

<net id="2832"><net_src comp="2826" pin="1"/><net_sink comp="2275" pin=2"/></net>

<net id="2836"><net_src comp="2247" pin="1"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="2258" pin=0"/></net>

<net id="2841"><net_src comp="2286" pin="2"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="731" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {251 252 }
	Port: OUTPUT_r_V_keep_V | {251 252 }
	Port: OUTPUT_r_V_strb_V | {251 252 }
	Port: OUTPUT_r_V_user_V | {251 252 }
	Port: OUTPUT_r_V_last_V | {251 252 }
	Port: OUTPUT_r_V_id_V | {251 252 }
	Port: OUTPUT_r_V_dest_V | {251 252 }
	Port: axilite_out | {250 }
 - Input state : 
	Port: guitar_effects : gmem | {227 228 229 230 231 232 233 247 }
	Port: guitar_effects : INPUT_r_V_data_V | {9 }
	Port: guitar_effects : INPUT_r_V_keep_V | {9 }
	Port: guitar_effects : INPUT_r_V_strb_V | {9 }
	Port: guitar_effects : INPUT_r_V_user_V | {9 }
	Port: guitar_effects : INPUT_r_V_last_V | {9 }
	Port: guitar_effects : INPUT_r_V_id_V | {9 }
	Port: guitar_effects : INPUT_r_V_dest_V | {9 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
	Port: guitar_effects : tempo | {1 }
	Port: guitar_effects : wah_coeffs | {1 }
	Port: guitar_effects : lpf_coefficients | {48 49 }
	Port: guitar_effects : ref_4oPi_table_256_V | {207 208 }
	Port: guitar_effects : fourth_order_double_sin_cos_K0_V | {207 208 }
	Port: guitar_effects : fourth_order_double_sin_cos_K1_V | {207 208 }
	Port: guitar_effects : fourth_order_double_sin_cos_K2_V | {207 208 }
	Port: guitar_effects : fourth_order_double_sin_cos_K3_V | {207 208 }
	Port: guitar_effects : fourth_order_double_sin_cos_K4_V | {207 208 }
  - Chain level:
	State 1
		store_ln60 : 1
	State 2
		p_cast : 1
		exitcond3588 : 1
		empty_70 : 1
		br_ln0 : 2
		compression_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 3
		p_cast5 : 1
		exitcond3535 : 1
		empty_73 : 1
		br_ln0 : 2
		delay_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 4
		p_cast6 : 1
		exitcond3524 : 1
		empty_76 : 1
		br_ln0 : 2
		wah_values_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln83 : 1
		store_ln83 : 1
		store_ln83 : 1
		store_ln83 : 1
		store_ln83 : 1
		store_ln83 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		current_sample : 1
		or_ln90 : 1
		icmp_ln135 : 1
		br_ln135 : 2
		icmp_ln137 : 1
		br_ln137 : 2
		r_V : 1
		r_V_21 : 1
	State 10
		r_V_49 : 1
		ret_V_9_cast : 2
		trunc_ln1049_1 : 2
		icmp_ln1049_1 : 3
	State 11
		select_ln1048_1 : 1
		ret_V_11 : 2
		result_1 : 3
		select_ln1048 : 1
		ret_V_9 : 2
		result : 3
		axilite_out_local_1 : 1
		empty_79 : 1
		tmp_int_6 : 4
		add_ln156 : 1
		compression_buffer_index_1 : 2
	State 12
		r_V_48 : 1
		ret_V_cast : 2
		trunc_ln1049 : 2
		icmp_ln1049 : 3
	State 13
		abs_in_1 : 1
		compression_buffer_addr_1 : 1
		store_ln155 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		trunc_ln61 : 1
		sext_ln61 : 2
	State 48
		zext_ln159 : 1
		icmp_ln159 : 1
		add_ln159 : 1
		br_ln159 : 2
		zext_ln161 : 1
		add_ln161 : 2
		coeff_index : 3
		lpf_coefficients_addr : 2
		lpf_coefficients_load : 3
		current_level : 1
		icmp_ln173 : 2
		icmp_ln183 : 2
		br_ln173 : 3
		icmp_ln182 : 2
		icmp_ln182_1 : 2
		and_ln182 : 3
		and_ln182_1 : 3
		br_ln182 : 3
		br_ln174 : 3
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		trunc_ln162 : 1
		zext_ln162 : 2
		compression_buffer_addr_2 : 3
		compression_buffer_load : 4
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		p_Result_45 : 1
		xs_exp_V : 1
		p_Result_46 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512_3 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V_35 : 8
		r_V_36 : 8
		tmp_22 : 9
		zext_ln818 : 10
		tmp_6 : 9
		val : 11
		result_V_2 : 12
		result_V_18 : 13
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
		p_Result_49 : 1
		xs_exp_V_2 : 1
		p_Result_50 : 1
		mantissa_2 : 2
		zext_ln15_2 : 3
		zext_ln346_2 : 2
		add_ln346_2 : 3
		isNeg_3 : 4
		sub_ln1512_5 : 2
		sext_ln1512_2 : 3
		ush_3 : 5
		sext_ln1488_2 : 6
		zext_ln1488_3 : 7
		r_V_40 : 8
		r_V_41 : 8
		tmp_30 : 9
		zext_ln818_2 : 10
		tmp_s : 9
		val_2 : 11
		result_V_8 : 12
		result_V : 13
	State 96
		axilite_out_local_2 : 1
		empty_82 : 1
		tmp_int_3 : 1
		sub_ln201 : 1
		srem_ln201 : 2
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
		p_Result_47 : 1
		xs_exp_V_1 : 1
		p_Result_48 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_2 : 4
		sub_ln1512_4 : 2
		sext_ln1512_1 : 3
		ush_2 : 5
		sext_ln1488_1 : 6
		zext_ln1488_2 : 7
		r_V_38 : 8
		r_V_39 : 8
		tmp_26 : 9
		zext_ln818_1 : 10
		tmp_9 : 9
		val_1 : 11
		result_V_7 : 12
		result_V_19 : 13
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
		delay_buffer_index_1 : 1
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
		trunc_ln201 : 1
		zext_ln201 : 2
		delay_buffer_addr_1 : 3
		delay_buffer_load : 4
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
		xs_exp_V_4 : 1
		p_Result_52 : 1
		mantissa_3 : 2
		zext_ln15_3 : 3
		zext_ln346_3 : 2
		add_ln346_3 : 3
		isNeg_4 : 4
		sub_ln1512 : 2
		sext_ln1512_3 : 3
		ush_4 : 5
		sext_ln1488_3 : 6
		zext_ln1488_4 : 7
		r_V_42 : 8
		r_V_43 : 8
		tmp_34 : 9
		zext_ln818_3 : 10
		tmp_3 : 9
		val_3 : 11
	State 161
		result_V_20 : 1
		output : 2
		delay_buffer_addr_2 : 1
		store_ln204 : 3
		store_ln102 : 1
		axilite_out_local_3 : 1
		empty_83 : 1
		tmp_int : 3
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
		zext_ln217 : 1
		wah_values_buffer_addr_1 : 2
		store_ln217 : 3
		add_ln218 : 1
		wah_buffer_index_1 : 2
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
		p_Result_53 : 1
		xs_exp_V_5 : 1
		p_Result_54 : 1
		mantissa_4 : 2
		zext_ln15_4 : 3
		zext_ln515 : 2
		add_ln515 : 3
		isNeg_5 : 4
		sub_ln1512_2 : 2
		sext_ln1512_4 : 3
		ush_5 : 5
		sext_ln1488_4 : 6
		zext_ln1488_5 : 7
		r_V_44 : 8
		r_V_45 : 8
		tmp_38 : 9
		zext_ln818_4 : 10
		tmp_4 : 9
		val_4 : 11
		result_V_16 : 12
		result_V_21 : 13
	State 225
		mul_ln226 : 1
	State 226
		add_ln226 : 1
		trunc_ln : 2
		sext_ln226 : 3
		gmem_addr : 4
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
		trunc_ln73 : 1
		sext_ln73 : 2
	State 234
		icmp_ln226 : 1
		add_ln226_1 : 1
		br_ln226 : 2
		zext_ln228 : 1
		sub_ln228 : 2
		coeff_index_1 : 3
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
		trunc_ln229 : 1
		zext_ln229 : 2
		wah_values_buffer_addr_2 : 3
		r_V_46 : 4
	State 247
	State 248
		r_V_50 : 1
		ret_V_12 : 2
		trunc_ln1049_2 : 2
	State 249
		select_ln1048_2 : 1
		ret_V_14 : 2
		sext_ln598 : 3
		result_3 : 4
	State 250
		write_ln304 : 1
		store_ln83 : 1
		store_ln83 : 1
		write_ln304 : 1
		write_ln90 : 1
	State 251
	State 252


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |        grp_sin_or_cos_double_s_fu_774       |    54   |  17.468 |   4021  |   4818  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_1176                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1277                 |    0    |    0    |   142   |    73   |
|   srem   |                 grp_fu_1640                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1791                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1988                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_2206                 |    0    |    0    |   118   |    53   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dadd   |                  grp_fu_811                 |    3    |    0    |   445   |   1149  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dmul   |                  grp_fu_816                 |    11   |    0    |   299   |   566   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               empty_70_fu_878               |    0    |    0    |    0    |    14   |
|          |               empty_73_fu_908               |    0    |    0    |    0    |    24   |
|          |               empty_76_fu_938               |    0    |    0    |    0    |    14   |
|          |            current_sample_fu_1045           |    0    |    0    |    0    |    39   |
|          |                 r_V_fu_1067                 |    0    |    0    |    0    |    39   |
|          |               ret_V_10_fu_1112              |    0    |    0    |    0    |    39   |
|          |                ret_V_fu_1143                |    0    |    0    |    0    |    39   |
|          |                result_fu_1161               |    0    |    0    |    0    |    39   |
|          |              add_ln156_fu_1170              |    0    |    0    |    0    |    39   |
|          |              add_ln159_fu_1262              |    0    |    0    |    0    |    14   |
|          |              add_ln161_fu_1272              |    0    |    0    |    0    |    13   |
|    add   |              add_ln346_fu_1396              |    0    |    0    |    0    |    15   |
|          |             add_ln346_2_fu_1536             |    0    |    0    |    0    |    15   |
|          |             add_ln346_1_fu_1690             |    0    |    0    |    0    |    15   |
|          |              add_ln205_fu_1786              |    0    |    0    |    0    |    39   |
|          |             add_ln346_3_fu_1842             |    0    |    0    |    0    |    15   |
|          |                output_fu_1951               |    0    |    0    |    0    |    39   |
|          |              add_ln218_fu_1982              |    0    |    0    |    0    |    39   |
|          |              add_ln515_fu_2038              |    0    |    0    |    0    |    12   |
|          |              add_ln226_fu_2146              |    0    |    0    |    0    |    71   |
|          |             add_ln226_1_fu_2191             |    0    |    0    |    0    |    14   |
|          |               ret_V_13_fu_2263              |    0    |    0    |    0    |    23   |
|          |               result_3_fu_2286              |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_791                 |    2    |    0    |   227   |   403   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |           select_ln1048_1_fu_1117           |    0    |    0    |    0    |    32   |
|          |               ret_V_11_fu_1123              |    0    |    0    |    0    |    32   |
|          |            select_ln1048_fu_1148            |    0    |    0    |    0    |    32   |
|          |               ret_V_9_fu_1154               |    0    |    0    |    0    |    32   |
|          |               abs_in_1_fu_1224              |    0    |    0    |    0    |    32   |
|          |            current_level_fu_1288            |    0    |    0    |    0    |    32   |
|          |                 ush_fu_1420                 |    0    |    0    |    0    |    9    |
|          |                 val_fu_1470                 |    0    |    0    |    0    |    32   |
|          |             result_V_18_fu_1484             |    0    |    0    |    0    |    32   |
|          |                ush_3_fu_1560                |    0    |    0    |    0    |    9    |
|          |                val_2_fu_1610                |    0    |    0    |    0    |    32   |
|  select  |               result_V_fu_1624              |    0    |    0    |    0    |    32   |
|          |                ush_2_fu_1714                |    0    |    0    |    0    |    9    |
|          |                val_1_fu_1764                |    0    |    0    |    0    |    32   |
|          |             result_V_19_fu_1778             |    0    |    0    |    0    |    32   |
|          |                ush_4_fu_1866                |    0    |    0    |    0    |    9    |
|          |                val_3_fu_1916                |    0    |    0    |    0    |    32   |
|          |             result_V_20_fu_1944             |    0    |    0    |    0    |    32   |
|          |                ush_5_fu_2062                |    0    |    0    |    0    |    12   |
|          |                val_4_fu_2112                |    0    |    0    |    0    |    32   |
|          |             result_V_21_fu_2126             |    0    |    0    |    0    |    32   |
|          |           select_ln1048_2_fu_2268           |    0    |    0    |    0    |    16   |
|          |               ret_V_14_fu_2275              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_35_fu_1436               |    0    |    0    |    0    |   100   |
|          |                r_V_40_fu_1576               |    0    |    0    |    0    |   100   |
|   lshr   |                r_V_38_fu_1730               |    0    |    0    |    0    |   100   |
|          |                r_V_42_fu_1882               |    0    |    0    |    0    |   100   |
|          |                r_V_44_fu_2078               |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_36_fu_1442               |    0    |    0    |    0    |   100   |
|          |                r_V_41_fu_1582               |    0    |    0    |    0    |   100   |
|    shl   |                r_V_39_fu_1736               |    0    |    0    |    0    |   100   |
|          |                r_V_43_fu_1888               |    0    |    0    |    0    |   100   |
|          |              shl_ln221_fu_1968              |    0    |    0    |    0    |    0    |
|          |                r_V_45_fu_2084               |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |          negative_threshold_fu_1000         |    0    |    0    |    0    |    39   |
|          |                r_V_21_fu_1072               |    0    |    0    |    0    |    39   |
|          |               result_1_fu_1130              |    0    |    0    |    0    |    39   |
|          |              sub_ln151_fu_1218              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_3_fu_1410            |    0    |    0    |    0    |    15   |
|          |              result_V_2_fu_1478             |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_5_fu_1550            |    0    |    0    |    0    |    15   |
|    sub   |              result_V_8_fu_1618             |    0    |    0    |    0    |    39   |
|          |              sub_ln201_fu_1635              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_4_fu_1704            |    0    |    0    |    0    |    15   |
|          |              result_V_7_fu_1772             |    0    |    0    |    0    |    39   |
|          |              sub_ln1512_fu_1856             |    0    |    0    |    0    |    15   |
|          |             result_V_13_fu_1939             |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_2_fu_2052            |    0    |    0    |    0    |    12   |
|          |             result_V_16_fu_2120             |    0    |    0    |    0    |    39   |
|          |              sub_ln228_fu_2201              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_795                 |    3    |    0    |   128   |   320   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             exitcond3588_fu_872             |    0    |    0    |    0    |    11   |
|          |             exitcond3535_fu_902             |    0    |    0    |    0    |    13   |
|          |             exitcond3524_fu_932             |    0    |    0    |    0    |    10   |
|          |              icmp_ln135_fu_1057             |    0    |    0    |    0    |    18   |
|          |              icmp_ln137_fu_1062             |    0    |    0    |    0    |    18   |
|          |            icmp_ln1049_1_fu_1099            |    0    |    0    |    0    |    10   |
|          |             icmp_ln1049_fu_1204             |    0    |    0    |    0    |    10   |
|   icmp   |              icmp_ln159_fu_1256             |    0    |    0    |    0    |    11   |
|          |              icmp_ln165_fu_1283             |    0    |    0    |    0    |    18   |
|          |              icmp_ln173_fu_1295             |    0    |    0    |    0    |    18   |
|          |              icmp_ln183_fu_1300             |    0    |    0    |    0    |    18   |
|          |              icmp_ln182_fu_1306             |    0    |    0    |    0    |    18   |
|          |             icmp_ln182_1_fu_1311            |    0    |    0    |    0    |    18   |
|          |              icmp_ln226_fu_2185             |    0    |    0    |    0    |    10   |
|          |            icmp_ln1049_2_fu_2258            |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_49_fu_1080               |    1    |    0    |    0    |    20   |
|    mul   |                r_V_48_fu_1185               |    1    |    0    |    0    |    20   |
|          |              mul_ln226_fu_2137              |    1    |    0    |    0    |    20   |
|          |                r_V_50_fu_2231               |    2    |    0    |    0    |    20   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln182_fu_1316              |    0    |    0    |    0    |    2    |
|          |             and_ln182_1_fu_1322             |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |         wah_coeffs_read_read_fu_346         |    0    |    0    |    0    |    0    |
|          |            tempo_read_read_fu_352           |    0    |    0    |    0    |    0    |
|          |        delay_samples_read_read_fu_358       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_364         |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_370 |    0    |    0    |    0    |    0    |
|   read   |  compression_max_threshold_read_read_fu_376 |    0    |    0    |    0    |    0    |
|          |  compression_min_threshold_read_read_fu_382 |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_388   |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_394    |    0    |    0    |    0    |    0    |
|          |           control_read_read_fu_400          |    0    |    0    |    0    |    0    |
|          |             empty_78_read_fu_406            |    0    |    0    |    0    |    0    |
|          |          gmem_addr_read_read_fu_431         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_424             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_436              |    0    |    0    |    0    |    0    |
|          |           write_ln90_write_fu_463           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                  grp_fu_799                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_803                 |    0    |    0    |    0    |    0    |
|          |                  grp_fu_806                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                  grp_fu_823                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                  grp_fu_828                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln23_fu_855              |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_1_fu_1095           |    0    |    0    |    0    |    0    |
|          |             trunc_ln1049_fu_1200            |    0    |    0    |    0    |    0    |
|          |              trunc_ln61_fu_1243             |    0    |    0    |    0    |    0    |
|          |             trunc_ln162_fu_1344             |    0    |    0    |    0    |    0    |
|          |             p_Result_46_fu_1374             |    0    |    0    |    0    |    0    |
|   trunc  |             p_Result_50_fu_1514             |    0    |    0    |    0    |    0    |
|          |             p_Result_48_fu_1668             |    0    |    0    |    0    |    0    |
|          |             trunc_ln201_fu_1797             |    0    |    0    |    0    |    0    |
|          |             p_Result_52_fu_1820             |    0    |    0    |    0    |    0    |
|          |             p_Result_54_fu_2016             |    0    |    0    |    0    |    0    |
|          |              trunc_ln73_fu_2177             |    0    |    0    |    0    |    0    |
|          |             trunc_ln229_fu_2216             |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_2_fu_2247           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_867                |    0    |    0    |    0    |    0    |
|          |                p_cast5_fu_897               |    0    |    0    |    0    |    0    |
|          |                p_cast6_fu_927               |    0    |    0    |    0    |    0    |
|          |              zext_ln155_fu_1233             |    0    |    0    |    0    |    0    |
|          |              zext_ln159_fu_1251             |    0    |    0    |    0    |    0    |
|          |              zext_ln161_fu_1268             |    0    |    0    |    0    |    0    |
|          |              zext_ln162_fu_1348             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_fu_1388              |    0    |    0    |    0    |    0    |
|          |              zext_ln346_fu_1392             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_fu_1432             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_1456             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_2_fu_1528             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_2_fu_1532            |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_3_fu_1572            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_2_fu_1596            |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln15_1_fu_1682             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_1_fu_1686            |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_2_fu_1726            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_1_fu_1750            |    0    |    0    |    0    |    0    |
|          |              zext_ln201_fu_1801             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_3_fu_1834             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_3_fu_1838            |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_4_fu_1878            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_3_fu_1902            |    0    |    0    |    0    |    0    |
|          |              zext_ln204_fu_1959             |    0    |    0    |    0    |    0    |
|          |              zext_ln217_fu_1977             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_4_fu_2030             |    0    |    0    |    0    |    0    |
|          |              zext_ln515_fu_2034             |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_5_fu_2074            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_4_fu_2098            |    0    |    0    |    0    |    0    |
|          |              zext_ln228_fu_2197             |    0    |    0    |    0    |    0    |
|          |              zext_ln229_fu_2220             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_949                 |    0    |    0    |    0    |    0    |
|          |                tmp_11_fu_956                |    0    |    0    |    0    |    0    |
|          |                tmp_13_fu_963                |    0    |    0    |    0    |    0    |
|          |             p_Result_28_fu_1105             |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_1136             |    0    |    0    |    0    |    0    |
|          |                tmp_17_fu_1210               |    0    |    0    |    0    |    0    |
|          |             p_Result_45_fu_1356             |    0    |    0    |    0    |    0    |
|          |                isNeg_fu_1402                |    0    |    0    |    0    |    0    |
|          |                tmp_22_fu_1448               |    0    |    0    |    0    |    0    |
|          |             p_Result_49_fu_1496             |    0    |    0    |    0    |    0    |
| bitselect|               isNeg_3_fu_1542               |    0    |    0    |    0    |    0    |
|          |                tmp_30_fu_1588               |    0    |    0    |    0    |    0    |
|          |             p_Result_47_fu_1650             |    0    |    0    |    0    |    0    |
|          |               isNeg_2_fu_1696               |    0    |    0    |    0    |    0    |
|          |                tmp_26_fu_1742               |    0    |    0    |    0    |    0    |
|          |               isNeg_4_fu_1848               |    0    |    0    |    0    |    0    |
|          |                tmp_34_fu_1894               |    0    |    0    |    0    |    0    |
|          |             p_Result_51_fu_1932             |    0    |    0    |    0    |    0    |
|          |             p_Result_53_fu_1998             |    0    |    0    |    0    |    0    |
|          |               isNeg_5_fu_2044               |    0    |    0    |    0    |    0    |
|          |                tmp_38_fu_2090               |    0    |    0    |    0    |    0    |
|          |             p_Result_44_fu_2251             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             conv7_i_i_i_fu_1005             |    0    |    0    |    0    |    0    |
|          |            sext_ln1317_1_fu_1077            |    0    |    0    |    0    |    0    |
|          |             sext_ln1317_fu_1182             |    0    |    0    |    0    |    0    |
|          |              sext_ln61_fu_1247              |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_fu_1416             |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_fu_1428             |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_2_fu_1556            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_2_fu_1568            |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_1_fu_1710            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_1_fu_1722            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln1512_3_fu_1862            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_3_fu_1874            |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_4_fu_2058            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_4_fu_2070            |    0    |    0    |    0    |    0    |
|          |             sext_ln226_1_fu_2134            |    0    |    0    |    0    |    0    |
|          |             sext_ln226_2_fu_2143            |    0    |    0    |    0    |    0    |
|          |              sext_ln226_fu_2161             |    0    |    0    |    0    |    0    |
|          |              sext_ln73_fu_2181              |    0    |    0    |    0    |    0    |
|          |            sext_ln1317_2_fu_2225            |    0    |    0    |    0    |    0    |
|          |             sext_ln1319_fu_2228             |    0    |    0    |    0    |    0    |
|          |              sext_ln598_fu_2282             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             tmp_data_V_1_fu_1017            |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_1021             |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_1025             |    0    |    0    |    0    |    0    |
|extractvalue|              tmp_user_V_fu_1029             |    0    |    0    |    0    |    0    |
|          |              tmp_last_V_fu_1033             |    0    |    0    |    0    |    0    |
|          |               tmp_id_V_fu_1037              |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_1041             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               or_ln90_fu_1051               |    0    |    0    |    0    |    0    |
|    or    |               or_ln95_fu_1237               |    0    |    0    |    0    |    0    |
|          |               or_ln100_fu_1924              |    0    |    0    |    0    |    0    |
|          |               or_ln105_fu_2171              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             ret_V_9_cast_fu_1085            |    0    |    0    |    0    |    0    |
|          |              ret_V_cast_fu_1190             |    0    |    0    |    0    |    0    |
|          |               xs_exp_V_fu_1364              |    0    |    0    |    0    |    0    |
|          |                tmp_6_fu_1460                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_2_fu_1504             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_1600                |    0    |    0    |    0    |    0    |
|partselect|              xs_exp_V_1_fu_1658             |    0    |    0    |    0    |    0    |
|          |                tmp_9_fu_1754                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_4_fu_1810             |    0    |    0    |    0    |    0    |
|          |                tmp_3_fu_1906                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_5_fu_2006             |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_2102                |    0    |    0    |    0    |    0    |
|          |               trunc_ln_fu_2151              |    0    |    0    |    0    |    0    |
|          |               ret_V_12_fu_2237              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               mantissa_fu_1378              |    0    |    0    |    0    |    0    |
|          |              mantissa_2_fu_1518             |    0    |    0    |    0    |    0    |
|bitconcatenate|              mantissa_1_fu_1672             |    0    |    0    |    0    |    0    |
|          |              mantissa_3_fu_1824             |    0    |    0    |    0    |    0    |
|          |              mantissa_4_fu_2020             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    78   |  17.468 |   6956  |  11477  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------+--------+--------+--------+--------+
|                                |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------+--------+--------+--------+--------+
|       compression_buffer       |    1   |    0   |    0   |    0   |
|          delay_buffer          |   256  |    0   |    0   |    0   |
|fourth_order_double_sin_cos_K0_V|    -   |   59   |   236  |    -   |
|fourth_order_double_sin_cos_K1_V|    -   |   52   |   208  |    -   |
|fourth_order_double_sin_cos_K2_V|    -   |   44   |   176  |    -   |
|fourth_order_double_sin_cos_K3_V|    -   |   33   |   132  |    -   |
|fourth_order_double_sin_cos_K4_V|    -   |   25   |   100  |    -   |
|        lpf_coefficients        |    1   |    0   |    0   |    -   |
|      ref_4oPi_table_256_V      |    8   |    0   |    0   |    -   |
|        wah_values_buffer       |    1   |    0   |    0   |    0   |
+--------------------------------+--------+--------+--------+--------+
|              Total             |   267  |   213  |   852  |    0   |
+--------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|             add5_i_reg_2756            |   64   |
|           add_ln156_reg_2580           |   32   |
|           add_ln159_reg_2630           |    9   |
|           add_ln161_reg_2635           |   11   |
|           add_ln205_reg_2705           |   32   |
|           add_ln218_reg_2741           |   32   |
|          add_ln226_1_reg_2796          |    7   |
|          and_ln182_1_reg_2658          |    1   |
|      axilite_out_local_0_reg_2438      |   32   |
|       axilite_out_local_1_reg_564      |   32   |
|       axilite_out_local_2_reg_629      |   32   |
|       axilite_out_local_3_reg_682      |   32   |
|       axilite_out_local_4_reg_739      |   32   |
|   compression_buffer_addr_2_reg_2667   |    9   |
|   compression_buffer_index_1_reg_2614  |   32   |
|    compression_buffer_index_reg_2428   |   32   |
|    compression_buffer_load_reg_2672    |   32   |
| compression_max_threshold_read_reg_2338|   32   |
| compression_min_threshold_read_reg_2344|   32   |
|compression_zero_threshold_read_reg_2333|   32   |
|          control_read_reg_2366         |    8   |
|            conv18_i_reg_2473           |   32   |
|            conv2_i_reg_2468            |   64   |
|            conv30_i_reg_2478           |   32   |
|          conv7_i_i_i_reg_2462          |   40   |
|            conv_i2_reg_2736            |   64   |
|         current_level_reg_2645         |   32   |
|        current_sample_1_reg_2400       |   32   |
|         current_sample_reg_2527        |   32   |
|            data_V_3_reg_2720           |   32   |
|               dc_reg_2677              |   32   |
|      delay_buffer_addr_1_reg_2710      |   17   |
|       delay_buffer_index_reg_2421      |   32   |
|       delay_buffer_load_reg_2715       |   32   |
|        delay_mult_read_reg_2328        |   32   |
|       delay_samples_read_reg_2323      |   32   |
|  distortion_clip_factor_read_reg_2351  |    8   |
|   distortion_threshold_read_reg_2356   |   32   |
|            empty_71_reg_2380           |   17   |
|            empty_74_reg_2390           |    7   |
|            empty_77_reg_2407           |   32   |
|            empty_79_reg_578            |   32   |
|            empty_80_reg_617            |   32   |
|            empty_82_reg_646            |   32   |
|            empty_83_reg_693            |   32   |
|            empty_86_reg_750            |   32   |
|             empty_reg_2306             |    9   |
|         gmem_addr_read_reg_2816        |   16   |
|           gmem_addr_reg_2771           |   16   |
|               i_7_reg_716              |    7   |
|                i_reg_606               |    9   |
|         icmp_ln1049_1_reg_2572         |    1   |
|          icmp_ln1049_reg_2597          |    1   |
|           icmp_ln135_reg_2542          |    1   |
|           icmp_ln137_reg_2546          |    1   |
|           icmp_ln173_reg_2650          |    1   |
|           icmp_ln183_reg_2654          |    1   |
|     lpf_coefficients_addr_reg_2640     |    9   |
|     lpf_coefficients_load_reg_2662     |   32   |
|           mul_ln226_reg_2766           |   41   |
|       negative_threshold_reg_2457      |   32   |
|            or_ln105_reg_2777           |   32   |
|            or_ln90_reg_2532            |   32   |
|            or_ln95_reg_2602            |   32   |
|             r_V_21_reg_2555            |   32   |
|             r_V_46_reg_2811            |   32   |
|             r_V_48_reg_2585            |   40   |
|             r_V_49_reg_2560            |   40   |
|             r_V_50_reg_2821            |   48   |
|              r_V_reg_2550              |   32   |
|                 reg_831                |   32   |
|                 reg_838                |   32   |
|                 reg_843                |   32   |
|                 reg_848                |   64   |
|            result_2_reg_727            |   32   |
|            result_3_reg_2838           |   32   |
|          result_V_18_reg_2682          |   32   |
|          result_V_19_reg_2700          |   32   |
|          result_V_21_reg_2761          |   32   |
|            result_V_reg_2687           |   32   |
|            ret_V_12_reg_2826           |   16   |
|          ret_V_9_cast_reg_2565         |   32   |
|           ret_V_cast_reg_2590          |   32   |
|           sext_ln61_reg_2622           |   11   |
|           sext_ln73_reg_2788           |    9   |
|           shl_ln221_reg_2731           |   32   |
|           sub_ln201_reg_2695           |   32   |
|           sub_ln228_reg_2801           |    9   |
|           tempo_read_reg_2318          |   32   |
|             tmp_11_reg_2449            |    1   |
|             tmp_13_reg_2453            |    1   |
|             tmp_2_reg_2751             |   64   |
|          tmp_data_V_1_reg_2492         |   32   |
|           tmp_dest_V_reg_2522          |    6   |
|            tmp_id_V_reg_2517           |    5   |
|            tmp_int_3_reg_663           |   32   |
|            tmp_int_6_reg_592           |   32   |
|            tmp_int_7_reg_760           |   32   |
|             tmp_int_reg_704            |   32   |
|           tmp_keep_V_reg_2498          |    4   |
|           tmp_last_V_reg_2513          |    1   |
|              tmp_reg_2445              |    1   |
|           tmp_strb_V_reg_2503          |    4   |
|           tmp_user_V_reg_2508          |    2   |
|         trunc_ln1049_2_reg_2833        |   32   |
|           trunc_ln23_reg_2373          |    1   |
|             val_3_reg_2725             |   32   |
|       wah_buffer_index_1_reg_2783      |   32   |
|        wah_buffer_index_reg_2414       |   32   |
|        wah_coeffs_read_reg_2313        |   64   |
|    wah_values_buffer_addr_2_reg_2806   |    7   |
|            x_assign_reg_2746           |   64   |
+----------------------------------------+--------+
|                  Total                 |  2917  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_436 |  p8  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_436 |  p12 |   2  |   1  |    2   |
| grp_access_fu_476 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_476 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_489 |  p0  |   4  |  17  |   68   ||    20   |
| grp_access_fu_489 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_502 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_502 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_523 |  p0  |   2  |   9  |   18   ||    9    |
|  empty_80_reg_617 |  p0  |   2  |  32  |   64   ||    9    |
|  result_2_reg_727 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_795    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_799    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_803    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_816    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_816    |  p1  |   4  |  64  |   256  ||    9    |
|     grp_fu_828    |  p0  |   3  |  32  |   96   ||    14   |
|    grp_fu_1176    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1277    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1640    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1791    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1988    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_2206    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1792  || 38.4328 ||   274   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   78   |   17   |  6956  |  11477 |    -   |
|   Memory  |   267  |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |   38   |    -   |   274  |    -   |
|  Register |    -   |    -   |    -   |  2917  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   267  |   78   |   55   |  10086 |  12603 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
