(pcb board with minimal netlist and some back-annotation changes
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "gEDA pcb-rnd")
    (host_version "<version>")
  )
  (resolution mm 1000000)
  (structure
    (layer "comp1"
      (type signal)
    )
    (layer "inner1"
      (type signal)
    )
    (layer "inner2"
      (type signal)
    )
    (layer "outline"
      (type signal)
    )
    (layer "solder1"
      (type signal)
    )
    (boundary
      (rect pcb 0.0 0.0 12.700000 12.700000)
    )
    (via via_685800_381000)
    (rule
      (width 0.2032)
      (clear 0.2032)
      (clear 0.2032 (type wire_area))
      (clear 0.2032 (type via_smd via_pin))
      (clear 0.2032 (type smd_smd))
      (clear 0.2032 (type default_smd))
    )
  )
  (placement
    (component 8
      (place "U1" 6.350000 6.985000 front 0 (PN 0))
    )
  )
  (library
    (image 8
      (pin Th_square_2032000 "1" -3.810000 1.270000)
      (pin Th_round_2032000 "4" 3.810000 1.270000)
      (pin Th_round_2032000 "2" -3.810000 -1.270000)
      (pin Th_round_2032000 "3" 3.810000 -1.270000)
    )
    (padstack Th_square_2032000
      (shape (rect signal -1.016000 -1.016000 1.016000 1.016000))
      (attach off)
    )
    (padstack Th_round_2032000
      (shape (circle signal 2.032000))
      (attach off)
    )
    (padstack via_685800_381000
      (shape (circle signal 0.685800))
      (attach off)
    )
  )
  (network
    (net "bar"
      (pins "U1"-"2" "U1"-"4" "U1"-"1")
    )
    (net "foo"
      (pins "U1"-"3")
    )
    (class geda_default "bar" "foo"
      (circuit
        (use_via via_685800_381000)
      )
      (rule (width 0.203200))
    )
  )
    (wiring

    )
)
