
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 30 11:33:39 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 56260
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 506.844 ; gain = 201.688
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1396.910 ; gain = 447.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'array_mult' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_in_a_store_data_RAM_AUTO_1R1W' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_in_a_store_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_in_a_store_data_RAM_AUTO_1R1W' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_in_a_store_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'array_mult_in_a_store_keep_RAM_AUTO_1R1W' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_in_a_store_keep_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_in_a_store_keep_RAM_AUTO_1R1W' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_in_a_store_keep_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'array_mult_in_a_store_last_RAM_AUTO_1R1W' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_in_a_store_last_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_in_a_store_last_RAM_AUTO_1R1W' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_in_a_store_last_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_VITIS_LOOP_26_1' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_flow_control_loop_pipe_sequential_init' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_flow_control_loop_pipe_sequential_init' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_VITIS_LOOP_26_1' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_mac_muladd_16s_16s_16ns_16_4_1' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP1' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP1' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP1.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP2' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP2' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP2.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP3' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP3' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP3.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP4' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP4' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP4.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP5' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP5' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP5.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP6' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP6' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP6.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP7' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP7' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP7.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP8' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP8' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP8.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP9' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_array_mult_Pipeline_MULT_ACC_LOOP9' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP9.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_CTRL_s_axi' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_CTRL_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_CTRL_s_axi' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_DATA_IN_B_s_axi' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_DATA_IN_B_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_DATA_IN_B_s_axi_ram' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_DATA_IN_B_s_axi.v:256]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_DATA_IN_B_s_axi_ram' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_DATA_IN_B_s_axi.v:256]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_DATA_IN_B_s_axi' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_DATA_IN_B_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_regslice_both' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_regslice_both' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_regslice_both__parameterized0' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_regslice_both__parameterized0' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_mult_regslice_both__parameterized1' [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult_regslice_both__parameterized1' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_mult' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_CTRL_s_axi.v:254]
WARNING: [Synth 8-7129] Port we0[3] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module array_mult_DATA_IN_B_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module array_mult_in_a_store_last_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module array_mult_in_a_store_keep_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module array_mult_in_a_store_data_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.441 ; gain = 587.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.441 ; gain = 587.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.441 ; gain = 587.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1536.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/array_mult_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/array_mult_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1639.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1641.039 ; gain = 1.195
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'array_mult_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'array_mult_CTRL_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '7' to '6' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_DATA_IN_B_s_axi.v:153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'array_mult_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'array_mult_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'array_mult_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'array_mult_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'array_mult_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'array_mult_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'array_mult_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'array_mult_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 10    
	               16 Bit    Registers := 25    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 142   
+---RAMs : 
	              416 Bit	(13 X 32 bit)          RAMs := 1     
	              400 Bit	(25 X 16 bit)          RAMs := 1     
	               50 Bit	(25 X 2 bit)          RAMs := 2     
	               25 Bit	(25 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   44 Bit        Muxes := 2     
	   2 Input   43 Bit        Muxes := 1     
	   3 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 18    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 85    
	   3 Input    2 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 122   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_220_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_220_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_232_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_232_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_232_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_232_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_224_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_224_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_224_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6525/hdl/verilog/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v:35]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register in_a_store_data_load_reg_224_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port AWADDR[1] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module array_mult_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module array_mult_CTRL_s_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2064 2064 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------------------+-----------+----------------------+----------------+
|inst        | DATA_IN_B_s_axi_U/int_in_b/mem_reg | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | in_a_store_data_U/ram_reg          | Implied   | 32 x 16              | RAM16X1S x 32  | 
|inst        | in_a_store_keep_U/ram_reg          | Implied   | 32 x 2               | RAM16X1S x 4   | 
|inst        | in_a_store_strb_U/ram_reg          | Implied   | 32 x 2               | RAM16X1S x 4   | 
|inst        | in_a_store_last_U/ram_reg          | Implied   | 32 x 1               | RAM16X1S x 2   | 
+------------+------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP  | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP1 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP2 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP3 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP4 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP5 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP6 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP7 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP8 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP9 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------------------+-----------+----------------------+----------------+
|inst        | DATA_IN_B_s_axi_U/int_in_b/mem_reg | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | in_a_store_data_U/ram_reg          | Implied   | 32 x 16              | RAM16X1S x 32  | 
|inst        | in_a_store_keep_U/ram_reg          | Implied   | 32 x 2               | RAM16X1S x 4   | 
|inst        | in_a_store_strb_U/ram_reg          | Implied   | 32 x 2               | RAM16X1S x 4   | 
|inst        | in_a_store_last_U/ram_reg          | Implied   | 32 x 1               | RAM16X1S x 2   | 
+------------+------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP1 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP2 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP3 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP4 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP5 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP6 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP7 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP8 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP9 | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|array_mult_array_mult_Pipeline_MULT_ACC_LOOP  | (C'+(A'*B'')')' | 30     | 18     | 16     | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
+----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    30|
|2     |DSP48E1  |    10|
|3     |LUT1     |    16|
|4     |LUT2     |    84|
|5     |LUT3     |   129|
|6     |LUT4     |   159|
|7     |LUT5     |   138|
|8     |LUT6     |   250|
|9     |MUXF7    |     1|
|10    |RAM16X1D |    32|
|11    |RAM16X1S |    42|
|12    |FDRE     |   759|
|13    |FDSE     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1641.039 ; gain = 587.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.039 ; gain = 692.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1641.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 42 instances

Synth Design complete | Checksum: 6dcc0d7
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1641.039 ; gain = 1120.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1641.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = a449ffd0e2e31c2e
INFO: [Coretcl 2-1174] Renamed 58 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1641.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 30 11:34:37 2026...
