Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                   | Source Pin     | Source-Buffer Net                                      | Buffer Input Pin     | Buffer  Name                                                          | Buffer Output Pin     | Buffer-Load Net                   | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0     | CLKOUT         | udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf     | CLK                  | udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | rgmii_clk_1                       |  ---                            |  ---            | (36,158,90,91)           |  ---                         | 8802            | 0                   
| ethernet_test_inst0/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT         | ethernet_test_inst0/rgmii_interface/rgmii_rxc_ibuf     | CLK                  | ethernet_test_inst0/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | rgmii_clk0                        |  ---                            |  ---            | (162,164,64,88)          |  ---                         | 1661            | 0                   
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT1        | hdmi_test1_inst/cfg_clk                                | CLK                  | clkbufg_6/gopclkbufg                                                  | CLKOUT                | ntclkbufg_3                       |  ---                            |  ---            |  ---                     |  ---                         | 116             | 0                   
| sys_clk_ibuf/opit_1                                            | INCK           | _N34                                                   | CLK                  | ddr_test_inst2/u_clkbufg/gopclkbufg                                   | CLKOUT                | ddr_test_inst2/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT0        | nt_pix_clk                                             | CLK                  | clkbufg_7/gopclkbufg                                                  | CLKOUT                | ntclkbufg_4                       |  ---                            |  ---            |  ---                     |  ---                         | 56              | 0                   
| voice_loop_test_inst/pll1/u_pll_e3/goppll                      | CLKOUT0        | audio_clk                                              | CLK                  | clkbufg_8/gopclkbufg                                                  | CLKOUT                | ntclkbufg_5                       |  ---                            |  ---            |  ---                     |  ---                         | 15              | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll            | CLKOUT1        | ddr_test_inst2/ioclk_gate_clk_pll                      | CLK                  | ddr_test_inst2/u_clkbufg_gate/gopclkbufg                              | CLKOUT                | ddr_test_inst2/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| ddr_test_inst2/I_GTP_CLKDIV/gopclkdiv                          | CLKDIV         | ddr_ip_clk                                             | CLK                  | clkbufg_4/gopclkbufg                                                  | CLKOUT                | ntclkbufg_1                       |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 4085            | 0                   
| es0_dsclk_ibuf/opit_1                                          | INCK           | _N16                                                   | CLK                  | clkbufg_3/gopclkbufg                                                  | CLKOUT                | ntclkbufg_0                       |  ---                            |  ---            |  ---                     |  ---                         | 7845            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | TCK_USER       | u_CORES/drck_o                                         | CLK                  | clkbufg_5/gopclkbufg                                                  | CLKOUT                | ntclkbufg_2                       |  ---                            |  ---            |  ---                     |  ---                         | 2254            | 0                   
| es1_dsclk_ibuf/opit_1                                          | OUT            | nt_es1_dsclk                                           | CLK                  | clkbufg_10/gopclkbufg                                                 | CLKOUT                | ntclkbufg_7                       |  ---                            |  ---            |  ---                     |  ---                         | 18              | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | CAPDR          | u_CORES/capt_o                                         | CLK                  | clkbufg_9/gopclkbufg                                                  | CLKOUT                | ntclkbufg_6                       |  ---                            |  ---            |  ---                     |  ---                         | 11              | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                    | Source Pin     | Source-Load Net                                        | Clock Region Of Source Site     | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0     | CLKOUT         | udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf     | (X0,Y2)                         | IOCKDLY_84_360      | 1                      | 0                          
| ethernet_test_inst0/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT         | ethernet_test_inst0/rgmii_interface/rgmii_rxc_ibuf     | (X1,Y0)                         | IOCKDLY_326_60      | 1                      | 0                          
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT1        | hdmi_test1_inst/cfg_clk                                | (X0,Y0)                         | PLL_158_75          | 1                      | 0                          
| sys_clk_ibuf/opit_1                                            | INCK           | _N34                                                   | (X1,Y1)                         | IOL_327_210         | 1                      | 0                          
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT0        | nt_pix_clk                                             | (X0,Y0)                         | PLL_158_75          | 1                      | 1                          
| voice_loop_test_inst/pll1/u_pll_e3/goppll                      | CLKOUT0        | audio_clk                                              | (X0,Y2)                         | PLL_158_303         | 1                      | 2                          
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll            | CLKOUT1        | ddr_test_inst2/ioclk_gate_clk_pll                      | (X0,Y1)                         | PLL_158_199         | 1                      | 0                          
| ddr_test_inst2/I_GTP_CLKDIV/gopclkdiv                          | CLKDIV         | ddr_ip_clk                                             |  ---                            |  ---                | 1                      | 0                          
| es0_dsclk_ibuf/opit_1                                          | INCK           | _N16                                                   | (X0,Y0)                         | IOL_159_6           | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | TCK_USER       | u_CORES/drck_o                                         | (X1,Y0)                         | SCANCHAIN_325_0     | 1                      | 0                          
| es1_dsclk_ibuf/opit_1                                          | OUT            | nt_es1_dsclk                                           | (X0,Y0)                         | IOL_39_6            | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | CAPDR          | u_CORES/capt_o                                         | (X1,Y0)                         | SCANCHAIN_325_0     | 1                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                            | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                   | Buffer Output Pin     | Buffer-Load Net              | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | ddr_test_inst2/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | ddr_test_inst2/ioclk [1]     |  ---                            |  ---            | (0,4,32,59)              | (4,4,37,54)                  | 28              | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | ddr_test_inst2/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | ddr_test_inst2/ioclk [0]     |  ---                            |  ---            | (0,4,62,84)              | (4,4,67,84)                  | 11              | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | ddr_test_inst2/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | ddr_test_inst2/ioclk [2]     |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_11/gopclkgate                          | OUT                   | ntclkgate_0                  |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                             | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| ddr_test_inst2/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                   | Source  Pin     | Source-Buffer Net                                      | Buffer Input Pin     | Buffer  Name                                                          | Buffer Output Pin     | Buffer-Load Net                   | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| es0_dsclk_ibuf/opit_1                                          | INCK            | _N16                                                   | CLK                  | clkbufg_3/gopclkbufg                                                  | CLKOUT                | ntclkbufg_0                       | USCM_84_115     |  ---                     | (14,159,2,87)                | 7845            | 0                   
| ddr_test_inst2/I_GTP_CLKDIV/gopclkdiv                          | CLKDIV          | ddr_ip_clk                                             | CLK                  | clkbufg_4/gopclkbufg                                                  | CLKOUT                | ntclkbufg_1                       | USCM_84_116     | (0,2,4,89)               | (4,88,2,89)                  | 4085            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | TCK_USER        | u_CORES/drck_o                                         | CLK                  | clkbufg_5/gopclkbufg                                                  | CLKOUT                | ntclkbufg_2                       | USCM_84_117     |  ---                     | (11,154,2,88)                | 2254            | 0                   
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT1         | hdmi_test1_inst/cfg_clk                                | CLK                  | clkbufg_6/gopclkbufg                                                  | CLKOUT                | ntclkbufg_3                       | USCM_84_110     |  ---                     | (144,159,2,49)               | 116             | 0                   
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT0         | nt_pix_clk                                             | CLK                  | clkbufg_7/gopclkbufg                                                  | CLKOUT                | ntclkbufg_4                       | USCM_84_112     |  ---                     | (146,158,18,64)              | 56              | 0                   
| voice_loop_test_inst/pll1/u_pll_e3/goppll                      | CLKOUT0         | audio_clk                                              | CLK                  | clkbufg_8/gopclkbufg                                                  | CLKOUT                | ntclkbufg_5                       | USCM_84_113     |  ---                     | (138,154,5,51)               | 15              | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | CAPDR           | u_CORES/capt_o                                         | CLK                  | clkbufg_9/gopclkbufg                                                  | CLKOUT                | ntclkbufg_6                       | USCM_84_119     |  ---                     | (134,140,46,51)              | 11              | 0                   
| es1_dsclk_ibuf/opit_1                                          | OUT             | nt_es1_dsclk                                           | CLK                  | clkbufg_10/gopclkbufg                                                 | CLKOUT                | ntclkbufg_7                       | USCM_84_118     |  ---                     | (94,115,29,35)               | 18              | 0                   
| sys_clk_ibuf/opit_1                                            | INCK            | _N34                                                   | CLK                  | ddr_test_inst2/u_clkbufg/gopclkbufg                                   | CLKOUT                | ddr_test_inst2/pll_clkin          | USCM_84_111     |  ---                     | (11,79,30,68)                | 68              | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll            | CLKOUT1         | ddr_test_inst2/ioclk_gate_clk_pll                      | CLK                  | ddr_test_inst2/u_clkbufg_gate/gopclkbufg                              | CLKOUT                | ddr_test_inst2/ioclk_gate_clk     | USCM_84_114     |  ---                     | (74,74,46,46)                | 1               | 0                   
| ethernet_test_inst0/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT          | ethernet_test_inst0/rgmii_interface/rgmii_rxc_ibuf     | CLK                  | ethernet_test_inst0/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | rgmii_clk0                        | USCM_84_109     | (162,164,64,88)          | (108,158,3,53)               | 1661            | 0                   
| udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0     | CLKOUT          | udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf     | CLK                  | udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | rgmii_clk_1                       | USCM_84_108     | (36,158,90,91)           | (6,158,2,89)                 | 8802            | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                    | Source  Pin     | Source-Load Net                                        | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| es0_dsclk_ibuf/opit_1                                          | INCK            | _N16                                                   | IOL_159_6           | 1                      | 0                          
| ddr_test_inst2/I_GTP_CLKDIV/gopclkdiv                          | CLKDIV          | ddr_ip_clk                                             | IOCKDIV_6_323       | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | TCK_USER        | u_CORES/drck_o                                         | SCANCHAIN_325_0     | 1                      | 0                          
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT1         | hdmi_test1_inst/cfg_clk                                | PLL_158_75          | 1                      | 0                          
| hdmi_test1_inst/pll_inst/u_pll_e3/goppll                       | CLKOUT0         | nt_pix_clk                                             | PLL_158_75          | 1                      | 1                          
| voice_loop_test_inst/pll1/u_pll_e3/goppll                      | CLKOUT0         | audio_clk                                              | PLL_158_303         | 1                      | 2                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                           | CAPDR           | u_CORES/capt_o                                         | SCANCHAIN_325_0     | 1                      | 0                          
| es1_dsclk_ibuf/opit_1                                          | OUT             | nt_es1_dsclk                                           | IOL_39_6            | 1                      | 0                          
| sys_clk_ibuf/opit_1                                            | INCK            | _N34                                                   | IOL_327_210         | 1                      | 3                          
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll            | CLKOUT1         | ddr_test_inst2/ioclk_gate_clk_pll                      | PLL_158_199         | 1                      | 0                          
| ethernet_test_inst0/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT          | ethernet_test_inst0/rgmii_interface/rgmii_rxc_ibuf     | IOCKDLY_326_60      | 1                      | 0                          
| udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0     | CLKOUT          | udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf     | IOCKDLY_84_360      | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                            | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                   | Buffer Output Pin     | Buffer-Load Net              | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_11/gopclkgate                          | OUT                   | ntclkgate_0                  | IOCKGATE_6_322     |  ---                     | (5,5,77,77)                  | 0               | 1                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | ddr_test_inst2/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | ddr_test_inst2/ioclk [0]     | IOCKGATE_6_312     | (0,2,62,70)              | (4,4,67,84)                  | 11              | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | ddr_test_inst2/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | ddr_test_inst2/ioclk [1]     | IOCKGATE_6_188     | (0,2,32,59)              | (4,5,37,54)                  | 28              | 0                   
| ddr_test_inst2/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | ddr_test_inst2/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | ddr_test_inst2/ioclk [2]     | IOCKGATE_6_64      |  ---                     | (4,4,7,24)                   | 2               | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                             | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_test_inst2/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| ddr_test_inst2/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

