INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:12:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 fork35/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer19/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.614ns (20.675%)  route 6.192ns (79.325%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2882, unset)         0.508     0.508    fork35/control/generateBlocks[1].regblock/clk
    SLICE_X39Y71         FDSE                                         r  fork35/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDSE (Prop_fdse_C_Q)         0.216     0.724 r  fork35/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=56, routed)          0.351     1.075    buffer28/control/transmitValue
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.043     1.118 r  buffer28/control/transmitValue_i_2__66/O
                         net (fo=19, routed)          0.315     1.432    buffer88/fifo/fork35_outs_1_valid
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.043     1.475 f  buffer88/fifo/dataReg[0]_i_3__0/O
                         net (fo=6, routed)           0.421     1.896    control_merge2/tehb/control/dataReg_reg[0]_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.051     1.947 r  control_merge2/tehb/control/Memory[0][0]_i_2__21/O
                         net (fo=18, routed)          0.416     2.363    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.129     2.492 r  control_merge2/tehb/control/Tail[3]_i_11__0/O
                         net (fo=2, routed)           0.313     2.805    buffer2/fifo/Tail[3]_i_12
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.043     2.848 r  buffer2/fifo/Tail[3]_i_6__0/O
                         net (fo=3, routed)           0.409     3.257    init0/control/buffer42_outs_valid
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.043     3.300 r  init0/control/i___0_i_23/O
                         net (fo=20, routed)          0.185     3.485    init19/control/p_2_in_9
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.043     3.528 r  init19/control/transmitValue_i_4__1/O
                         net (fo=20, routed)          0.446     3.974    init0/control/p_1_in_31
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.043     4.017 r  init0/control/i___0_i_58/O
                         net (fo=1, routed)           0.410     4.427    cmpi4/i___0_i_30_0
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.043     4.470 r  cmpi4/i___0_i_49/O
                         net (fo=1, routed)           0.000     4.470    cmpi4/i___0_i_49_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.721 r  cmpi4/i___0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.721    cmpi4/i___0_i_30_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.770 r  cmpi4/i___0_i_17/CO[3]
                         net (fo=1, routed)           0.007     4.777    cmpi4/i___0_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.884 f  cmpi4/i___0_i_8/CO[2]
                         net (fo=9, routed)           0.183     5.067    buffer69/fifo/result[0]
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.123     5.190 f  buffer69/fifo/transmitValue_i_12__0/O
                         net (fo=1, routed)           0.292     5.482    fork28/control/generateBlocks[0].regblock/transmitValue_i_10__1
    SLICE_X39Y77         LUT6 (Prop_lut6_I2_O)        0.043     5.525 r  fork28/control/generateBlocks[0].regblock/transmitValue_i_11__0/O
                         net (fo=2, routed)           0.182     5.707    init19/control/transmitValue_i_2__51
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.043     5.750 f  init19/control/transmitValue_i_10/O
                         net (fo=1, routed)           0.233     5.983    buffer93/fifo/ins_ready13_out
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.043     6.026 r  buffer93/fifo/transmitValue_i_8__1/O
                         net (fo=1, routed)           0.264     6.289    fork45/control/generateBlocks[1].regblock/transmitValue_i_2__14[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.043     6.332 r  fork45/control/generateBlocks[1].regblock/transmitValue_i_5__2/O
                         net (fo=2, routed)           0.434     6.766    fork45/control/generateBlocks[7].regblock/transmitValue_reg_10
    SLICE_X37Y72         LUT6 (Prop_lut6_I2_O)        0.043     6.809 r  fork45/control/generateBlocks[7].regblock/outputValid_i_5/O
                         net (fo=1, routed)           0.323     7.132    fork21/control/generateBlocks[0].regblock/outputValid_i_3__0_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.043     7.175 f  fork21/control/generateBlocks[0].regblock/outputValid_i_4__0/O
                         net (fo=1, routed)           0.308     7.483    fork36/control/generateBlocks[7].regblock/fork36_outs_1_ready
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.043     7.526 r  fork36/control/generateBlocks[7].regblock/outputValid_i_3__0/O
                         net (fo=4, routed)           0.245     7.771    buffer28/control/anyBlockStop
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.043     7.814 f  buffer28/control/fullReg_i_5__4/O
                         net (fo=7, routed)           0.280     8.093    fork19/control/generateBlocks[0].regblock/dataReg_reg[5]_4
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.043     8.136 r  fork19/control/generateBlocks[0].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.178     8.314    buffer19/E[0]
    SLICE_X44Y68         FDRE                                         r  buffer19/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2882, unset)         0.483     9.183    buffer19/clk
    SLICE_X44Y68         FDRE                                         r  buffer19/dataReg_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X44Y68         FDRE (Setup_fdre_C_CE)      -0.169     8.978    buffer19/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.664    




