OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN5/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN5/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN5/tmp/cts/14-resizer_timing.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 3359 components and 8061 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 8014 connections.
[INFO ODB-0133]     Created 25 nets and 47 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN5/tmp/cts/14-resizer_timing.def
###############################################################################
# Created by write_sdc
# Sun May 22 08:45:20 2022
###############################################################################
current_design core_cells
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out2}]
set_load -pin_load 0.0334 [get_ports {out1[3]}]
set_load -pin_load 0.0334 [get_ports {out1[2]}]
set_load -pin_load 0.0334 [get_ports {out1[1]}]
set_load -pin_load 0.0334 [get_ports {out1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 4
[INFO GRT-0003] Macros: 2
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[INFO GRT-0004] Blockages: 44

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     103680         53706          48.20%
met2       Vertical        77760         45913          40.96%
met3       Horizontal      51840         32844          36.64%
met4       Vertical        31104         19619          36.92%
met5       Horizontal      10368          5112          50.69%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 106
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 128
[INFO GRT-0112] Final usage 3D: 1226

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             53706           271            0.50%             0 /  0 /  0
met2             45913           423            0.92%             0 /  0 /  0
met3             32844             8            0.02%             0 /  0 /  0
met4             19619            80            0.41%             0 /  0 /  0
met5              5112            60            1.17%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           157194           842            0.54%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 6561 um
[INFO]: Setting RC values...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            5773.1 u
legalized HPWL           5804.9 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 8 instances
[INFO DPL-0021] HPWL before            5804.9 u
[INFO DPL-0022] HPWL after             5773.1 u
[INFO DPL-0023] HPWL delta               -0.5 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.04    0.02    2.02 ^ reset (in)
     1    0.01                           reset (net)
                  0.04    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.13    0.15    2.17 ^ input2/X (sky130_fd_sc_hd__buf_6)
     3    0.06                           net2 (net)
                  0.13    0.01    2.18 ^ _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.08    0.26    2.44 v _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.08    0.00    2.45 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.07    0.22    2.67 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.07    0.01    2.68 v _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.18    2.86 v _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.08    0.00    2.86 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.18    0.18 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.18 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.19    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.50 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.50 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.75   clock uncertainty
                          0.00    0.75   clock reconvergence pessimism
                         -0.06    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  2.18   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.11    0.45 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.45 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.34    0.79 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.08    0.00    0.79 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.98 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.09    0.00    0.98 v out2 (out)
                                  0.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.18    0.18 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.18 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.19    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.50 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.50 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.15    0.41    0.91 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.15    0.01    0.92 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    1.17 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.18    0.00    1.17 ^ out2 (out)
                                  1.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.02    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.15    2.16 v input2/X (sky130_fd_sc_hd__buf_6)
     3    0.06                           net2 (net)
                  0.07    0.01    2.17 v _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.13    0.33    2.50 ^ _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.13    0.00    2.50 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.13    0.28    2.79 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.13    0.01    2.80 ^ _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    3.02 ^ _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.12    0.00    3.03 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.23    0.16   10.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   10.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18   10.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.34 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.11   10.45 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.45 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.20   clock uncertainty
                          0.00   10.20   clock reconvergence pessimism
                         -0.08   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.18    0.18 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.18 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.19    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.50 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.50 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.15    0.41    0.91 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.15    0.01    0.92 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    1.17 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.18    0.00    1.17 ^ out2 (out)
                                  1.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.58

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.18
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.09e-06   1.49e-07   8.44e-12   4.24e-06   5.8%
Combinational          5.19e-05   1.73e-05   2.14e-09   6.92e-05  94.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.60e-05   1.74e-05   2.14e-09   7.34e-05 100.0%
                          76.3%      23.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 35899 u^2 15% utilization.
area_report_end
