```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Based on the given Karnaugh map, we simplify the expression.
    // Simplified sum-of-products (SOP) form:
    // F(a, b, c, d) = b'd' + a'c' + ac

    assign out = (~b & ~d) | (~a & ~c) | (a & c);

endmodule
```