
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105212                       # Number of seconds simulated
sim_ticks                                105212174124                       # Number of ticks simulated
final_tick                               633156290136                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156635                       # Simulator instruction rate (inst/s)
host_op_rate                                   203042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5152845                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911620                       # Number of bytes of host memory used
host_seconds                                 20418.27                       # Real time elapsed on the host
sim_insts                                  3198216519                       # Number of instructions simulated
sim_ops                                    4145762154                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1142656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1527040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2004224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4678656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1534720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1534720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11930                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15658                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36552                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11990                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11990                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10860492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14513910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19049354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44468770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17032                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45014                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14586905                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14586905                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14586905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10860492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14513910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19049354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59055675                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252307373                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20664021                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894354                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012860                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8492233                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8114029                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118143                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91532                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199057050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116098881                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20664021                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10232172                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24185141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5583831                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4846636                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12193328                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231626336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207441195     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1159916      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772100      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2419954      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2483943      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2077932      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182309      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1737579      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11351408      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231626336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081900                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460149                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196783612                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7138942                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24120653                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45865                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3537263                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3410536                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142240005                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1344                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3537263                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197340347                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1365079                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4368946                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23619069                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1395631                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142150677                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1573                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        316519                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556979                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1308                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197535320                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661573855                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661573855                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26786715                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38994                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22325                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4053821                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13493082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131462                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665858                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141956570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38970                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134643308                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26953                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16139747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38350566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5634                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231626336                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270158                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174639176     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274904     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12023101      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9028362      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7020385      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2823847      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793892      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908363      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114306      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231626336                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24081     10.17%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86589     36.56%     46.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126172     53.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112806050     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088953      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12387307      9.20%     94.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7344329      5.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134643308                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533648                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             236842                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001759                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501176743                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158135633                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132625654                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134880150                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       313608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2225211                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178709                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          101                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3537263                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1092502                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128471                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141995541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13493082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401122                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22302                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2316617                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132815136                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11680306                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1828168                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19023003                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18774784                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7342697                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526402                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132625881                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132625654                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76339193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204474948                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525651                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373343                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19099216                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045687                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228089073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387944                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177804169     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24811669     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9411309      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546208      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3782027      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248929      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888217      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       843271      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753274      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228089073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753274                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367339070                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287544041                       # The number of ROB writes
system.switch_cpus0.timesIdled                3100482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20681037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.523074                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.523074                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396342                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396342                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598604153                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184024865                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132386618                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252307373                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18882573                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16762782                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1630780                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9942306                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9659931                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1202847                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47251                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203450526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106864073                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18882573                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10862778                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21620465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4975632                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2141383                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12444713                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1625433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230548697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.772495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208928232     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          983592      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1829034      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1589007      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3192390      1.38%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3859061      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          928954      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          507132      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8731295      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230548697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074840                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423547                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201945058                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3662446                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21586958                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22279                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3331954                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1853403                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4369                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120377630                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3331954                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202188798                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1788395                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1139695                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21355817                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       744028                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120277093                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77746                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       459222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158902615                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    543911814                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    543911814                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    131483548                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27418968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16618                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8315                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2313774                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20867555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3717897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66607                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       830901                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119823451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113841520                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71686                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17985842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37720996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230548697                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493785                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181819360     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20448542      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10469539      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6022371      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6713505      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3353772      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1347595      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       313767      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60246      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230548697                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211771     48.24%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159726     36.39%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67488     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89420405     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       905254      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8303      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19808861     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3698697      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113841520                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451202                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             438985                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    458742408                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137826187                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111216095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114280505                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200877                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3448509                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93854                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3331954                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1259506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58579                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119840068                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20867555                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3717897                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8315                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          496                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          277                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       738214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       978686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1716900                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112834018                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19563592                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1007502                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23262249                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17432221                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3698657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447209                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111245575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111216095                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63623653                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147044921                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440796                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432682                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89499568                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100892347                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18950119                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1634730                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227216743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189380780     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14360693      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11189394      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2217231      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2802383      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       951176      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4044023      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       896881      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1374182      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227216743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89499568                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100892347                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21043065                       # Number of memory references committed
system.switch_cpus1.commit.loads             17419022                       # Number of loads committed
system.switch_cpus1.commit.membars               8302                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15908365                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87780744                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1279177                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1374182                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345685027                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          243017033                       # The number of ROB writes
system.switch_cpus1.timesIdled                5366160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21758676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89499568                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100892347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89499568                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.819090                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.819090                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354724                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354724                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       522412057                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145156494                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127242089                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16604                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252307373                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21634439                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17621085                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1933118                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8660871                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8207440                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2257595                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87712                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195386010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121707959                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21634439                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10465035                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25718620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5755821                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8796255                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11949976                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1931115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233694320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207975700     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2753546      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2162025      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2324866      0.99%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1972574      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1108021      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          762051      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1957187      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12678350      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233694320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085746                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482380                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193085616                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11135955                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25570353                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115572                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3786822                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3687144                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6610                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146899840                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52306                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3786822                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193345559                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        7724292                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2269567                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25430761                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1137317                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146684489                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          889                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        435669                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       563212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        12313                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205306083                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    683588769                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    683588769                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170400958                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34905125                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33351                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17078                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3631214                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14078485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7915964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       292823                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1736489                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146163433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33350                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138772122                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        81021                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20273535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41745799                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          802                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233694320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593819                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299310                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175140848     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24693616     10.57%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12459468      5.33%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8075960      3.46%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6649873      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2610554      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3222619      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       787342      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        54040      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233694320                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         974425     75.52%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        145997     11.31%     86.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169944     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115098917     82.94%     82.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2032872      1.46%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16273      0.01%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13749672      9.91%     94.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7874388      5.67%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138772122                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.550012                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1290366                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009298                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    512609951                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    166471034                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134918648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140062488                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       148749                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1809320                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          716                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       133395                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          537                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3786822                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6977660                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       303259                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146196783                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14078485                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7915964                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17076                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        237484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12429                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          716                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1154878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1075291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2230169                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136154328                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13618632                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2617794                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21492615                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19438130                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7873983                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.539637                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134921228                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134918648                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80138367                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215956372                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.534739                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371086                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101128440                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123855633                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22351059                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1955222                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229907498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538719                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.391831                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179552015     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23600920     10.27%     88.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10948074      4.76%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4883389      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3695841      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1562893      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1547545      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1109269      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3007552      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229907498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101128440                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123855633                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20051734                       # Number of memory references committed
system.switch_cpus2.commit.loads             12269165                       # Number of loads committed
system.switch_cpus2.commit.membars              16274                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17774153                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111459113                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2449803                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3007552                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           373106638                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          296200264                       # The number of ROB writes
system.switch_cpus2.timesIdled                2878063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18613053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101128440                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123855633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101128440                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.494920                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.494920                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400814                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400814                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       615495565                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185949898                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      139482266                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32548                       # number of misc regfile writes
system.l20.replacements                          8940                       # number of replacements
system.l20.tagsinuse                     10239.979822                       # Cycle average of tags in use
system.l20.total_refs                          552183                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19180                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.789520                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          561.357816                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.474623                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3829.554627                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5841.592756                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054820                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.373980                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570468                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43672                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43672                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25492                       # number of Writeback hits
system.l20.Writeback_hits::total                25492                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43672                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43672                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43672                       # number of overall hits
system.l20.overall_hits::total                  43672                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8924                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8937                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8927                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8940                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8927                       # number of overall misses
system.l20.overall_misses::total                 8940                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2028494483                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2031394926                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       675480                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       675480                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2029169963                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2032070406                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2029169963                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2032070406                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52596                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52609                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25492                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25492                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52599                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52612                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52599                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52612                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169671                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169876                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169718                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169923                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169718                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169923                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 227307.763671                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 227301.658946                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       225160                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       225160                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 227307.041895                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 227300.940268                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 227307.041895                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 227300.940268                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5906                       # number of writebacks
system.l20.writebacks::total                     5906                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8924                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8937                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8927                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8940                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8927                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8940                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1475995224                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1478091848                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       489856                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       489856                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1476485080                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1478581704                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1476485080                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1478581704                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169671                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169876                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169923                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169923                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165396.147916                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 165390.158666                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 163285.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 163285.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 165395.438557                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 165389.452349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 165395.438557                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 165389.452349                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11944                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184446                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22184                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.314371                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          292.767677                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.039581                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4964.199790                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4974.992951                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028591                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000785                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.484785                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.485839                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33833                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33833                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8383                       # number of Writeback hits
system.l21.Writeback_hits::total                 8383                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33833                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33833                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33833                       # number of overall hits
system.l21.overall_hits::total                  33833                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11931                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11945                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11931                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11945                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11931                       # number of overall misses
system.l21.overall_misses::total                11945                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2881729                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2724653359                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2727535088                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2881729                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2724653359                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2727535088                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2881729                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2724653359                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2727535088                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45764                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45778                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8383                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8383                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45764                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45778                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45764                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45778                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260707                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260933                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260707                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260933                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260707                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260933                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 228367.560054                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 228341.154290                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 228367.560054                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 228341.154290                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 228367.560054                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 228341.154290                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1915                       # number of writebacks
system.l21.writebacks::total                     1915                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11931                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11945                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11931                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11945                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11931                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11945                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1986052271                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1988067894                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1986052271                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1988067894                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1986052271                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1988067894                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260707                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260933                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260707                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260933                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260707                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260933                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166461.509597                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166435.152281                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166461.509597                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166435.152281                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166461.509597                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166435.152281                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15668                       # number of replacements
system.l22.tagsinuse                     12287.998404                       # Cycle average of tags in use
system.l22.total_refs                          721609                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27956                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.812312                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.267777                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.414403                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6113.900926                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6136.415298                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002626                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000441                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.497551                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.499383                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        81002                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  81002                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18971                       # number of Writeback hits
system.l22.Writeback_hits::total                18971                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        81002                       # number of demand (read+write) hits
system.l22.demand_hits::total                   81002                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        81002                       # number of overall hits
system.l22.overall_hits::total                  81002                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15658                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15668                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15658                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15668                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15658                       # number of overall misses
system.l22.overall_misses::total                15668                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2137119                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3737830257                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3739967376                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2137119                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3737830257                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3739967376                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2137119                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3737830257                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3739967376                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        96660                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              96670                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18971                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18971                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        96660                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               96670                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        96660                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              96670                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.161990                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.162077                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.161990                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.162077                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.161990                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.162077                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 213711.900000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 238716.966215                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 238701.006893                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 213711.900000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 238716.966215                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 238701.006893                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 213711.900000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 238716.966215                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 238701.006893                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4169                       # number of writebacks
system.l22.writebacks::total                     4169                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15658                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15668                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15658                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15668                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15658                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15668                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515977                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2768684970                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2770200947                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1515977                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2768684970                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2770200947                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1515977                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2768684970                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2770200947                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.161990                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.162077                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.161990                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.162077                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.161990                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.162077                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 151597.700000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176822.389194                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 176806.289699                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 151597.700000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 176822.389194                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 176806.289699                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 151597.700000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 176822.389194                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 176806.289699                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996194                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012200933                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053145.908722                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996194                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12193311                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12193311                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12193311                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12193311                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12193311                       # number of overall hits
system.cpu0.icache.overall_hits::total       12193311                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12193328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12193328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12193328                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12193328                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12193328                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12193328                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52599                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840954                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52855                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3251.176880                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294439                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705561                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572888                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572888                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184998                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184998                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17488                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17488                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757886                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       148538                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       148538                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3063                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151601                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151601                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151601                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151601                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16896647387                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16896647387                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    594975912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    594975912                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17491623299                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17491623299                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17491623299                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17491623299                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15909487                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15909487                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15909487                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15909487                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017031                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017031                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000426                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000426                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009529                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009529                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009529                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009529                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113753.028767                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113753.028767                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 194246.135162                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 194246.135162                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115379.339839                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115379.339839                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115379.339839                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115379.339839                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1120029                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 160004.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25492                       # number of writebacks
system.cpu0.dcache.writebacks::total            25492                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        95942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        95942                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3060                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3060                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99002                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99002                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99002                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99002                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52596                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52596                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52599                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52599                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4969988341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4969988341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       700380                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       700380                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4970688721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4970688721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4970688721                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4970688721                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003306                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003306                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003306                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003306                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94493.656191                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94493.656191                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       233460                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       233460                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94501.582178                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94501.582178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94501.582178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94501.582178                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.631054                       # Cycle average of tags in use
system.cpu1.icache.total_refs               923378271                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706799.022181                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.631054                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021845                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866396                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12444699                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12444699                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12444699                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12444699                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12444699                       # number of overall hits
system.cpu1.icache.overall_hits::total       12444699                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3144929                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3144929                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3144929                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3144929                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3144929                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3144929                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12444713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12444713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12444713                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12444713                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12444713                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12444713                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 224637.785714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 224637.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 224637.785714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2997929                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2997929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2997929                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 214137.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45763                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227096826                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46019                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4934.849214                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.359534                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.640466                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.813904                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.186096                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17849879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17849879                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3607388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3607388                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8318                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8302                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21457267                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21457267                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21457267                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21457267                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167239                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167239                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167239                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167239                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167239                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21736527003                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21736527003                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21736527003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21736527003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21736527003                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21736527003                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18017118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18017118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3607388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3607388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21624506                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21624506                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21624506                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21624506                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009282                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007734                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129972.835302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129972.835302                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129972.835302                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129972.835302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129972.835302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129972.835302                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8383                       # number of writebacks
system.cpu1.dcache.writebacks::total             8383                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121475                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121475                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       121475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       121475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       121475                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       121475                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45764                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45764                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45764                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45764                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5027541693                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5027541693                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5027541693                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5027541693                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5027541693                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5027541693                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109858.003955                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109858.003955                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109858.003955                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109858.003955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109858.003955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109858.003955                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.978346                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008644666                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1843957.341865                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.978346                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015991                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876568                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11949965                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11949965                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11949965                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11949965                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11949965                       # number of overall hits
system.cpu2.icache.overall_hits::total       11949965                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2489596                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2489596                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2489596                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2489596                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2489596                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2489596                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11949976                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11949976                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11949976                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11949976                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11949976                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11949976                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 226326.909091                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 226326.909091                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 226326.909091                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 226326.909091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 226326.909091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 226326.909091                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2220119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2220119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2220119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2220119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2220119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2220119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222011.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 222011.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 222011.900000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96660                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190625385                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96916                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1966.913461                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.610919                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.389081                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916449                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083551                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10485998                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10485998                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7749863                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7749863                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16802                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16802                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16274                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18235861                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18235861                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18235861                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18235861                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       401564                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       401564                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           70                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       401634                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        401634                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       401634                       # number of overall misses
system.cpu2.dcache.overall_misses::total       401634                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  40971788459                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40971788459                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7692599                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7692599                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  40979481058                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40979481058                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  40979481058                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40979481058                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10887562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10887562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7749933                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7749933                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18637495                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18637495                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18637495                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18637495                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036883                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036883                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021550                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021550                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021550                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021550                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102030.531768                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102030.531768                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 109894.271429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109894.271429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102031.902324                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102031.902324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102031.902324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102031.902324                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18971                       # number of writebacks
system.cpu2.dcache.writebacks::total            18971                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       304904                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       304904                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       304974                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       304974                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       304974                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       304974                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96660                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96660                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96660                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96660                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96660                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9295551099                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9295551099                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9295551099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9295551099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9295551099                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9295551099                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008878                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008878                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005186                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96167.505680                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96167.505680                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96167.505680                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96167.505680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96167.505680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96167.505680                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
