# Generated by Yosys 0.9+3981 (git sha1 0e0f8429, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model pudc_and2
.inputs a b
.outputs o
.names $false
.names $true
1
.names $undef
.subckt IBUF I=a O=a_IBUF
.param IOSTANDARD "LVCMOS33"
.cname a_IBUF_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../../build/xilinx_conformal_impl/pudc_and2/pudc_and2_impl.v:33.8-35.20"
.subckt IBUF I=b O=b_IBUF
.param IOSTANDARD "LVCMOS33"
.cname b_IBUF_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../../build/xilinx_conformal_impl/pudc_and2/pudc_and2_impl.v:36.8-38.20"
.subckt OBUF I=o_OBUF O=o
.param IOSTANDARD "LVCMOS33"
.param DRIVE 00000000000000000000000000001100
.param SLEW "SLOW"
.cname o_OBUF_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../../build/xilinx_conformal_impl/pudc_and2/pudc_and2_impl.v:39.8-41.15"
.subckt LUT2 I0=a_IBUF I1=b_IBUF O=o_OBUF
.cname o_OBUF_inst_i_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../../build/xilinx_conformal_impl/pudc_and2/pudc_and2_impl.v:44.5-47.20"
.param INIT 1000
.end
