# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../game_logic.srcs/sources_1/ip/clk_wiz_final" \
"../../../../game_logic.srcs/sources_1/new/game_state.sv" \
"../../../../game_logic.srcs/sim_1/new/game_state_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
