INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALUContorl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sim_1/new/MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_tb
