[Inputs]
start
alu_done
reg_done
rst
clk
=code[3:0]=
[Outputs]
enable
reg_wr
reg_rd
op
=m[1:0]=
=i[3:0]=
[BiDir]
