,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_32_16:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/Z_BUS<15:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_IN<1:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_IN<17:32>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<96>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,READ_2,,15,,,,15,15,,15,,15,,15,,15
THESIS:TB_TOP_128_32_16:1,WRITE_1_15,< -2.31,-3.015,"< (-0.7 * VAR(""VDDW""))",,pass,-3.144,-2.799,< -2.31,-3.073,< -2.31,-2.977,< -2.31,-2.799,< -2.31,-3.144
THESIS:TB_TOP_128_32_16:1,WRITE_1_14,> 2.31,2.583,"> (0.7 * VAR(""VDDW""))",,pass,2.511,2.633,> 2.31,2.609,> 2.31,2.546,> 2.31,2.511,> 2.31,2.633
THESIS:TB_TOP_128_32_16:1,WRITE_1_13,< -2.31,-2.991,"< (-0.7 * VAR(""VDDW""))",,pass,-3.129,-2.748,< -2.31,-3.046,< -2.31,-2.945,< -2.31,-2.748,< -2.31,-3.129
THESIS:TB_TOP_128_32_16:1,WRITE_1_12,> 2.31,2.584,"> (0.7 * VAR(""VDDW""))",,pass,2.509,2.632,> 2.31,2.61,> 2.31,2.547,> 2.31,2.509,> 2.31,2.632
THESIS:TB_TOP_128_32_16:1,WRITE_1_11,< -2.31,-2.991,"< (-0.7 * VAR(""VDDW""))",,pass,-3.13,-2.749,< -2.31,-3.046,< -2.31,-2.946,< -2.31,-2.749,< -2.31,-3.13
THESIS:TB_TOP_128_32_16:1,WRITE_1_10,> 2.31,2.584,"> (0.7 * VAR(""VDDW""))",,pass,2.509,2.633,> 2.31,2.61,> 2.31,2.547,> 2.31,2.509,> 2.31,2.633
THESIS:TB_TOP_128_32_16:1,WRITE_1_9,< -2.31,-2.993,"< (-0.7 * VAR(""VDDW""))",,pass,-3.132,-2.752,< -2.31,-3.048,< -2.31,-2.948,< -2.31,-2.752,< -2.31,-3.132
THESIS:TB_TOP_128_32_16:1,WRITE_1_8,> 2.31,2.585,"> (0.7 * VAR(""VDDW""))",,pass,2.509,2.634,> 2.31,2.611,> 2.31,2.548,> 2.31,2.509,> 2.31,2.634
THESIS:TB_TOP_128_32_16:1,WRITE_1_7,< -2.31,-2.994,"< (-0.7 * VAR(""VDDW""))",,pass,-3.134,-2.756,< -2.31,-3.05,< -2.31,-2.95,< -2.31,-2.756,< -2.31,-3.134
THESIS:TB_TOP_128_32_16:1,WRITE_1_6,> 2.31,2.586,"> (0.7 * VAR(""VDDW""))",,pass,2.51,2.635,> 2.31,2.612,> 2.31,2.548,> 2.31,2.51,> 2.31,2.635
THESIS:TB_TOP_128_32_16:1,WRITE_1_5,< -2.31,-2.998,"< (-0.7 * VAR(""VDDW""))",,pass,-3.138,-2.76,< -2.31,-3.055,< -2.31,-2.955,< -2.31,-2.76,< -2.31,-3.138
THESIS:TB_TOP_128_32_16:1,WRITE_1_4,> 2.31,2.587,"> (0.7 * VAR(""VDDW""))",,pass,2.51,2.636,> 2.31,2.613,> 2.31,2.549,> 2.31,2.51,> 2.31,2.636
THESIS:TB_TOP_128_32_16:1,WRITE_1_3,< -2.31,-3.002,"< (-0.7 * VAR(""VDDW""))",,pass,-3.143,-2.764,< -2.31,-3.059,< -2.31,-2.959,< -2.31,-2.764,< -2.31,-3.143
THESIS:TB_TOP_128_32_16:1,WRITE_1_2,> 2.31,2.587,"> (0.7 * VAR(""VDDW""))",,pass,2.513,2.637,> 2.31,2.613,> 2.31,2.55,> 2.31,2.513,> 2.31,2.637
THESIS:TB_TOP_128_32_16:1,WRITE_1_1,< -2.31,-3.006,"< (-0.7 * VAR(""VDDW""))",,pass,-3.151,-2.776,< -2.31,-3.066,< -2.31,-2.966,< -2.31,-2.776,< -2.31,-3.151
THESIS:TB_TOP_128_32_16:1,WRITE_1_0,> 2.31,2.605,"> (0.7 * VAR(""VDDW""))",,pass,2.537,2.642,> 2.31,2.628,> 2.31,2.573,> 2.31,2.537,> 2.31,2.642
THESIS:TB_TOP_128_32_16:1,WRITE_2_15,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.523,2.638,> 2.31,2.629,> 2.31,2.562,> 2.31,2.523,> 2.31,2.638
THESIS:TB_TOP_128_32_16:1,WRITE_2_14,< -2.31,-2.99,"< (-0.7 * VAR(""VDDW""))",,pass,-3.123,-2.735,< -2.31,-3.112,< -2.31,-2.945,< -2.31,-2.735,< -2.31,-3.123
THESIS:TB_TOP_128_32_16:1,WRITE_2_13,> 2.31,2.587,"> (0.7 * VAR(""VDDW""))",,pass,2.512,2.632,> 2.31,2.63,> 2.31,2.547,> 2.31,2.512,> 2.31,2.632
THESIS:TB_TOP_128_32_16:1,WRITE_2_12,< -2.31,-2.993,"< (-0.7 * VAR(""VDDW""))",,pass,-3.123,-2.725,< -2.31,-3.116,< -2.31,-2.944,< -2.31,-2.725,< -2.31,-3.123
THESIS:TB_TOP_128_32_16:1,WRITE_2_11,> 2.31,2.587,"> (0.7 * VAR(""VDDW""))",,pass,2.509,2.633,> 2.31,2.63,> 2.31,2.546,> 2.31,2.509,> 2.31,2.633
THESIS:TB_TOP_128_32_16:1,WRITE_2_10,< -2.31,-2.994,"< (-0.7 * VAR(""VDDW""))",,pass,-3.124,-2.729,< -2.31,-3.118,< -2.31,-2.946,< -2.31,-2.729,< -2.31,-3.124
THESIS:TB_TOP_128_32_16:1,WRITE_2_9,> 2.31,2.587,"> (0.7 * VAR(""VDDW""))",,pass,2.51,2.634,> 2.31,2.63,> 2.31,2.546,> 2.31,2.51,> 2.31,2.634
THESIS:TB_TOP_128_32_16:1,WRITE_2_8,< -2.31,-2.996,"< (-0.7 * VAR(""VDDW""))",,pass,-3.127,-2.734,< -2.31,-3.121,< -2.31,-2.949,< -2.31,-2.734,< -2.31,-3.127
THESIS:TB_TOP_128_32_16:1,WRITE_2_7,> 2.31,2.586,"> (0.7 * VAR(""VDDW""))",,pass,2.509,2.635,> 2.31,2.63,> 2.31,2.546,> 2.31,2.509,> 2.31,2.635
THESIS:TB_TOP_128_32_16:1,WRITE_2_6,< -2.31,-2.998,"< (-0.7 * VAR(""VDDW""))",,pass,-3.13,-2.739,< -2.31,-3.124,< -2.31,-2.952,< -2.31,-2.739,< -2.31,-3.13
THESIS:TB_TOP_128_32_16:1,WRITE_2_5,> 2.31,2.587,"> (0.7 * VAR(""VDDW""))",,pass,2.511,2.635,> 2.31,2.632,> 2.31,2.547,> 2.31,2.511,> 2.31,2.635
THESIS:TB_TOP_128_32_16:1,WRITE_2_4,< -2.31,-3.002,"< (-0.7 * VAR(""VDDW""))",,pass,-3.134,-2.745,< -2.31,-3.128,< -2.31,-2.957,< -2.31,-2.745,< -2.31,-3.134
THESIS:TB_TOP_128_32_16:1,WRITE_2_3,> 2.31,2.588,"> (0.7 * VAR(""VDDW""))",,pass,2.512,2.637,> 2.31,2.632,> 2.31,2.549,> 2.31,2.512,> 2.31,2.637
THESIS:TB_TOP_128_32_16:1,WRITE_2_2,< -2.31,-3.007,"< (-0.7 * VAR(""VDDW""))",,pass,-3.138,-2.754,< -2.31,-3.135,< -2.31,-2.964,< -2.31,-2.754,< -2.31,-3.138
THESIS:TB_TOP_128_32_16:1,WRITE_2_1,> 2.31,2.584,"> (0.7 * VAR(""VDDW""))",,pass,2.513,2.639,> 2.31,2.634,> 2.31,2.544,> 2.31,2.513,> 2.31,2.639
THESIS:TB_TOP_128_32_16:1,WRITE_2_0,< -2.31,-3.035,"< (-0.7 * VAR(""VDDW""))",,pass,-3.158,-2.819,< -2.31,-3.148,< -2.31,-3.001,< -2.31,-2.819,< -2.31,-3.158
THESIS:TB_TOP_128_32_16:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_1,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_3,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_5,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_7,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_8,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_9,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_10,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_11,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_12,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_13,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_14,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_15,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_0,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_2,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_4,,1.799,< 0.3,,fail,-6.815e-6,1.799,,1.799,,1.799,,-6.815e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_6,,1.799,< 0.3,,fail,-9.269e-6,1.799,,1.799,,1.799,,-9.269e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_8,,1.799,< 0.3,,fail,-7.645e-6,1.799,,1.799,,1.799,,-7.645e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_9,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_10,,1.799,< 0.3,,fail,-7.404e-6,1.799,,1.799,,1.799,,-7.404e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_11,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_12,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_13,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_14,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_15,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1,,15,,,,15,15,,15,,15,,15,,15

