// Seed: 3683563044
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    output wand id_8,
    input uwire id_9,
    input wire id_10,
    output wand id_11,
    output wor id_12,
    input tri0 id_13,
    output tri id_14
);
  wire id_16;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd88,
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd37
) (
    output uwire _id_0,
    input  uwire id_1,
    input  wand  _id_2,
    input  wand  _id_3,
    output tri0  id_4
);
  logic [-1  ?  id_0  ==  id_3 : id_2 : ~  id_2] id_6 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4
  );
endmodule
