Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 347cc0fe38ad4e72947aae239794ae01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/iCloudDrive/Fall2019/CMPEN331/Labs/Lab5_Unal/Lab5_Unal.srcs/sim_1/new/CPU_Test.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
