\hypertarget{group__struct__group}{}\section{Struct\+\_\+group}
\label{group__struct__group}\index{Struct\_group@{Struct\_group}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structspi__aml__master__config__t}{spi\+\_\+aml\+\_\+master\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+ML S\+PI master parameters available for superior drivers (pointers). \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structspi__aml__slave__config__t}{spi\+\_\+aml\+\_\+slave\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+ML S\+PI slave parameters available for superior drivers (pointers). \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structspi__aml__transfer__t}{spi\+\_\+aml\+\_\+transfer\+\_\+t}}
\begin{DoxyCompactList}\small\item\em S\+PI transfer structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__aml__pwm__ch__t}{tmr\+\_\+aml\+\_\+pwm\+\_\+ch\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+ML timer channel parameters for P\+WM mode. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__aml__outcmp__ch__t}{tmr\+\_\+aml\+\_\+outcmp\+\_\+ch\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+ML timer channel parameters for output compare. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__aml__config__t}{tmr\+\_\+aml\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em A\+ML timer parameters available for superior drivers (pointers). \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__sdk__pwm__t}{tmr\+\_\+sdk\+\_\+pwm\+\_\+t}}
\begin{DoxyCompactList}\small\item\em P\+WM mode configuration for T\+PM device for K\+S\+DK. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__sdk__outcmp__ch__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+ch\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Configuration of a channel for output compare mode. It contains input parameters of Setup\+Output\+Compare function of T\+PM device for K\+S\+DK. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__sdk__outcmp__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Output compare mode configuration of T\+PM channels for K\+S\+DK. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__sdk__incpt__ch__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+ch\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Configuration of a channel for input capture mode. It contains input parameters of Setup\+Input\+Capture function of T\+PM device for K\+S\+DK. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__sdk__incpt__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Input capture mode configuration of T\+PM channels for K\+S\+DK. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__sdk__config__t}{tmr\+\_\+sdk\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Initial configuration of the T\+PM device for K\+S\+DK. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structtmr__data__t}{tmr\+\_\+data\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Device data structure needed by A\+ML driver in K\+S\+DK. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__tpm_ga19383e0a3baf4033a37e96df9016ab1c}{tpm\+\_\+chnl\+\_\+pwm\+\_\+signal\+\_\+param\+\_\+t}} $\ast$ \mbox{\hyperlink{group__struct__group_ga7a88598e04539adadd8553ef53cbc240}{chnl\+Param}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}{num\+Of\+Chnls}}
\item 
\mbox{\hyperlink{group__tpm_ga3575f319c9fbc1aa574a1054c14e7dab}{tpm\+\_\+pwm\+\_\+mode\+\_\+t}} \mbox{\hyperlink{group__struct__group_ga4c09362008685312f26edfb50458aad6}{mode}}
\item 
\mbox{\hyperlink{group__tpm_gacda6962369e014c8ac72d1b58b224deb}{tpm\+\_\+chnl\+\_\+t}} \mbox{\hyperlink{group__struct__group_gaddc94dba6576d0b40cd83b493968a2e4}{chnl\+Number}}
\item 
\mbox{\hyperlink{group__tpm_gae76bda507d28f3c302f4cdfeee61ba5e}{tpm\+\_\+output\+\_\+compare\+\_\+mode\+\_\+t}} \mbox{\hyperlink{group__struct__group_gaf5112494d3efec9f7706606b8405a35f}{mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__struct__group_gae39f1dfd1bc42feaeb879d5d2eb2249b}{compare\+Value}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}{num\+Of\+Chnls}}
\item 
\mbox{\hyperlink{structtmr__sdk__outcmp__ch__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+ch\+\_\+t}} $\ast$ \mbox{\hyperlink{group__struct__group_ga5757dff16c6d1f7f36e57e4c9cf0ddbf}{ch\+Config}}
\item 
\mbox{\hyperlink{group__tpm_gacda6962369e014c8ac72d1b58b224deb}{tpm\+\_\+chnl\+\_\+t}} \mbox{\hyperlink{group__struct__group_gaddc94dba6576d0b40cd83b493968a2e4}{chnl\+Number}}
\item 
\mbox{\hyperlink{group__tpm_ga5bcbd71358fe69e564786631827f7db1}{tpm\+\_\+input\+\_\+capture\+\_\+edge\+\_\+t}} \mbox{\hyperlink{group__struct__group_ga72eaddb2461dc4c31bdd3febd201b9aa}{mode}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}{num\+Of\+Chnls}}
\item 
\mbox{\hyperlink{structtmr__sdk__incpt__ch__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+ch\+\_\+t}} $\ast$ \mbox{\hyperlink{group__struct__group_ga54e0c6a0ab1806a999058d00958e42d2}{ch\+Config}}
\item 
\mbox{\hyperlink{group__tpm_ga5647039a18486c876df5cdeb84c9621d}{tpm\+\_\+config\+\_\+t}} \mbox{\hyperlink{group__struct__group_gae9c2d4ddfa00c67ee5c396ce0a58b3c1}{tmr\+Conf}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__struct__group_ga04fed66246fbbc2d216a8afda24a758e}{pwm\+Freq\+\_\+\+Hz}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__struct__group_ga4386243efbc69e706d1811c2e66da6fc}{src\+Clck\+\_\+\+Hz}}
\item 
\mbox{\hyperlink{structtmr__sdk__pwm__t}{tmr\+\_\+sdk\+\_\+pwm\+\_\+t}} \mbox{\hyperlink{group__struct__group_ga8f16a276a8bcee2785e8db1cb8fed1d1}{tmr\+Pwm\+Conf}}
\item 
\mbox{\hyperlink{structtmr__sdk__outcmp__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+t}} \mbox{\hyperlink{group__struct__group_ga5f9747758e13d1d50209440d3132a87e}{tmr\+Cmp\+Conf}}
\item 
\mbox{\hyperlink{structtmr__sdk__incpt__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+t}} \mbox{\hyperlink{group__struct__group_gad49fb6a9677fd308941ceb2302f67468}{tmr\+Cpt\+Conf}}
\item 
\mbox{\hyperlink{group__tpm_gac9f0f29f5ff0e39eea892919dc9b50d8}{tpm\+\_\+clock\+\_\+source\+\_\+t}} \mbox{\hyperlink{group__struct__group_gae714239d1fabd3df000d89beb931051a}{clk\+Src}}
\item 
\mbox{\hyperlink{group__tpm_gac9f0f29f5ff0e39eea892919dc9b50d8}{tpm\+\_\+clock\+\_\+source\+\_\+t}} \mbox{\hyperlink{group__struct__group_gae714239d1fabd3df000d89beb931051a}{clk\+Src}}
\end{DoxyCompactItemize}
\subsection*{Timer configuration (S\+DK specific)}
\label{_amgrpe376f43bc59e11ba9a2f70d1fb50a6db}%
General timer configuration and P\+WM mode configuration are needed by A\+ML driver. Types are defined according to used S\+DK (K\+S\+DK or S32 S\+DK) and peripheral type (T\+PM or F\+TM). \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__struct__group_gaf1f378b0bcc8ef613858b973521fc013}\label{group__struct__group_gaf1f378b0bcc8ef613858b973521fc013}} 
typedef \mbox{\hyperlink{group__tpm_ga5647039a18486c876df5cdeb84c9621d}{tpm\+\_\+config\+\_\+t}} \mbox{\hyperlink{group__struct__group_gaf1f378b0bcc8ef613858b973521fc013}{tmr\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em S\+DK specific timer general configuration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__struct__group_ga2b5f2d9df9d1e36f051fe92e6c6f1905}\label{group__struct__group_ga2b5f2d9df9d1e36f051fe92e6c6f1905}} 
typedef \mbox{\hyperlink{group__tpm_ga19383e0a3baf4033a37e96df9016ab1c}{tpm\+\_\+chnl\+\_\+pwm\+\_\+signal\+\_\+param\+\_\+t}} \mbox{\hyperlink{group__struct__group_ga2b5f2d9df9d1e36f051fe92e6c6f1905}{tmr\+\_\+sdk\+\_\+pwm\+\_\+ch\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em S\+DK specific P\+WM mode configuration of a channel. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Variable Documentation}
\mbox{\Hypertarget{group__struct__group_ga5757dff16c6d1f7f36e57e4c9cf0ddbf}\label{group__struct__group_ga5757dff16c6d1f7f36e57e4c9cf0ddbf}} 
\index{Struct\_group@{Struct\_group}!chConfig@{chConfig}}
\index{chConfig@{chConfig}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{chConfig}{chConfig}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{structtmr__sdk__outcmp__ch__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+ch\+\_\+t}}$\ast$ ch\+Config}

Array of P\+WM channels parameters. \mbox{\Hypertarget{group__struct__group_ga54e0c6a0ab1806a999058d00958e42d2}\label{group__struct__group_ga54e0c6a0ab1806a999058d00958e42d2}} 
\index{Struct\_group@{Struct\_group}!chConfig@{chConfig}}
\index{chConfig@{chConfig}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{chConfig}{chConfig}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{structtmr__sdk__incpt__ch__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+ch\+\_\+t}}$\ast$ ch\+Config}

Array of P\+WM channels parameters. \mbox{\Hypertarget{group__struct__group_gaddc94dba6576d0b40cd83b493968a2e4}\label{group__struct__group_gaddc94dba6576d0b40cd83b493968a2e4}} 
\index{Struct\_group@{Struct\_group}!chnlNumber@{chnlNumber}}
\index{chnlNumber@{chnlNumber}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{chnlNumber}{chnlNumber}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_gacda6962369e014c8ac72d1b58b224deb}{tpm\+\_\+chnl\+\_\+t}} chnl\+Number}

The channel number. \mbox{\Hypertarget{group__struct__group_gaddc94dba6576d0b40cd83b493968a2e4}\label{group__struct__group_gaddc94dba6576d0b40cd83b493968a2e4}} 
\index{Struct\_group@{Struct\_group}!chnlNumber@{chnlNumber}}
\index{chnlNumber@{chnlNumber}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{chnlNumber}{chnlNumber}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_gacda6962369e014c8ac72d1b58b224deb}{tpm\+\_\+chnl\+\_\+t}} chnl\+Number}

The channel number. \mbox{\Hypertarget{group__struct__group_ga7a88598e04539adadd8553ef53cbc240}\label{group__struct__group_ga7a88598e04539adadd8553ef53cbc240}} 
\index{Struct\_group@{Struct\_group}!chnlParam@{chnlParam}}
\index{chnlParam@{chnlParam}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{chnlParam}{chnlParam}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_ga19383e0a3baf4033a37e96df9016ab1c}{tpm\+\_\+chnl\+\_\+pwm\+\_\+signal\+\_\+param\+\_\+t}}$\ast$ chnl\+Param}

Configuration of P\+WM channel\textquotesingle{}s. \mbox{\Hypertarget{group__struct__group_gae714239d1fabd3df000d89beb931051a}\label{group__struct__group_gae714239d1fabd3df000d89beb931051a}} 
\index{Struct\_group@{Struct\_group}!clkSrc@{clkSrc}}
\index{clkSrc@{clkSrc}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{clkSrc}{clkSrc}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_gac9f0f29f5ff0e39eea892919dc9b50d8}{tpm\+\_\+clock\+\_\+source\+\_\+t}} clk\+Src}

Timer clock source selection. \mbox{\Hypertarget{group__struct__group_gae714239d1fabd3df000d89beb931051a}\label{group__struct__group_gae714239d1fabd3df000d89beb931051a}} 
\index{Struct\_group@{Struct\_group}!clkSrc@{clkSrc}}
\index{clkSrc@{clkSrc}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{clkSrc}{clkSrc}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_gac9f0f29f5ff0e39eea892919dc9b50d8}{tpm\+\_\+clock\+\_\+source\+\_\+t}} clk\+Src}

Clock source selection. \mbox{\Hypertarget{group__struct__group_gae39f1dfd1bc42feaeb879d5d2eb2249b}\label{group__struct__group_gae39f1dfd1bc42feaeb879d5d2eb2249b}} 
\index{Struct\_group@{Struct\_group}!compareValue@{compareValue}}
\index{compareValue@{compareValue}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{compareValue}{compareValue}}
{\footnotesize\ttfamily uint32\+\_\+t compare\+Value}

Value to be programmed in the CnV register. \mbox{\Hypertarget{group__struct__group_ga4c09362008685312f26edfb50458aad6}\label{group__struct__group_ga4c09362008685312f26edfb50458aad6}} 
\index{Struct\_group@{Struct\_group}!mode@{mode}}
\index{mode@{mode}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{mode}{mode}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_ga3575f319c9fbc1aa574a1054c14e7dab}{tpm\+\_\+pwm\+\_\+mode\+\_\+t}} mode}

The counter operation mode. \mbox{\Hypertarget{group__struct__group_gaf5112494d3efec9f7706606b8405a35f}\label{group__struct__group_gaf5112494d3efec9f7706606b8405a35f}} 
\index{Struct\_group@{Struct\_group}!mode@{mode}}
\index{mode@{mode}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{mode}{mode}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_gae76bda507d28f3c302f4cdfeee61ba5e}{tpm\+\_\+output\+\_\+compare\+\_\+mode\+\_\+t}} mode}

The output action. \mbox{\Hypertarget{group__struct__group_ga72eaddb2461dc4c31bdd3febd201b9aa}\label{group__struct__group_ga72eaddb2461dc4c31bdd3febd201b9aa}} 
\index{Struct\_group@{Struct\_group}!mode@{mode}}
\index{mode@{mode}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{mode}{mode}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_ga5bcbd71358fe69e564786631827f7db1}{tpm\+\_\+input\+\_\+capture\+\_\+edge\+\_\+t}} mode}

Selection of capture edge. \mbox{\Hypertarget{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}\label{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}} 
\index{Struct\_group@{Struct\_group}!numOfChnls@{numOfChnls}}
\index{numOfChnls@{numOfChnls}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{numOfChnls}{numOfChnls}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint8\+\_\+t num\+Of\+Chnls}

Number of channels to configure. \mbox{\Hypertarget{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}\label{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}} 
\index{Struct\_group@{Struct\_group}!numOfChnls@{numOfChnls}}
\index{numOfChnls@{numOfChnls}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{numOfChnls}{numOfChnls}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint8\+\_\+t num\+Of\+Chnls}

Number of channels to configure. \mbox{\Hypertarget{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}\label{group__struct__group_ga04fc2b7b992637ebdbf5567107730087}} 
\index{Struct\_group@{Struct\_group}!numOfChnls@{numOfChnls}}
\index{numOfChnls@{numOfChnls}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{numOfChnls}{numOfChnls}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint8\+\_\+t num\+Of\+Chnls}

Number of channels to configure. \mbox{\Hypertarget{group__struct__group_ga04fed66246fbbc2d216a8afda24a758e}\label{group__struct__group_ga04fed66246fbbc2d216a8afda24a758e}} 
\index{Struct\_group@{Struct\_group}!pwmFreq\_Hz@{pwmFreq\_Hz}}
\index{pwmFreq\_Hz@{pwmFreq\_Hz}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{pwmFreq\_Hz}{pwmFreq\_Hz}}
{\footnotesize\ttfamily uint32\+\_\+t pwm\+Freq\+\_\+\+Hz}

The counter frequency in Hz. \mbox{\Hypertarget{group__struct__group_ga4386243efbc69e706d1811c2e66da6fc}\label{group__struct__group_ga4386243efbc69e706d1811c2e66da6fc}} 
\index{Struct\_group@{Struct\_group}!srcClck\_Hz@{srcClck\_Hz}}
\index{srcClck\_Hz@{srcClck\_Hz}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{srcClck\_Hz}{srcClck\_Hz}}
{\footnotesize\ttfamily uint32\+\_\+t src\+Clck\+\_\+\+Hz}

The counter clock in Hz. \mbox{\Hypertarget{group__struct__group_ga5f9747758e13d1d50209440d3132a87e}\label{group__struct__group_ga5f9747758e13d1d50209440d3132a87e}} 
\index{Struct\_group@{Struct\_group}!tmrCmpConf@{tmrCmpConf}}
\index{tmrCmpConf@{tmrCmpConf}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{tmrCmpConf}{tmrCmpConf}}
{\footnotesize\ttfamily \mbox{\hyperlink{structtmr__sdk__outcmp__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+t}} tmr\+Cmp\+Conf}

T\+PM configuration of channels for output compare mode. \mbox{\Hypertarget{group__struct__group_gae9c2d4ddfa00c67ee5c396ce0a58b3c1}\label{group__struct__group_gae9c2d4ddfa00c67ee5c396ce0a58b3c1}} 
\index{Struct\_group@{Struct\_group}!tmrConf@{tmrConf}}
\index{tmrConf@{tmrConf}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{tmrConf}{tmrConf}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__tpm_ga5647039a18486c876df5cdeb84c9621d}{tpm\+\_\+config\+\_\+t}} tmr\+Conf}

T\+PM configuration passed into T\+P\+M\+\_\+\+Init function. \mbox{\Hypertarget{group__struct__group_gad49fb6a9677fd308941ceb2302f67468}\label{group__struct__group_gad49fb6a9677fd308941ceb2302f67468}} 
\index{Struct\_group@{Struct\_group}!tmrCptConf@{tmrCptConf}}
\index{tmrCptConf@{tmrCptConf}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{tmrCptConf}{tmrCptConf}}
{\footnotesize\ttfamily \mbox{\hyperlink{structtmr__sdk__incpt__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+t}} tmr\+Cpt\+Conf}

T\+PM configuration of channels for input capture mode. \mbox{\Hypertarget{group__struct__group_ga8f16a276a8bcee2785e8db1cb8fed1d1}\label{group__struct__group_ga8f16a276a8bcee2785e8db1cb8fed1d1}} 
\index{Struct\_group@{Struct\_group}!tmrPwmConf@{tmrPwmConf}}
\index{tmrPwmConf@{tmrPwmConf}!Struct\_group@{Struct\_group}}
\subsubsection{\texorpdfstring{tmrPwmConf}{tmrPwmConf}}
{\footnotesize\ttfamily \mbox{\hyperlink{structtmr__sdk__pwm__t}{tmr\+\_\+sdk\+\_\+pwm\+\_\+t}} tmr\+Pwm\+Conf}

T\+PM configuration including frequency and channels configuration for P\+WM mode. 