

================================================================
== Vivado HLS Report for 'canny_hysterisis'
================================================================
* Date:           Fri Jul 06 13:00:31 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1053697|  1053697|  1053697|  1053697|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1053696|  1053696|      1029|          -|          -|  1024|    no    |
        | + Loop 1.1  |     1027|     1027|         5|          1|          1|  1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    106|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|     154|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     154|    131|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Buffer_val_0_U  |canny_Filter2D_1_k_buf_0_val_3  |        1|  0|   0|  1024|    8|     1|         8192|
    |Buffer_val_1_U  |canny_Filter2D_1_k_buf_0_val_3  |        1|  0|   0|  1024|    8|     1|         8192|
    +----------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                                |        2|  0|   0|  2048|   16|     2|        16384|
    +----------------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_170_p2                       |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_210_p2                       |     +    |      0|  0|  11|          11|           1|
    |hysterisis_Image_data_stream_V_din  |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_84                       |    and   |      0|  0|   1|           1|           1|
    |or_cond6_fu_349_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp10_fu_255_p2                     |    and   |      0|  0|   1|           1|           1|
    |tmp9_fu_250_p2                      |    and   |      0|  0|   1|           1|           1|
    |tmp_31_fu_434_p2                    |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_164_p2                 |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_204_p2                  |   icmp   |      0|  0|   5|          11|          12|
    |icmp2_fu_232_p2                     |   icmp   |      0|  0|   4|          10|           1|
    |icmp_fu_186_p2                      |   icmp   |      0|  0|   4|          10|           1|
    |notlhs_fu_192_p2                    |   icmp   |      0|  0|   4|          11|           1|
    |notrhs_fu_238_p2                    |   icmp   |      0|  0|   4|          11|           1|
    |tmp_21_fu_278_p2                    |   icmp   |      0|  0|   3|           8|           8|
    |tmp_22_fu_289_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_23_fu_295_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_24_fu_301_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_25_fu_307_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_26_fu_396_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_27_fu_313_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_28_fu_401_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_29_fu_319_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_30_fu_325_p2                    |   icmp   |      0|  0|   3|           8|           7|
    |tmp_32_fu_244_p2                    |   icmp   |      0|  0|   4|          11|          10|
    |tmp_s_fu_198_p2                     |   icmp   |      0|  0|   4|          11|          10|
    |ap_sig_bdd_172                      |    or    |      0|  0|   1|           1|           1|
    |or_cond8_fu_392_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_424_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp1_fu_284_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_406_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp3_fu_331_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp4_fu_337_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp5_fu_420_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp6_fu_410_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp7_fu_415_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_343_p2                      |    or    |      0|  0|   1|           1|           1|
    |not_or_cond8_fu_429_p2              |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 106|         206|         141|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4  |   1|          2|    1|          2|
    |p_2_reg_153            |  11|          2|   11|         22|
    |p_s_reg_142            |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         10|   24|         50|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |Buffer_val_0_addr_reg_526                       |  10|   0|   10|          0|
    |Buffer_val_1_addr_reg_520                       |  10|   0|   10|          0|
    |Win_val_0_1_2_fu_72                             |   8|   0|    8|          0|
    |Win_val_0_1_fu_68                               |   8|   0|    8|          0|
    |Win_val_1_1_2_fu_80                             |   8|   0|    8|          0|
    |Win_val_1_1_fu_76                               |   8|   0|    8|          0|
    |Win_val_2_1_2_fu_88                             |   8|   0|    8|          0|
    |Win_val_2_1_fu_84                               |   8|   0|    8|          0|
    |ap_CS_fsm                                       |   3|   0|    3|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|   0|    1|          0|
    |ap_reg_ppstg_Buffer_val_1_addr_reg_520_pp0_it1  |  10|   0|   10|          0|
    |exitcond_reg_511                                |   1|   0|    1|          0|
    |i_V_reg_491                                     |  11|   0|   11|          0|
    |icmp2_reg_532                                   |   1|   0|    1|          0|
    |icmp_reg_496                                    |   1|   0|    1|          0|
    |notlhs_reg_501                                  |   1|   0|    1|          0|
    |or_cond6_reg_583                                |   1|   0|    1|          0|
    |or_cond8_reg_587                                |   1|   0|    1|          0|
    |p_2_reg_153                                     |  11|   0|   11|          0|
    |p_s_reg_142                                     |  11|   0|   11|          0|
    |temp1_reg_552                                   |   8|   0|    8|          0|
    |temp2_reg_547                                   |   8|   0|    8|          0|
    |tmp10_reg_542                                   |   1|   0|    1|          0|
    |tmp1_reg_558                                    |   1|   0|    1|          0|
    |tmp2_reg_592                                    |   1|   0|    1|          0|
    |tmp3_reg_568                                    |   1|   0|    1|          0|
    |tmp4_reg_573                                    |   1|   0|    1|          0|
    |tmp6_reg_597                                    |   1|   0|    1|          0|
    |tmp7_reg_602                                    |   1|   0|    1|          0|
    |tmp8_reg_578                                    |   1|   0|    1|          0|
    |tmp9_reg_537                                    |   1|   0|    1|          0|
    |tmp_27_reg_563                                  |   1|   0|    1|          0|
    |tmp_31_reg_607                                  |   1|   0|    1|          0|
    |tmp_s_reg_506                                   |   1|   0|    1|          0|
    |or_cond6_reg_583                                |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 154|   1|  155|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|ap_done                                | out |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |        canny_hysterisis        | return value |
|supressed_data_stream_V_dout           |  in |    8|   ap_fifo  |     supressed_data_stream_V    |    pointer   |
|supressed_data_stream_V_empty_n        |  in |    1|   ap_fifo  |     supressed_data_stream_V    |    pointer   |
|supressed_data_stream_V_read           | out |    1|   ap_fifo  |     supressed_data_stream_V    |    pointer   |
|hysterisis_Image_data_stream_V_din     | out |    8|   ap_fifo  | hysterisis_Image_data_stream_V |    pointer   |
|hysterisis_Image_data_stream_V_full_n  |  in |    1|   ap_fifo  | hysterisis_Image_data_stream_V |    pointer   |
|hysterisis_Image_data_stream_V_write   | out |    1|   ap_fifo  | hysterisis_Image_data_stream_V |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

