TimeQuest Timing Analyzer report for top
Mon Jul 24 16:09:43 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'rs232_rx'
 20. Recovery: 'clk'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 61.14 MHz  ; 61.14 MHz       ; clk                                       ;      ;
; 83.7 MHz   ; 83.7 MHz        ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 109.75 MHz ; 109.75 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 444.64 MHz ; 444.64 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -15.356 ; -1334.873     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -8.112  ; -384.006      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.474  ; -93.019       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.249  ; -1.249        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -1.845 ; -1.845        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.363 ; -10.904       ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.403  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.695  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -5.209 ; -5.209        ;
; clk                                       ; -4.286 ; -379.477      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.330 ; -110.657      ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.132  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.186 ; -1.186        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.932  ; 0.000         ;
; clk                                       ; 2.962  ; 0.000         ;
; rs232_rx                                  ; 5.655  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                     ;
+---------+------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+---------------------+--------------+-------------+--------------+------------+------------+
; -15.356 ; Rx_cmd[19] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 16.023     ;
; -15.201 ; Rx_cmd[23] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.868     ;
; -15.012 ; Rx_cmd[12] ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.679     ;
; -15.006 ; Rx_cmd[19] ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.673     ;
; -14.976 ; Rx_cmd[5]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.643     ;
; -14.898 ; Rx_cmd[19] ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 15.565     ;
; -14.851 ; Rx_cmd[23] ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.518     ;
; -14.794 ; Rx_cmd[7]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.461     ;
; -14.753 ; Rx_cmd[3]  ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.420     ;
; -14.743 ; Rx_cmd[23] ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 15.410     ;
; -14.725 ; Rx_cmd[12] ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.392     ;
; -14.719 ; Rx_cmd[19] ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.386     ;
; -14.664 ; Rx_cmd[21] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.331     ;
; -14.624 ; Rx_cmd[12] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.291     ;
; -14.605 ; Rx_cmd[15] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.272     ;
; -14.599 ; Rx_cmd[8]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.266     ;
; -14.594 ; Rx_cmd[12] ; linkTPM             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.261     ;
; -14.588 ; Rx_cmd[19] ; linkTPM             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.255     ;
; -14.581 ; Rx_cmd[19] ; linkGII             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.248     ;
; -14.564 ; Rx_cmd[23] ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.231     ;
; -14.546 ; Rx_cmd[12] ; linkTDC             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.213     ;
; -14.540 ; Rx_cmd[19] ; linkTDC             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.207     ;
; -14.538 ; Rx_cmd[12] ; linkPMH             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.205     ;
; -14.532 ; Rx_cmd[19] ; linkPMH             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.199     ;
; -14.531 ; Rx_cmd[4]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.198     ;
; -14.518 ; Rx_cmd[5]  ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 15.185     ;
; -14.466 ; Rx_cmd[3]  ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.133     ;
; -14.461 ; Rx_cmd[19] ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 15.128     ;
; -14.447 ; Rx_cmd[5]  ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.114     ;
; -14.433 ; Rx_cmd[23] ; linkTPM             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.100     ;
; -14.426 ; Rx_cmd[23] ; linkGII             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.093     ;
; -14.385 ; Rx_cmd[23] ; linkTDC             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.052     ;
; -14.377 ; Rx_cmd[23] ; linkPMH             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.044     ;
; -14.370 ; Rx_cmd[19] ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.037     ;
; -14.365 ; Rx_cmd[3]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.032     ;
; -14.348 ; Rx_cmd[19] ; linkSHL             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.015     ;
; -14.336 ; Rx_cmd[7]  ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 15.003     ;
; -14.335 ; Rx_cmd[3]  ; linkTPM             ; clk          ; clk         ; 1.000        ; 0.000      ; 15.002     ;
; -14.314 ; Rx_cmd[21] ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.981     ;
; -14.306 ; Rx_cmd[23] ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.973     ;
; -14.300 ; Rx_cmd[7]  ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.967     ;
; -14.287 ; Rx_cmd[3]  ; linkTDC             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.954     ;
; -14.279 ; Rx_cmd[3]  ; linkPMH             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.946     ;
; -14.265 ; Rx_cmd[7]  ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.932     ;
; -14.222 ; Rx_cmd[5]  ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.889     ;
; -14.215 ; Rx_cmd[23] ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.882     ;
; -14.206 ; Rx_cmd[21] ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 14.873     ;
; -14.206 ; Rx_cmd[2]  ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.873     ;
; -14.205 ; Rx_cmd[5]  ; linkFRT             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.872     ;
; -14.201 ; Rx_cmd[5]  ; linkGII             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.868     ;
; -14.193 ; Rx_cmd[23] ; linkSHL             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.860     ;
; -14.166 ; Rx_cmd[12] ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 14.833     ;
; -14.162 ; Rx_cmd[19] ; linkTIC             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.829     ;
; -14.147 ; Rx_cmd[15] ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 14.814     ;
; -14.141 ; Rx_cmd[8]  ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 14.808     ;
; -14.138 ; Rx_cmd[22] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.805     ;
; -14.128 ; Rx_cmd[19] ; linkFRT             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.795     ;
; -14.111 ; Rx_cmd[15] ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.778     ;
; -14.094 ; Rx_cmd[12] ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.761     ;
; -14.080 ; Rx_cmd[12] ; linkFSM             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.747     ;
; -14.076 ; Rx_cmd[15] ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.743     ;
; -14.074 ; Rx_cmd[19] ; linkFSM             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.741     ;
; -14.073 ; Rx_cmd[4]  ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 14.740     ;
; -14.071 ; Rx_cmd[11] ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.738     ;
; -14.069 ; Rx_cmd[19] ; linkSPS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.736     ;
; -14.068 ; Rx_cmd[13] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.735     ;
; -14.050 ; Rx_cmd[9]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.717     ;
; -14.040 ; Rx_cmd[7]  ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.707     ;
; -14.029 ; Rx_cmd[5]  ; linkPMS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.696     ;
; -14.027 ; Rx_cmd[19] ; tx_start_f          ; clk          ; clk         ; 1.000        ; 0.000      ; 14.694     ;
; -14.027 ; Rx_cmd[21] ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.694     ;
; -14.023 ; Rx_cmd[7]  ; linkFRT             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.690     ;
; -14.019 ; Rx_cmd[7]  ; linkGII             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.686     ;
; -14.013 ; Rx_cmd[7]  ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.680     ;
; -14.007 ; Rx_cmd[23] ; linkTIC             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.674     ;
; -14.002 ; Rx_cmd[4]  ; linkUST             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.669     ;
; -13.973 ; Rx_cmd[23] ; linkFRT             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.640     ;
; -13.968 ; Rx_cmd[5]  ; linkSHL             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.635     ;
; -13.966 ; Rx_cmd[20] ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.633     ;
; -13.964 ; Rx_cmd[2]  ; linkFRT             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.631     ;
; -13.960 ; Rx_cmd[6]  ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.627     ;
; -13.928 ; Rx_cmd[5]  ; linkSPI             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.595     ;
; -13.919 ; Rx_cmd[23] ; linkFSM             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.586     ;
; -13.914 ; Rx_cmd[23] ; linkSPS             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.581     ;
; -13.907 ; Rx_cmd[3]  ; led~reg0            ; clk          ; clk         ; 1.000        ; 0.000      ; 14.574     ;
; -13.896 ; Rx_cmd[21] ; linkTPM             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.563     ;
; -13.889 ; Rx_cmd[21] ; linkGII             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.556     ;
; -13.882 ; Rx_cmd[7]  ; linkTPM             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.549     ;
; -13.878 ; Rx_cmd[5]  ; tx_start_f          ; clk          ; clk         ; 1.000        ; 0.000      ; 14.545     ;
; -13.872 ; Rx_cmd[23] ; tx_start_f          ; clk          ; clk         ; 1.000        ; 0.000      ; 14.539     ;
; -13.866 ; Rx_cmd[5]  ; spi_rst             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.533     ;
; -13.860 ; Rx_cmd[18] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.527     ;
; -13.851 ; Rx_cmd[15] ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.518     ;
; -13.851 ; Rx_cmd[19] ; linkSPI             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.518     ;
; -13.849 ; Rx_cmd[12] ; linkGII             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.516     ;
; -13.848 ; Rx_cmd[20] ; linkCMP             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.515     ;
; -13.848 ; Rx_cmd[21] ; linkTDC             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.515     ;
; -13.840 ; Rx_cmd[21] ; linkPMH             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.507     ;
; -13.835 ; Rx_cmd[3]  ; spi_slave_rst_cpha0 ; clk          ; clk         ; 1.000        ; 0.000      ; 14.502     ;
; -13.834 ; Rx_cmd[7]  ; linkTDC             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.501     ;
+---------+------------+---------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.112 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.779      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -8.073 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.740      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.575      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.026      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.297 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.964      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.888      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.211 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.878      ;
; -7.183 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.850      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.971 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.638      ;
; -6.963 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.630      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.503      ;
; -6.786 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.453      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.346      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
; -6.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.344      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.474 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.641      ;
; -5.374 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.541      ;
; -5.226 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.393      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -5.195 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.362      ;
; -4.947 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.114      ;
; -4.910 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.077      ;
; -4.902 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.069      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.795 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.962      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.557 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.724      ;
; -4.556 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.723      ;
; -4.542 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.709      ;
; -4.534 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.701      ;
; -4.439 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.606      ;
; -4.402 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.569      ;
; -4.334 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.501      ;
; -4.334 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.501      ;
; -4.134 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.301      ;
; -4.134 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.301      ;
; -4.132 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.299      ;
; -4.132 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.299      ;
; -4.112 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.279      ;
; -4.110 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.277      ;
; -4.089 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.256      ;
; -4.072 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.239      ;
; -3.862 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.029      ;
; -3.838 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.005      ;
; -3.838 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.005      ;
; -3.837 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.004      ;
; -3.837 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.004      ;
; -3.786 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.953      ;
; -3.685 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.852      ;
; -3.662 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.829      ;
; -3.383 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.550      ;
; -3.251 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.918      ;
; -3.054 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.721      ;
; -2.989 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.156      ;
; -2.924 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.091      ;
; -2.917 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.084      ;
; -2.793 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.460      ;
; -2.716 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.383      ;
; -2.710 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.877      ;
; -2.599 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.266      ;
; -2.591 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.258      ;
; -2.536 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.203      ;
; -2.493 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.160      ;
; -2.436 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.103      ;
; -2.422 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.089      ;
; -2.419 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.086      ;
; -2.414 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.081      ;
; -2.267 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.434      ;
; -2.169 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.836      ;
; -2.163 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.830      ;
; -2.158 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.825      ;
; -2.075 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.742      ;
; -2.067 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.734      ;
; -1.953 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.620      ;
; -1.925 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.592      ;
; -1.844 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.511      ;
; -1.794 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.461      ;
; -1.792 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.459      ;
; -1.750 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.417      ;
; -1.697 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.364      ;
; -1.511 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.178      ;
; -1.510 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.177      ;
; -1.506 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.173      ;
; -1.482 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.149      ;
; -1.461 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.128      ;
; -1.271 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.938      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.936      ;
; -1.267 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.934      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.249 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.916      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.845 ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.433      ;
; -1.345 ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.433      ;
; 0.543  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|buad_clk_rx_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 4.821      ;
; 1.043  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|buad_clk_rx_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 4.821      ;
; 1.078  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.390  ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]               ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.611      ;
; 1.421  ; flag_reg                                                        ; Flag_temp                                                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.964      ; 2.106      ;
; 1.431  ; Buff_temp[15]                                                   ; Rx_cmd[15]                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.434  ; Buff_temp[7]                                                    ; Rx_cmd[7]                                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.655      ;
; 1.491  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[5]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.769      ;
; 1.491  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[3]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.769      ;
; 1.491  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[4]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.769      ;
; 1.491  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[0]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.769      ;
; 1.491  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[1]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.769      ;
; 1.491  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[2]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.769      ;
; 1.639  ; Buff_temp[23]                                                   ; Buff_temp[23]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.860      ;
; 1.640  ; uart_instance:uart_instance1|rst_cnt[0]                         ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.646  ; Flag_temp                                                       ; Current.S1                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.649  ; Buff_temp[16]                                                   ; Buff_temp[16]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 1.658  ; Flag_temp                                                       ; Current.WAIT                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.666  ; Buff_temp[12]                                                   ; Buff_temp[12]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.674  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.895      ;
; 1.675  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.677  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.678  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.683  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.904      ;
; 1.692  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.695  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.916      ;
; 1.696  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.699  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.920      ;
; 1.738  ; flag_reg                                                        ; Current.S1                                                      ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.964      ; 2.423      ;
; 1.744  ; flag_reg                                                        ; Current.SAVE                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.964      ; 2.429      ;
; 1.782  ; Buff_temp[16]                                                   ; Rx_cmd[16]                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.003      ;
; 1.783  ; Buff_temp[14]                                                   ; Rx_cmd[14]                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.004      ;
; 1.899  ; Buff_temp[6]                                                    ; Buff_temp[6]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.120      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[9]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[8]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[12]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[10]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[11]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[6]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[7]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.177      ;
; 1.908  ; Buff_temp[4]                                                    ; Buff_temp[4]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.915  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.136      ;
; 1.916  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.939  ; Buff_temp[8]                                                    ; Buff_temp[8]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.946  ; flag_reg                                                        ; Current.WAIT                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.964      ; 2.631      ;
; 1.947  ; Buff_temp[15]                                                   ; Buff_temp[23]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.981  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.202      ;
; 1.984  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.205      ;
; 1.991  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[5]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.769      ;
; 1.991  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[3]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.769      ;
; 1.991  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[4]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.769      ;
; 1.991  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[0]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.769      ;
; 1.991  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[1]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.769      ;
; 1.991  ; my_uart_rx:my_uart_rx|rx_enable_reg                             ; speed_select:speed_select|cnt_rx[2]                             ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.769      ;
; 2.042  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.263      ;
; 2.047  ; Buff_temp[23]                                                   ; Rx_cmd[23]                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.268      ;
; 2.062  ; Buff_temp[19]                                                   ; Buff_temp[19]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.064  ; speed_select:speed_select|cnt_rx[12]                            ; speed_select:speed_select|cnt_rx[12]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.285      ;
; 2.107  ; speed_select:speed_select|cnt_rx[6]                             ; speed_select:speed_select|cnt_rx[6]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.108  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.118  ; linkGII                                                         ; linkGII                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.120  ; Buff_temp[1]                                                    ; Buff_temp[9]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.341      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; linkFSS                                                         ; linkFSS                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; linkSPS                                                         ; linkSPS                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[8]                             ; speed_select:speed_select|cnt_rx[8]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[7]                             ; speed_select:speed_select|cnt_rx[7]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; linkSHL                                                         ; linkSHL                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.128  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[0]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.133  ; Buff_temp[20]                                                   ; Buff_temp[20]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.133  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; speed_select:speed_select|cnt_rx[3]                             ; speed_select:speed_select|cnt_rx[3]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[21]                                                   ; Buff_temp[21]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; linkFWM                                                         ; linkFWM                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.142  ; Buff_temp[10]                                                   ; Buff_temp[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; Buff_temp[5]                                                    ; Buff_temp[5]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; Buff_temp[11]                                                   ; Buff_temp[11]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; speed_select:speed_select|cnt_rx[5]                             ; speed_select:speed_select|cnt_rx[5]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; Buff_temp[11]                                                   ; Buff_temp[19]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.146  ; Buff_temp[10]                                                   ; Buff_temp[18]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.367      ;
; 2.147  ; Buff_temp[5]                                                    ; Buff_temp[13]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.368      ;
; 2.149  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.370      ;
; 2.151  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -1.363 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; -0.863 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.502      ;
; 0.315  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 5.804      ;
; 0.333  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 5.822      ;
; 0.344  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 5.833      ;
; 0.345  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 5.834      ;
; 0.383  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 5.872      ;
; 0.385  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 5.874      ;
; 0.760  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 6.249      ;
; 0.768  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 6.257      ;
; 0.815  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 5.804      ;
; 0.833  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 5.822      ;
; 0.844  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 5.833      ;
; 0.845  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 5.834      ;
; 0.883  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 5.872      ;
; 0.885  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 5.874      ;
; 1.260  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 6.249      ;
; 1.268  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 6.257      ;
; 1.713  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.934      ;
; 1.715  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.936      ;
; 1.717  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.938      ;
; 1.907  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.128      ;
; 1.928  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.149      ;
; 1.952  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.173      ;
; 1.956  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.177      ;
; 1.957  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.178      ;
; 2.143  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.364      ;
; 2.196  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.417      ;
; 2.238  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.459      ;
; 2.240  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.461      ;
; 2.290  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.511      ;
; 2.371  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.592      ;
; 2.399  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.620      ;
; 2.513  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.734      ;
; 2.521  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.742      ;
; 2.604  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.825      ;
; 2.609  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.830      ;
; 2.615  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.836      ;
; 2.713  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.434      ;
; 2.738  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.459      ;
; 2.749  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.470      ;
; 2.860  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.081      ;
; 2.865  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.086      ;
; 2.868  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.089      ;
; 2.882  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.103      ;
; 2.939  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.160      ;
; 2.941  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.662      ;
; 2.945  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.666      ;
; 2.982  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.203      ;
; 3.037  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.758      ;
; 3.037  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.258      ;
; 3.045  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.266      ;
; 3.156  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.877      ;
; 3.162  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.383      ;
; 3.170  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.891      ;
; 3.239  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.460      ;
; 3.363  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.084      ;
; 3.370  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.091      ;
; 3.435  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.156      ;
; 3.500  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.721      ;
; 3.680  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.401      ;
; 3.684  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.405      ;
; 3.697  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.918      ;
; 3.735  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.456      ;
; 3.829  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.550      ;
; 3.977  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.698      ;
; 3.978  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.699      ;
; 4.014  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.735      ;
; 4.108  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.829      ;
; 4.131  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.852      ;
; 4.142  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.863      ;
; 4.177  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.898      ;
; 4.232  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.953      ;
; 4.308  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.029      ;
; 4.308  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.029      ;
; 4.318  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.039      ;
; 4.518  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.239      ;
; 4.535  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.256      ;
; 4.708  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.429      ;
; 4.716  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.437      ;
; 4.848  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.569      ;
; 4.994  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.715      ;
; 5.002  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.723      ;
; 5.076  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.797      ;
; 5.084  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.805      ;
; 5.205  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.926      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.403 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.091      ;
; 1.631 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.319      ;
; 1.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.157      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.133 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.354      ;
; 2.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.135 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.823      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.143 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.145 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.366      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.153 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.374      ;
; 2.159 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.380      ;
; 2.175 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.396      ;
; 2.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.408      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.251 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.473      ;
; 2.258 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.479      ;
; 2.258 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.479      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.560      ;
; 2.477 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.698      ;
; 2.528 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.749      ;
; 2.635 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.856      ;
; 2.635 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.856      ;
; 2.647 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.868      ;
; 2.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.872      ;
; 2.844 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.532      ;
; 2.850 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.538      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.966 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.187      ;
; 2.975 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.196      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 2.983 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 2.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.206      ;
; 3.003 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.691      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.077 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.298      ;
; 3.086 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.307      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.094 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.096 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.317      ;
; 3.139 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.360      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.409      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.194 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.415      ;
; 3.197 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.418      ;
; 3.201 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.205 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.426      ;
; 3.248 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.469      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.520      ;
; 3.312 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.533      ;
; 3.313 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 5.001      ;
; 3.359 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 5.047      ;
; 3.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.581      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.695 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.916      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -5.209 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.383     ; 4.493      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.286 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.953      ;
; -4.286 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.953      ;
; -4.286 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.953      ;
; -4.265 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.932      ;
; -4.265 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.932      ;
; -4.265 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.932      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.171 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.838      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.725      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -4.050 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.717      ;
; -3.840 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.507      ;
; -3.794 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.780 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.447      ;
; -3.698 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.365      ;
; -3.642 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.625 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.292      ;
; -3.625 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.292      ;
; -3.625 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.292      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.619 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.286      ;
; -3.606 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[13]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[10]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[8]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.587 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.254      ;
; -3.587 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.254      ;
; -3.587 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.254      ;
; -3.587 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.254      ;
; -3.587 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.254      ;
; -3.587 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.254      ;
; -2.978 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[12]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.645      ;
; -2.978 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[11]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.645      ;
; -2.978 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[9]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.645      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_ok        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.972 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.639      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.554 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.529 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.330 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.464      ;
; -2.330 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.464      ;
; -2.330 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.464      ;
; -2.320 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.454      ;
; -2.320 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.454      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.292      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.292      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.292      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.292      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.292      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.292      ;
; -2.126 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.260      ;
; -2.126 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.260      ;
; -2.126 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.260      ;
; -2.126 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.260      ;
; -2.121 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.255      ;
; -2.121 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.255      ;
; -2.121 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.255      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -2.099 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 4.233      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.544 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.678      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.495 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.629      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
; -1.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.467      ; 3.620      ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.132 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.268      ; 4.679      ;
; 1.632 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.268      ; 4.679      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.186 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.268      ; 4.679      ;
; -0.686 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.268      ; 4.679      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.620      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.941 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.629      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 1.990 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 3.678      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.545 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.233      ;
; 2.567 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.255      ;
; 2.567 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.255      ;
; 2.567 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.255      ;
; 2.572 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.260      ;
; 2.572 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.260      ;
; 2.572 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.260      ;
; 2.572 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.260      ;
; 2.604 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.292      ;
; 2.604 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.292      ;
; 2.604 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.292      ;
; 2.604 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.292      ;
; 2.604 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.292      ;
; 2.604 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.292      ;
; 2.766 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.454      ;
; 2.766 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.454      ;
; 2.776 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.464      ;
; 2.776 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.464      ;
; 2.776 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.467      ; 4.464      ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.962 ; spi_slave_rst_cpha0                      ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.183      ;
; 2.962 ; spi_slave_rst_cpha0                      ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.183      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 3.000 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_ok        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.418 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.639      ;
; 3.424 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[12]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.645      ;
; 3.424 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.645      ;
; 3.424 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.645      ;
; 4.033 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.254      ;
; 4.033 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.254      ;
; 4.033 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.254      ;
; 4.033 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.254      ;
; 4.033 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.254      ;
; 4.033 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.254      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.052 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[10]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[8]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.065 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.071 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.292      ;
; 4.071 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.292      ;
; 4.071 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.292      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.088 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.144 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.365      ;
; 4.226 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.447      ;
; 4.240 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.286 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.507      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.496 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.717      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.504 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.725      ;
; 4.617 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.838      ;
; 4.617 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.838      ;
; 4.617 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.838      ;
; 4.617 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.838      ;
; 4.617 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.838      ;
; 4.617 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.838      ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.655 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.383     ; 4.493      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusE[*]   ; clk                                       ; 6.682 ; 6.682 ; Rise       ; clk                                       ;
;  BusE[85] ; clk                                       ; 3.483 ; 3.483 ; Rise       ; clk                                       ;
;  BusE[97] ; clk                                       ; 6.682 ; 6.682 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 5.347 ; 5.347 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.322 ; 1.322 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusE[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 6.003 ; 6.003 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusE[85] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 6.003 ; 6.003 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusE[*]   ; clk                                       ; -2.430 ; -2.430 ; Rise       ; clk                                       ;
;  BusE[85] ; clk                                       ; -2.929 ; -2.929 ; Rise       ; clk                                       ;
;  BusE[97] ; clk                                       ; -2.430 ; -2.430 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -1.947 ; -1.947 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.315 ; -0.315 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusE[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.471 ; -4.471 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusE[85] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.471 ; -4.471 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 17.362 ; 17.362 ; Rise       ; clk                                ;
;  BusA[4]  ; clk                                ; 13.548 ; 13.548 ; Rise       ; clk                                ;
;  BusA[5]  ; clk                                ; 13.075 ; 13.075 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 16.696 ; 16.696 ; Rise       ; clk                                ;
;  BusA[14] ; clk                                ; 12.417 ; 12.417 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 17.362 ; 17.362 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 13.777 ; 13.777 ; Rise       ; clk                                ;
; BusC[*]   ; clk                                ; 13.524 ; 13.524 ; Rise       ; clk                                ;
;  BusC[54] ; clk                                ; 13.524 ; 13.524 ; Rise       ; clk                                ;
; BusE[*]   ; clk                                ; 19.481 ; 19.481 ; Rise       ; clk                                ;
;  BusE[83] ; clk                                ; 13.853 ; 13.853 ; Rise       ; clk                                ;
;  BusE[87] ; clk                                ; 19.481 ; 19.481 ; Rise       ; clk                                ;
;  BusE[91] ; clk                                ; 15.123 ; 15.123 ; Rise       ; clk                                ;
;  BusE[95] ; clk                                ; 9.809  ; 9.809  ; Rise       ; clk                                ;
; led       ; clk                                ; 9.199  ; 9.199  ; Rise       ; clk                                ;
; BusE[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 21.698 ; 21.698 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[78] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.865 ; 10.865 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[87] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 21.698 ; 21.698 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 15.779 ; 15.779 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 11.267 ; 11.267 ; Rise       ; clk                                ;
;  BusA[4]  ; clk                                ; 12.682 ; 12.682 ; Rise       ; clk                                ;
;  BusA[5]  ; clk                                ; 12.730 ; 12.730 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 12.379 ; 12.379 ; Rise       ; clk                                ;
;  BusA[14] ; clk                                ; 11.267 ; 11.267 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 13.045 ; 13.045 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 11.476 ; 11.476 ; Rise       ; clk                                ;
; BusC[*]   ; clk                                ; 11.696 ; 11.696 ; Rise       ; clk                                ;
;  BusC[54] ; clk                                ; 11.696 ; 11.696 ; Rise       ; clk                                ;
; BusE[*]   ; clk                                ; 9.809  ; 9.809  ; Rise       ; clk                                ;
;  BusE[83] ; clk                                ; 11.388 ; 11.388 ; Rise       ; clk                                ;
;  BusE[87] ; clk                                ; 12.742 ; 12.742 ; Rise       ; clk                                ;
;  BusE[91] ; clk                                ; 12.602 ; 12.602 ; Rise       ; clk                                ;
;  BusE[95] ; clk                                ; 9.809  ; 9.809  ; Rise       ; clk                                ;
; led       ; clk                                ; 9.199  ; 9.199  ; Rise       ; clk                                ;
; BusE[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.865 ; 10.865 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[78] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.865 ; 10.865 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[87] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 21.698 ; 21.698 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusE[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 15.779 ; 15.779 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[2]    ; BusA[8]     ; 13.526 ;    ;    ; 13.526 ;
; BusA[2]    ; BusA[15]    ; 14.192 ;    ;    ; 14.192 ;
; BusA[2]    ; BusA[17]    ; 11.212 ;    ;    ; 11.212 ;
; BusA[3]    ; BusA[8]     ; 11.958 ;    ;    ; 11.958 ;
; BusA[3]    ; BusA[15]    ; 12.624 ;    ;    ; 12.624 ;
; BusA[3]    ; BusA[17]    ; 12.861 ;    ;    ; 12.861 ;
; BusA[4]    ; BusE[83]    ; 12.405 ;    ;    ; 12.405 ;
; BusA[5]    ; BusE[91]    ; 12.068 ;    ;    ; 12.068 ;
; BusA[15]   ; BusE[83]    ; 12.202 ;    ;    ; 12.202 ;
; BusA[16]   ; BusA[14]    ; 11.901 ;    ;    ; 11.901 ;
; BusA[16]   ; BusB[28]    ; 7.588  ;    ;    ; 7.588  ;
; BusA[16]   ; BusC[55]    ; 9.064  ;    ;    ; 9.064  ;
; BusA[16]   ; BusD[70]    ; 10.427 ;    ;    ; 10.427 ;
; BusC[53]   ; BusE[87]    ; 11.526 ;    ;    ; 11.526 ;
; BusE[83]   ; BusA[4]     ; 11.769 ;    ;    ; 11.769 ;
; BusE[85]   ; BusC[54]    ; 11.537 ;    ;    ; 11.537 ;
; BusE[91]   ; BusA[5]     ; 10.725 ;    ;    ; 10.725 ;
; BusE[95]   ; BusA[8]     ; 12.617 ;    ;    ; 12.617 ;
; BusE[95]   ; BusA[15]    ; 13.283 ;    ;    ; 13.283 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[2]    ; BusA[8]     ; 13.526 ;    ;    ; 13.526 ;
; BusA[2]    ; BusA[15]    ; 14.192 ;    ;    ; 14.192 ;
; BusA[2]    ; BusA[17]    ; 11.212 ;    ;    ; 11.212 ;
; BusA[3]    ; BusA[8]     ; 11.958 ;    ;    ; 11.958 ;
; BusA[3]    ; BusA[15]    ; 12.624 ;    ;    ; 12.624 ;
; BusA[3]    ; BusA[17]    ; 12.861 ;    ;    ; 12.861 ;
; BusA[4]    ; BusE[83]    ; 12.405 ;    ;    ; 12.405 ;
; BusA[5]    ; BusE[91]    ; 12.068 ;    ;    ; 12.068 ;
; BusA[15]   ; BusE[83]    ; 12.202 ;    ;    ; 12.202 ;
; BusA[16]   ; BusA[14]    ; 11.901 ;    ;    ; 11.901 ;
; BusA[16]   ; BusB[28]    ; 7.588  ;    ;    ; 7.588  ;
; BusA[16]   ; BusC[55]    ; 9.064  ;    ;    ; 9.064  ;
; BusA[16]   ; BusD[70]    ; 10.427 ;    ;    ; 10.427 ;
; BusC[53]   ; BusE[87]    ; 11.526 ;    ;    ; 11.526 ;
; BusE[83]   ; BusA[4]     ; 11.769 ;    ;    ; 11.769 ;
; BusE[85]   ; BusC[54]    ; 11.537 ;    ;    ; 11.537 ;
; BusE[91]   ; BusA[5]     ; 10.725 ;    ;    ; 10.725 ;
; BusE[95]   ; BusA[8]     ; 12.617 ;    ;    ; 12.617 ;
; BusE[95]   ; BusA[15]    ; 13.283 ;    ;    ; 13.283 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 10.925 ;      ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 11.906 ;      ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 11.906 ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 13.683 ;      ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 11.756 ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 13.087 ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.925 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 8.523  ;      ; Rise       ; clk             ;
;  BusB[28] ; clk        ; 8.523  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.051  ;      ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 11.436 ;      ; Rise       ; clk             ;
;  BusC[55] ; clk        ; 8.051  ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.991  ;      ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 8.991  ;      ; Rise       ; clk             ;
; BusE[*]   ; clk        ; 8.239  ;      ; Rise       ; clk             ;
;  BusE[78] ; clk        ; 8.239  ;      ; Rise       ; clk             ;
;  BusE[83] ; clk        ; 12.103 ;      ; Rise       ; clk             ;
;  BusE[87] ; clk        ; 12.056 ;      ; Rise       ; clk             ;
;  BusE[91] ; clk        ; 12.123 ;      ; Rise       ; clk             ;
;  BusE[95] ; clk        ; 8.781  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 9.526  ;      ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 11.029 ;      ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 11.029 ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.309 ;      ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 9.526  ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 10.713 ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.587 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 8.523  ;      ; Rise       ; clk             ;
;  BusB[28] ; clk        ; 8.523  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.051  ;      ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 10.379 ;      ; Rise       ; clk             ;
;  BusC[55] ; clk        ; 8.051  ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.991  ;      ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 8.991  ;      ; Rise       ; clk             ;
; BusE[*]   ; clk        ; 8.239  ;      ; Rise       ; clk             ;
;  BusE[78] ; clk        ; 8.239  ;      ; Rise       ; clk             ;
;  BusE[83] ; clk        ; 8.619  ;      ; Rise       ; clk             ;
;  BusE[87] ; clk        ; 10.231 ;      ; Rise       ; clk             ;
;  BusE[91] ; clk        ; 9.613  ;      ; Rise       ; clk             ;
;  BusE[95] ; clk        ; 8.781  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 10.925    ;           ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 11.906    ;           ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 11.906    ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 13.683    ;           ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 11.756    ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 13.087    ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.925    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 8.523     ;           ; Rise       ; clk             ;
;  BusB[28] ; clk        ; 8.523     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.051     ;           ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 11.436    ;           ; Rise       ; clk             ;
;  BusC[55] ; clk        ; 8.051     ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.991     ;           ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 8.991     ;           ; Rise       ; clk             ;
; BusE[*]   ; clk        ; 8.239     ;           ; Rise       ; clk             ;
;  BusE[78] ; clk        ; 8.239     ;           ; Rise       ; clk             ;
;  BusE[83] ; clk        ; 12.103    ;           ; Rise       ; clk             ;
;  BusE[87] ; clk        ; 12.056    ;           ; Rise       ; clk             ;
;  BusE[91] ; clk        ; 12.123    ;           ; Rise       ; clk             ;
;  BusE[95] ; clk        ; 8.781     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 9.526     ;           ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 11.029    ;           ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 11.029    ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.309    ;           ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 9.526     ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 10.713    ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.587    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 8.523     ;           ; Rise       ; clk             ;
;  BusB[28] ; clk        ; 8.523     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.051     ;           ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 10.379    ;           ; Rise       ; clk             ;
;  BusC[55] ; clk        ; 8.051     ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.991     ;           ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 8.991     ;           ; Rise       ; clk             ;
; BusE[*]   ; clk        ; 8.239     ;           ; Rise       ; clk             ;
;  BusE[78] ; clk        ; 8.239     ;           ; Rise       ; clk             ;
;  BusE[83] ; clk        ; 8.619     ;           ; Rise       ; clk             ;
;  BusE[87] ; clk        ; 10.231    ;           ; Rise       ; clk             ;
;  BusE[91] ; clk        ; 9.613     ;           ; Rise       ; clk             ;
;  BusE[95] ; clk        ; 8.781     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 11967    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 11967    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 108      ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 108      ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 150   ; 150  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Jul 24 16:09:40 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.356           -1334.873 clk 
    Info (332119):    -8.112            -384.006 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.474             -93.019 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.249              -1.249 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -1.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.845              -1.845 clk 
    Info (332119):    -1.363             -10.904 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.403               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.695               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -5.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.209              -5.209 rs232_rx 
    Info (332119):    -4.286            -379.477 clk 
    Info (332119):    -2.330            -110.657 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.132               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.186              -1.186 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.932               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.962               0.000 clk 
    Info (332119):     5.655               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Mon Jul 24 16:09:42 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


