#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55fc042426b0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0x55fc04189e00 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x55fc04189e40 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x55fc04284000 .functor BUFZ 8, L_0x55fc042c6360, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fc04283a40 .functor BUFZ 8, L_0x55fc042c6620, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fc0426e530_0 .net *"_ivl_0", 7 0, L_0x55fc042c6360;  1 drivers
v0x55fc0426e5d0_0 .net *"_ivl_10", 7 0, L_0x55fc042c66f0;  1 drivers
L_0x7f1deb6a6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc0427ac00_0 .net *"_ivl_13", 1 0, L_0x7f1deb6a6060;  1 drivers
v0x55fc04269400_0 .net *"_ivl_2", 7 0, L_0x55fc042c6460;  1 drivers
L_0x7f1deb6a6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042694d0_0 .net *"_ivl_5", 1 0, L_0x7f1deb6a6018;  1 drivers
v0x55fc04260670_0 .net *"_ivl_8", 7 0, L_0x55fc042c6620;  1 drivers
o0x7f1deb6ef138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55fc04256d90_0 .net "addr_a", 5 0, o0x7f1deb6ef138;  0 drivers
o0x7f1deb6ef168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55fc042a8c30_0 .net "addr_b", 5 0, o0x7f1deb6ef168;  0 drivers
o0x7f1deb6ef198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fc042a8d10_0 .net "clk", 0 0, o0x7f1deb6ef198;  0 drivers
o0x7f1deb6ef1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fc042a8dd0_0 .net "din_a", 7 0, o0x7f1deb6ef1c8;  0 drivers
v0x55fc042a8eb0_0 .net "dout_a", 7 0, L_0x55fc04284000;  1 drivers
v0x55fc042a8f90_0 .net "dout_b", 7 0, L_0x55fc04283a40;  1 drivers
v0x55fc042a9070_0 .var "q_addr_a", 5 0;
v0x55fc042a9150_0 .var "q_addr_b", 5 0;
v0x55fc042a9230 .array "ram", 0 63, 7 0;
o0x7f1deb6ef2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fc042a92f0_0 .net "we", 0 0, o0x7f1deb6ef2b8;  0 drivers
E_0x55fc041db090 .event posedge, v0x55fc042a8d10_0;
L_0x55fc042c6360 .array/port v0x55fc042a9230, L_0x55fc042c6460;
L_0x55fc042c6460 .concat [ 6 2 0 0], v0x55fc042a9070_0, L_0x7f1deb6a6018;
L_0x55fc042c6620 .array/port v0x55fc042a9230, L_0x55fc042c66f0;
L_0x55fc042c66f0 .concat [ 6 2 0 0], v0x55fc042a9150_0, L_0x7f1deb6a6060;
S_0x55fc04279c60 .scope module, "register" "register" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 5 "set_reg";
    .port_info 4 /INPUT 32 "set_val";
    .port_info 5 /INPUT 5 "get_reg_1";
    .port_info 6 /INPUT 5 "get_reg_2";
    .port_info 7 /OUTPUT 32 "get_val_1";
    .port_info 8 /OUTPUT 32 "get_val_2";
L_0x55fc0426e410 .functor BUFZ 32, L_0x55fc042c68e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fc0427aae0 .functor BUFZ 32, L_0x55fc042c6ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fc042a95f0_0 .net *"_ivl_0", 31 0, L_0x55fc042c68e0;  1 drivers
v0x55fc042a96f0_0 .net *"_ivl_10", 6 0, L_0x55fc042c6c70;  1 drivers
L_0x7f1deb6a60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042a97d0_0 .net *"_ivl_13", 1 0, L_0x7f1deb6a60f0;  1 drivers
v0x55fc042a9890_0 .net *"_ivl_2", 6 0, L_0x55fc042c69b0;  1 drivers
L_0x7f1deb6a60a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042a9970_0 .net *"_ivl_5", 1 0, L_0x7f1deb6a60a8;  1 drivers
v0x55fc042a9a50_0 .net *"_ivl_8", 31 0, L_0x55fc042c6ba0;  1 drivers
o0x7f1deb6ef588 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fc042a9b30_0 .net "clk_in", 0 0, o0x7f1deb6ef588;  0 drivers
o0x7f1deb6ef5b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55fc042a9bf0_0 .net "get_reg_1", 4 0, o0x7f1deb6ef5b8;  0 drivers
o0x7f1deb6ef5e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55fc042a9cd0_0 .net "get_reg_2", 4 0, o0x7f1deb6ef5e8;  0 drivers
v0x55fc042a9db0_0 .net "get_val_1", 31 0, L_0x55fc0426e410;  1 drivers
v0x55fc042a9e90_0 .net "get_val_2", 31 0, L_0x55fc0427aae0;  1 drivers
o0x7f1deb6ef678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fc042a9f70_0 .net "rdy_in", 0 0, o0x7f1deb6ef678;  0 drivers
v0x55fc042aa030 .array "regfile", 0 31, 31 0;
o0x7f1deb6ef6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fc042aa0f0_0 .net "rst_in", 0 0, o0x7f1deb6ef6a8;  0 drivers
o0x7f1deb6ef6d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55fc042aa1b0_0 .net "set_reg", 4 0, o0x7f1deb6ef6d8;  0 drivers
o0x7f1deb6ef708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fc042aa290_0 .net "set_val", 31 0, o0x7f1deb6ef708;  0 drivers
E_0x55fc041cbcf0 .event posedge, v0x55fc042a9b30_0;
L_0x55fc042c68e0 .array/port v0x55fc042aa030, L_0x55fc042c69b0;
L_0x55fc042c69b0 .concat [ 5 2 0 0], o0x7f1deb6ef5b8, L_0x7f1deb6a60a8;
L_0x55fc042c6ba0 .array/port v0x55fc042aa030, L_0x55fc042c6c70;
L_0x55fc042c6c70 .concat [ 5 2 0 0], o0x7f1deb6ef5e8, L_0x7f1deb6a60f0;
S_0x55fc04282ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 21, 3 21 0, S_0x55fc04279c60;
 .timescale -9 -12;
v0x55fc042a94f0_0 .var/i "i", 31 0;
S_0x55fc04282820 .scope module, "testbench" "testbench" 4 5;
 .timescale -9 -12;
v0x55fc042c61d0_0 .var "clk", 0 0;
v0x55fc042c6290_0 .var "rst", 0 0;
S_0x55fc04262df0 .scope module, "top" "riscv_top" 4 10, 5 4 0, S_0x55fc04282820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0x55fc0429f410 .param/l "RAM_ADDR_WIDTH" 1 5 18, +C4<00000000000000000000000000010001>;
P_0x55fc0429f450 .param/l "SIM" 0 5 6, +C4<00000000000000000000000000000001>;
P_0x55fc0429f490 .param/l "SYS_CLK_FREQ" 1 5 16, +C4<00000101111101011110000100000000>;
P_0x55fc0429f4d0 .param/l "UART_BAUD_RATE" 1 5 17, +C4<00000000000000011100001000000000>;
L_0x55fc042692e0 .functor BUFZ 1, v0x55fc042c61d0_0, C4<0>, C4<0>, C4<0>;
L_0x55fc042c74d0 .functor NOT 1, L_0x55fc042e1510, C4<0>, C4<0>, C4<0>;
L_0x55fc042d8ea0 .functor OR 1, v0x55fc042c6000_0, v0x55fc042c0350_0, C4<0>, C4<0>;
L_0x55fc042e0ae0 .functor BUFZ 1, L_0x55fc042e1510, C4<0>, C4<0>, C4<0>;
L_0x55fc042e0bf0 .functor BUFZ 8, L_0x55fc042e16c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f1deb6a6c30 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x55fc042e0de0 .functor AND 32, L_0x55fc042e0cb0, L_0x7f1deb6a6c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55fc042e1040 .functor BUFZ 1, L_0x55fc042e0ef0, C4<0>, C4<0>, C4<0>;
L_0x55fc042e1290 .functor BUFZ 8, L_0x55fc042c7390, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fc042c3540_0 .net "EXCLK", 0 0, v0x55fc042c61d0_0;  1 drivers
o0x7f1deb6f1688 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fc042c3620_0 .net "Rx", 0 0, o0x7f1deb6f1688;  0 drivers
v0x55fc042c36e0_0 .net "Tx", 0 0, L_0x55fc042dc310;  1 drivers
L_0x7f1deb6a6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fc042c37b0_0 .net/2u *"_ivl_10", 0 0, L_0x7f1deb6a6258;  1 drivers
L_0x7f1deb6a62a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fc042c3850_0 .net/2u *"_ivl_12", 0 0, L_0x7f1deb6a62a0;  1 drivers
v0x55fc042c3930_0 .net *"_ivl_23", 1 0, L_0x55fc042e0690;  1 drivers
L_0x7f1deb6a6b10 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55fc042c3a10_0 .net/2u *"_ivl_24", 1 0, L_0x7f1deb6a6b10;  1 drivers
v0x55fc042c3af0_0 .net *"_ivl_26", 0 0, L_0x55fc042e07c0;  1 drivers
L_0x7f1deb6a6b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fc042c3bb0_0 .net/2u *"_ivl_28", 0 0, L_0x7f1deb6a6b58;  1 drivers
L_0x7f1deb6a6ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fc042c3d20_0 .net/2u *"_ivl_30", 0 0, L_0x7f1deb6a6ba0;  1 drivers
v0x55fc042c3e00_0 .net *"_ivl_38", 31 0, L_0x55fc042e0cb0;  1 drivers
L_0x7f1deb6a6be8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042c3ee0_0 .net *"_ivl_41", 30 0, L_0x7f1deb6a6be8;  1 drivers
v0x55fc042c3fc0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1deb6a6c30;  1 drivers
v0x55fc042c40a0_0 .net *"_ivl_44", 31 0, L_0x55fc042e0de0;  1 drivers
v0x55fc042c4180_0 .net *"_ivl_5", 1 0, L_0x55fc042c7590;  1 drivers
L_0x7f1deb6a6c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fc042c4260_0 .net/2u *"_ivl_50", 0 0, L_0x7f1deb6a6c78;  1 drivers
L_0x7f1deb6a6cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fc042c4340_0 .net/2u *"_ivl_52", 0 0, L_0x7f1deb6a6cc0;  1 drivers
v0x55fc042c4420_0 .net *"_ivl_56", 31 0, L_0x55fc042e11f0;  1 drivers
L_0x7f1deb6a6d08 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042c4500_0 .net *"_ivl_59", 14 0, L_0x7f1deb6a6d08;  1 drivers
L_0x7f1deb6a6210 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55fc042c45e0_0 .net/2u *"_ivl_6", 1 0, L_0x7f1deb6a6210;  1 drivers
v0x55fc042c46c0_0 .net *"_ivl_8", 0 0, L_0x55fc042c7630;  1 drivers
v0x55fc042c4780_0 .net "btnC", 0 0, v0x55fc042c6290_0;  1 drivers
v0x55fc042c4840_0 .net "clk", 0 0, L_0x55fc042692e0;  1 drivers
o0x7f1deb6f0518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fc042c48e0_0 .net "cpu_dbgreg_dout", 31 0, o0x7f1deb6f0518;  0 drivers
v0x55fc042c49a0_0 .net "cpu_ram_a", 31 0, L_0x55fc042d8e00;  1 drivers
v0x55fc042c4ab0_0 .net "cpu_ram_din", 7 0, L_0x55fc042e1880;  1 drivers
v0x55fc042c4bc0_0 .net "cpu_ram_dout", 7 0, L_0x55fc042d8fb0;  1 drivers
v0x55fc042c4cd0_0 .net "cpu_ram_wr", 0 0, L_0x55fc042d8d10;  1 drivers
v0x55fc042c4dc0_0 .net "cpu_rdy", 0 0, L_0x55fc042e10b0;  1 drivers
v0x55fc042c4eb0_0 .net "cpumc_a", 31 0, L_0x55fc042e1350;  1 drivers
v0x55fc042c4f90_0 .net "cpumc_din", 7 0, L_0x55fc042e16c0;  1 drivers
v0x55fc042c50a0_0 .net "cpumc_wr", 0 0, L_0x55fc042e1510;  1 drivers
v0x55fc042c5160_0 .net "hci_active", 0 0, L_0x55fc042e0ef0;  1 drivers
v0x55fc042c5430_0 .net "hci_active_out", 0 0, L_0x55fc042e02a0;  1 drivers
v0x55fc042c54d0_0 .net "hci_io_din", 7 0, L_0x55fc042e0bf0;  1 drivers
v0x55fc042c5570_0 .net "hci_io_dout", 7 0, v0x55fc042c0a40_0;  1 drivers
v0x55fc042c5610_0 .net "hci_io_en", 0 0, L_0x55fc042e08b0;  1 drivers
v0x55fc042c56b0_0 .net "hci_io_full", 0 0, L_0x55fc042d9200;  1 drivers
v0x55fc042c57a0_0 .net "hci_io_sel", 2 0, L_0x55fc042e05a0;  1 drivers
v0x55fc042c5840_0 .net "hci_io_wr", 0 0, L_0x55fc042e0ae0;  1 drivers
v0x55fc042c58e0_0 .net "hci_ram_a", 16 0, v0x55fc042c03f0_0;  1 drivers
v0x55fc042c5980_0 .net "hci_ram_din", 7 0, L_0x55fc042e1290;  1 drivers
v0x55fc042c5a20_0 .net "hci_ram_dout", 7 0, L_0x55fc042e03b0;  1 drivers
v0x55fc042c5ac0_0 .net "hci_ram_wr", 0 0, v0x55fc042c1290_0;  1 drivers
v0x55fc042c5b90_0 .net "led", 0 0, L_0x55fc042e1040;  1 drivers
v0x55fc042c5c30_0 .net "program_finish", 0 0, v0x55fc042c0350_0;  1 drivers
v0x55fc042c5d00_0 .var "q_hci_io_en", 0 0;
v0x55fc042c5da0_0 .net "ram_a", 16 0, L_0x55fc042c7860;  1 drivers
v0x55fc042c5e90_0 .net "ram_dout", 7 0, L_0x55fc042c7390;  1 drivers
v0x55fc042c5f30_0 .net "ram_en", 0 0, L_0x55fc042c7770;  1 drivers
v0x55fc042c6000_0 .var "rst", 0 0;
v0x55fc042c60a0_0 .var "rst_delay", 0 0;
E_0x55fc0416a3c0 .event posedge, v0x55fc042c4780_0, v0x55fc042ac000_0;
L_0x55fc042c7590 .part L_0x55fc042e1350, 16, 2;
L_0x55fc042c7630 .cmp/eq 2, L_0x55fc042c7590, L_0x7f1deb6a6210;
L_0x55fc042c7770 .functor MUXZ 1, L_0x7f1deb6a62a0, L_0x7f1deb6a6258, L_0x55fc042c7630, C4<>;
L_0x55fc042c7860 .part L_0x55fc042e1350, 0, 17;
L_0x55fc042e05a0 .part L_0x55fc042e1350, 0, 3;
L_0x55fc042e0690 .part L_0x55fc042e1350, 16, 2;
L_0x55fc042e07c0 .cmp/eq 2, L_0x55fc042e0690, L_0x7f1deb6a6b10;
L_0x55fc042e08b0 .functor MUXZ 1, L_0x7f1deb6a6ba0, L_0x7f1deb6a6b58, L_0x55fc042e07c0, C4<>;
L_0x55fc042e0cb0 .concat [ 1 31 0 0], L_0x55fc042e02a0, L_0x7f1deb6a6be8;
L_0x55fc042e0ef0 .part L_0x55fc042e0de0, 0, 1;
L_0x55fc042e10b0 .functor MUXZ 1, L_0x7f1deb6a6cc0, L_0x7f1deb6a6c78, L_0x55fc042e0ef0, C4<>;
L_0x55fc042e11f0 .concat [ 17 15 0 0], v0x55fc042c03f0_0, L_0x7f1deb6a6d08;
L_0x55fc042e1350 .functor MUXZ 32, L_0x55fc042d8e00, L_0x55fc042e11f0, L_0x55fc042e0ef0, C4<>;
L_0x55fc042e1510 .functor MUXZ 1, L_0x55fc042d8d10, v0x55fc042c1290_0, L_0x55fc042e0ef0, C4<>;
L_0x55fc042e16c0 .functor MUXZ 8, L_0x55fc042d8fb0, L_0x55fc042e03b0, L_0x55fc042e0ef0, C4<>;
L_0x55fc042e1880 .functor MUXZ 8, L_0x55fc042c7390, v0x55fc042c0a40_0, v0x55fc042c5d00_0, C4<>;
S_0x55fc04284ce0 .scope module, "cpu0" "cpu" 5 100, 6 4 0, S_0x55fc04262df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
v0x55fc042ad770_0 .var "addr", 31 0;
v0x55fc042ad850_0 .var "beg", 0 0;
v0x55fc042ad8f0_0 .net "clk_in", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042ad9f0_0 .var "counter", 2 0;
v0x55fc042ada90_0 .net "dbgreg_dout", 31 0, o0x7f1deb6f0518;  alias, 0 drivers
v0x55fc042adb70_0 .net "io_buffer_full", 0 0, L_0x55fc042d9200;  alias, 1 drivers
v0x55fc042adc30_0 .var "len", 2 0;
v0x55fc042adcf0_0 .net "mem_a", 31 0, L_0x55fc042d8e00;  alias, 1 drivers
v0x55fc042addc0_0 .net "mem_din", 7 0, L_0x55fc042e1880;  alias, 1 drivers
v0x55fc042ade90_0 .net "mem_dout", 7 0, L_0x55fc042d8fb0;  alias, 1 drivers
v0x55fc042adf60_0 .net "mem_wr", 0 0, L_0x55fc042d8d10;  alias, 1 drivers
v0x55fc042ae030_0 .net "rdy_in", 0 0, L_0x55fc042e10b0;  alias, 1 drivers
v0x55fc042ae100_0 .net "ready", 0 0, L_0x55fc042d84d0;  1 drivers
v0x55fc042ae1d0_0 .net "result", 31 0, L_0x55fc042d8630;  1 drivers
v0x55fc042ae2a0_0 .net "rst_in", 0 0, L_0x55fc042d8ea0;  1 drivers
v0x55fc042ae370_0 .var "value", 31 0;
v0x55fc042ae440_0 .var "wating", 0 0;
v0x55fc042ae510_0 .var "wr", 0 0;
S_0x55fc04285060 .scope module, "mc" "MemoryController" 6 41, 7 1 0, S_0x55fc04284ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "wating";
    .port_info 8 /INPUT 1 "wr";
    .port_info 9 /INPUT 3 "len";
    .port_info 10 /INPUT 32 "addr";
    .port_info 11 /INPUT 32 "value";
    .port_info 12 /OUTPUT 1 "ready";
    .port_info 13 /OUTPUT 32 "result";
L_0x55fc042d7c90 .functor AND 1, L_0x55fc042c7980, L_0x55fc042d7b20, C4<1>, C4<1>;
L_0x55fc042d7da0 .functor XNOR 1, v0x55fc042ad430_0, v0x55fc042ae510_0, C4<0>, C4<0>;
L_0x55fc042d7e60 .functor AND 1, L_0x55fc042d7c90, L_0x55fc042d7da0, C4<1>, C4<1>;
L_0x55fc042d8090 .functor AND 1, L_0x55fc042d7e60, L_0x55fc042d7f70, C4<1>, C4<1>;
L_0x55fc042d8290 .functor AND 1, L_0x55fc042d8090, L_0x55fc042d81a0, C4<1>, C4<1>;
L_0x55fc042d84d0 .functor AND 1, L_0x55fc042d8290, L_0x55fc042d83a0, C4<1>, C4<1>;
L_0x55fc042d8810 .functor AND 1, v0x55fc042ae440_0, L_0x55fc042d8720, C4<1>, C4<1>;
L_0x55fc042d8c00 .functor AND 1, L_0x55fc042d8a60, L_0x55fc042d8810, C4<1>, C4<1>;
v0x55fc042aaec0_0 .net *"_ivl_1", 0 0, L_0x55fc042c7980;  1 drivers
v0x55fc042aafa0_0 .net *"_ivl_11", 0 0, L_0x55fc042d7c90;  1 drivers
v0x55fc042ab060_0 .net *"_ivl_12", 0 0, L_0x55fc042d7da0;  1 drivers
v0x55fc042ab130_0 .net *"_ivl_15", 0 0, L_0x55fc042d7e60;  1 drivers
v0x55fc042ab1f0_0 .net *"_ivl_16", 0 0, L_0x55fc042d7f70;  1 drivers
v0x55fc042ab300_0 .net *"_ivl_19", 0 0, L_0x55fc042d8090;  1 drivers
v0x55fc042ab3c0_0 .net *"_ivl_2", 31 0, L_0x55fc042c7a20;  1 drivers
v0x55fc042ab4a0_0 .net *"_ivl_20", 0 0, L_0x55fc042d81a0;  1 drivers
v0x55fc042ab560_0 .net *"_ivl_23", 0 0, L_0x55fc042d8290;  1 drivers
v0x55fc042ab620_0 .net *"_ivl_24", 0 0, L_0x55fc042d83a0;  1 drivers
v0x55fc042ab6e0_0 .net *"_ivl_31", 0 0, L_0x55fc042d8720;  1 drivers
v0x55fc042ab7a0_0 .net *"_ivl_34", 31 0, L_0x55fc042d8920;  1 drivers
L_0x7f1deb6a6378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042ab880_0 .net *"_ivl_37", 28 0, L_0x7f1deb6a6378;  1 drivers
L_0x7f1deb6a63c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042ab960_0 .net/2u *"_ivl_38", 31 0, L_0x7f1deb6a63c0;  1 drivers
v0x55fc042aba40_0 .net *"_ivl_40", 0 0, L_0x55fc042d8a60;  1 drivers
v0x55fc042abb00_0 .net *"_ivl_49", 7 0, L_0x55fc042d8f10;  1 drivers
L_0x7f1deb6a62e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042abbe0_0 .net *"_ivl_5", 28 0, L_0x7f1deb6a62e8;  1 drivers
L_0x7f1deb6a6330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042abcc0_0 .net/2u *"_ivl_6", 31 0, L_0x7f1deb6a6330;  1 drivers
v0x55fc042abda0_0 .net *"_ivl_8", 0 0, L_0x55fc042d7b20;  1 drivers
v0x55fc042abe60_0 .net "addr", 31 0, v0x55fc042ad770_0;  1 drivers
v0x55fc042abf40_0 .var "busy", 0 0;
v0x55fc042ac000_0 .net "clk_in", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042ac0c0_0 .var "current_addr", 31 0;
v0x55fc042ac1a0_0 .var "current_value", 7 0;
v0x55fc042ac280_0 .var "current_wr", 0 0;
v0x55fc042ac340_0 .net "first_cycle", 0 0, L_0x55fc042d8c00;  1 drivers
v0x55fc042ac400_0 .net "len", 2 0, v0x55fc042adc30_0;  1 drivers
v0x55fc042ac4e0_0 .net "mem_a", 31 0, L_0x55fc042d8e00;  alias, 1 drivers
v0x55fc042ac5c0_0 .net "mem_din", 7 0, L_0x55fc042e1880;  alias, 1 drivers
v0x55fc042ac6a0_0 .net "mem_dout", 7 0, L_0x55fc042d8fb0;  alias, 1 drivers
v0x55fc042ac780_0 .net "mem_wr", 0 0, L_0x55fc042d8d10;  alias, 1 drivers
v0x55fc042ac840_0 .net "need_work", 0 0, L_0x55fc042d8810;  1 drivers
v0x55fc042ac900_0 .net "rdy_in", 0 0, L_0x55fc042e10b0;  alias, 1 drivers
v0x55fc042acbd0_0 .net "ready", 0 0, L_0x55fc042d84d0;  alias, 1 drivers
v0x55fc042acc90_0 .var "res", 31 0;
v0x55fc042acd70_0 .net "result", 31 0, L_0x55fc042d8630;  alias, 1 drivers
v0x55fc042ace50_0 .net "rst_in", 0 0, L_0x55fc042d8ea0;  alias, 1 drivers
v0x55fc042acf10_0 .var "state", 2 0;
v0x55fc042acff0_0 .net "value", 31 0, v0x55fc042ae370_0;  1 drivers
v0x55fc042ad0d0_0 .net "wating", 0 0, v0x55fc042ae440_0;  1 drivers
v0x55fc042ad190_0 .var "work_addr", 31 0;
v0x55fc042ad270_0 .var "work_len", 2 0;
v0x55fc042ad350_0 .var "work_value", 31 0;
v0x55fc042ad430_0 .var "work_wr", 0 0;
v0x55fc042ad4f0_0 .net "wr", 0 0, v0x55fc042ae510_0;  1 drivers
E_0x55fc0429f260 .event posedge, v0x55fc042ac000_0;
L_0x55fc042c7980 .reduce/nor v0x55fc042abf40_0;
L_0x55fc042c7a20 .concat [ 3 29 0 0], v0x55fc042acf10_0, L_0x7f1deb6a62e8;
L_0x55fc042d7b20 .cmp/eq 32, L_0x55fc042c7a20, L_0x7f1deb6a6330;
L_0x55fc042d7f70 .cmp/eq 3, v0x55fc042ad270_0, v0x55fc042adc30_0;
L_0x55fc042d81a0 .cmp/eq 32, v0x55fc042ad190_0, v0x55fc042ad770_0;
L_0x55fc042d83a0 .cmp/eq 32, v0x55fc042ad350_0, v0x55fc042ae370_0;
L_0x55fc042d8630 .ufunc/vec4 TD_testbench.top.cpu0.mc.sign_extend, 32, v0x55fc042adc30_0, L_0x55fc042e1880, v0x55fc042acc90_0 (v0x55fc042aab10_0, v0x55fc042aac10_0, v0x55fc042aade0_0) S_0x55fc04285440;
L_0x55fc042d8720 .reduce/nor L_0x55fc042d84d0;
L_0x55fc042d8920 .concat [ 3 29 0 0], v0x55fc042acf10_0, L_0x7f1deb6a6378;
L_0x55fc042d8a60 .cmp/eq 32, L_0x55fc042d8920, L_0x7f1deb6a63c0;
L_0x55fc042d8d10 .functor MUXZ 1, v0x55fc042ac280_0, v0x55fc042ae510_0, L_0x55fc042d8c00, C4<>;
L_0x55fc042d8e00 .functor MUXZ 32, v0x55fc042ac0c0_0, v0x55fc042ad770_0, L_0x55fc042d8c00, C4<>;
L_0x55fc042d8f10 .part v0x55fc042ae370_0, 0, 8;
L_0x55fc042d8fb0 .functor MUXZ 8, v0x55fc042ac1a0_0, L_0x55fc042d8f10, L_0x55fc042d8c00, C4<>;
S_0x55fc04285440 .scope function.vec4.s32, "sign_extend" "sign_extend" 7 128, 7 128 0, S_0x55fc04285060;
 .timescale -9 -12;
v0x55fc042aab10_0 .var "len", 2 0;
v0x55fc042aac10_0 .var "mem_din", 7 0;
; Variable sign_extend is vec4 return value of scope S_0x55fc04285440
v0x55fc042aade0_0 .var "value", 31 0;
TD_testbench.top.cpu0.mc.sign_extend ;
    %load/vec4 v0x55fc042aab10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55fc042aac10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x55fc042aac10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55fc042aac10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55fc042aac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fc042aade0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x55fc042aac10_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x55fc042aac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fc042aade0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x55fc042aac10_0;
    %load/vec4 v0x55fc042aade0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_0x55fc042ae620 .scope module, "hci0" "hci" 5 117, 8 30 0, S_0x55fc04262df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_0x55fc042ae7d0 .param/l "BAUD_RATE" 0 8 34, +C4<00000000000000011100001000000000>;
P_0x55fc042ae810 .param/l "DBG_UART_PARITY_ERR" 1 8 72, +C4<00000000000000000000000000000000>;
P_0x55fc042ae850 .param/l "DBG_UNKNOWN_OPCODE" 1 8 73, +C4<00000000000000000000000000000001>;
P_0x55fc042ae890 .param/l "IO_IN_BUF_WIDTH" 1 8 111, +C4<00000000000000000000000000001010>;
P_0x55fc042ae8d0 .param/l "OP_CPU_REG_RD" 1 8 60, C4<00000001>;
P_0x55fc042ae910 .param/l "OP_CPU_REG_WR" 1 8 61, C4<00000010>;
P_0x55fc042ae950 .param/l "OP_DBG_BRK" 1 8 62, C4<00000011>;
P_0x55fc042ae990 .param/l "OP_DBG_RUN" 1 8 63, C4<00000100>;
P_0x55fc042ae9d0 .param/l "OP_DISABLE" 1 8 69, C4<00001011>;
P_0x55fc042aea10 .param/l "OP_ECHO" 1 8 59, C4<00000000>;
P_0x55fc042aea50 .param/l "OP_IO_IN" 1 8 64, C4<00000101>;
P_0x55fc042aea90 .param/l "OP_MEM_RD" 1 8 67, C4<00001001>;
P_0x55fc042aead0 .param/l "OP_MEM_WR" 1 8 68, C4<00001010>;
P_0x55fc042aeb10 .param/l "OP_QUERY_DBG_BRK" 1 8 65, C4<00000111>;
P_0x55fc042aeb50 .param/l "OP_QUERY_ERR_CODE" 1 8 66, C4<00001000>;
P_0x55fc042aeb90 .param/l "RAM_ADDR_WIDTH" 0 8 33, +C4<00000000000000000000000000010001>;
P_0x55fc042aebd0 .param/l "SYS_CLK_FREQ" 0 8 32, +C4<00000101111101011110000100000000>;
P_0x55fc042aec10 .param/l "S_CPU_REG_RD_STG0" 1 8 82, C4<00110>;
P_0x55fc042aec50 .param/l "S_CPU_REG_RD_STG1" 1 8 83, C4<00111>;
P_0x55fc042aec90 .param/l "S_DECODE" 1 8 77, C4<00001>;
P_0x55fc042aecd0 .param/l "S_DISABLE" 1 8 89, C4<10000>;
P_0x55fc042aed10 .param/l "S_DISABLED" 1 8 76, C4<00000>;
P_0x55fc042aed50 .param/l "S_ECHO_STG_0" 1 8 78, C4<00010>;
P_0x55fc042aed90 .param/l "S_ECHO_STG_1" 1 8 79, C4<00011>;
P_0x55fc042aedd0 .param/l "S_IO_IN_STG_0" 1 8 80, C4<00100>;
P_0x55fc042aee10 .param/l "S_IO_IN_STG_1" 1 8 81, C4<00101>;
P_0x55fc042aee50 .param/l "S_MEM_RD_STG_0" 1 8 85, C4<01001>;
P_0x55fc042aee90 .param/l "S_MEM_RD_STG_1" 1 8 86, C4<01010>;
P_0x55fc042aeed0 .param/l "S_MEM_WR_STG_0" 1 8 87, C4<01011>;
P_0x55fc042aef10 .param/l "S_MEM_WR_STG_1" 1 8 88, C4<01100>;
P_0x55fc042aef50 .param/l "S_QUERY_ERR_CODE" 1 8 84, C4<01000>;
L_0x55fc042d9200 .functor BUFZ 1, L_0x55fc042e00d0, C4<0>, C4<0>, C4<0>;
L_0x55fc042e03b0 .functor BUFZ 8, L_0x55fc042de320, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f1deb6a6570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042be8f0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1deb6a6570;  1 drivers
v0x55fc042be9f0_0 .net *"_ivl_16", 31 0, L_0x55fc042db410;  1 drivers
L_0x7f1deb6a6ac8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55fc042bead0_0 .net/2u *"_ivl_20", 4 0, L_0x7f1deb6a6ac8;  1 drivers
v0x55fc042bebc0_0 .net "active", 0 0, L_0x55fc042e02a0;  alias, 1 drivers
v0x55fc042bec80_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042bed70_0 .net "cpu_dbgreg_din", 31 0, o0x7f1deb6f0518;  alias, 0 drivers
v0x55fc042bee30 .array "cpu_dbgreg_seg", 0 3;
v0x55fc042bee30_0 .net v0x55fc042bee30 0, 7 0, L_0x55fc042db370; 1 drivers
v0x55fc042bee30_1 .net v0x55fc042bee30 1, 7 0, L_0x55fc042db2d0; 1 drivers
v0x55fc042bee30_2 .net v0x55fc042bee30 2, 7 0, L_0x55fc042db1a0; 1 drivers
v0x55fc042bee30_3 .net v0x55fc042bee30 3, 7 0, L_0x55fc042db100; 1 drivers
v0x55fc042bef80_0 .var "d_addr", 16 0;
v0x55fc042bf060_0 .net "d_cpu_cycle_cnt", 31 0, L_0x55fc042db520;  1 drivers
v0x55fc042bf140_0 .var "d_decode_cnt", 2 0;
v0x55fc042bf220_0 .var "d_err_code", 1 0;
v0x55fc042bf300_0 .var "d_execute_cnt", 16 0;
v0x55fc042bf3e0_0 .var "d_io_dout", 7 0;
v0x55fc042bf4c0_0 .var "d_io_in_wr_data", 7 0;
v0x55fc042bf5a0_0 .var "d_io_in_wr_en", 0 0;
v0x55fc042bf660_0 .var "d_program_finish", 0 0;
v0x55fc042bf720_0 .var "d_state", 4 0;
v0x55fc042bf910_0 .var "d_tx_data", 7 0;
v0x55fc042bf9f0_0 .var "d_wr_en", 0 0;
v0x55fc042bfab0_0 .net "io_din", 7 0, L_0x55fc042e0bf0;  alias, 1 drivers
v0x55fc042bfb90_0 .net "io_dout", 7 0, v0x55fc042c0a40_0;  alias, 1 drivers
v0x55fc042bfc70_0 .net "io_en", 0 0, L_0x55fc042e08b0;  alias, 1 drivers
v0x55fc042bfd30_0 .net "io_full", 0 0, L_0x55fc042d9200;  alias, 1 drivers
v0x55fc042bfe00_0 .net "io_in_empty", 0 0, L_0x55fc042db090;  1 drivers
v0x55fc042bfed0_0 .net "io_in_full", 0 0, L_0x55fc042daf70;  1 drivers
v0x55fc042bffa0_0 .net "io_in_rd_data", 7 0, L_0x55fc042dae60;  1 drivers
v0x55fc042c0070_0 .var "io_in_rd_en", 0 0;
v0x55fc042c0140_0 .net "io_sel", 2 0, L_0x55fc042e05a0;  alias, 1 drivers
v0x55fc042c01e0_0 .net "io_wr", 0 0, L_0x55fc042e0ae0;  alias, 1 drivers
v0x55fc042c0280_0 .net "parity_err", 0 0, L_0x55fc042db4b0;  1 drivers
v0x55fc042c0350_0 .var "program_finish", 0 0;
v0x55fc042c03f0_0 .var "q_addr", 16 0;
v0x55fc042c04b0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x55fc042c07a0_0 .var "q_decode_cnt", 2 0;
v0x55fc042c0880_0 .var "q_err_code", 1 0;
v0x55fc042c0960_0 .var "q_execute_cnt", 16 0;
v0x55fc042c0a40_0 .var "q_io_dout", 7 0;
v0x55fc042c0b20_0 .var "q_io_en", 0 0;
v0x55fc042c0be0_0 .var "q_io_in_wr_data", 7 0;
v0x55fc042c0cd0_0 .var "q_io_in_wr_en", 0 0;
v0x55fc042c0da0_0 .var "q_state", 4 0;
v0x55fc042c0e40_0 .var "q_tx_data", 7 0;
v0x55fc042c0f00_0 .var "q_wr_en", 0 0;
v0x55fc042c0ff0_0 .net "ram_a", 16 0, v0x55fc042c03f0_0;  alias, 1 drivers
v0x55fc042c10d0_0 .net "ram_din", 7 0, L_0x55fc042e1290;  alias, 1 drivers
v0x55fc042c11b0_0 .net "ram_dout", 7 0, L_0x55fc042e03b0;  alias, 1 drivers
v0x55fc042c1290_0 .var "ram_wr", 0 0;
v0x55fc042c1350_0 .net "rd_data", 7 0, L_0x55fc042de320;  1 drivers
v0x55fc042c1460_0 .var "rd_en", 0 0;
v0x55fc042c1550_0 .net "rst", 0 0, v0x55fc042c6000_0;  1 drivers
v0x55fc042c15f0_0 .net "rx", 0 0, o0x7f1deb6f1688;  alias, 0 drivers
v0x55fc042c16e0_0 .net "rx_empty", 0 0, L_0x55fc042de4b0;  1 drivers
v0x55fc042c17d0_0 .net "tx", 0 0, L_0x55fc042dc310;  alias, 1 drivers
v0x55fc042c18c0_0 .net "tx_full", 0 0, L_0x55fc042e00d0;  1 drivers
E_0x55fc0429f2a0/0 .event anyedge, v0x55fc042c0da0_0, v0x55fc042c07a0_0, v0x55fc042c0960_0, v0x55fc042c03f0_0;
E_0x55fc0429f2a0/1 .event anyedge, v0x55fc042c0880_0, v0x55fc042bda40_0, v0x55fc042c0b20_0, v0x55fc042bfc70_0;
E_0x55fc0429f2a0/2 .event anyedge, v0x55fc042c01e0_0, v0x55fc042c0140_0, v0x55fc042bcb10_0, v0x55fc042bfab0_0;
E_0x55fc0429f2a0/3 .event anyedge, v0x55fc042b1ed0_0, v0x55fc042b8360_0, v0x55fc042b1f90_0, v0x55fc042b8af0_0;
E_0x55fc0429f2a0/4 .event anyedge, v0x55fc042bf300_0, v0x55fc042bee30_0, v0x55fc042bee30_1, v0x55fc042bee30_2;
E_0x55fc0429f2a0/5 .event anyedge, v0x55fc042bee30_3, v0x55fc042c10d0_0;
E_0x55fc0429f2a0 .event/or E_0x55fc0429f2a0/0, E_0x55fc0429f2a0/1, E_0x55fc0429f2a0/2, E_0x55fc0429f2a0/3, E_0x55fc0429f2a0/4, E_0x55fc0429f2a0/5;
E_0x55fc042afff0/0 .event anyedge, v0x55fc042bfc70_0, v0x55fc042c01e0_0, v0x55fc042c0140_0, v0x55fc042b2660_0;
E_0x55fc042afff0/1 .event anyedge, v0x55fc042c04b0_0;
E_0x55fc042afff0 .event/or E_0x55fc042afff0/0, E_0x55fc042afff0/1;
L_0x55fc042db100 .part o0x7f1deb6f0518, 24, 8;
L_0x55fc042db1a0 .part o0x7f1deb6f0518, 16, 8;
L_0x55fc042db2d0 .part o0x7f1deb6f0518, 8, 8;
L_0x55fc042db370 .part o0x7f1deb6f0518, 0, 8;
L_0x55fc042db410 .arith/sum 32, v0x55fc042c04b0_0, L_0x7f1deb6a6570;
L_0x55fc042db520 .functor MUXZ 32, L_0x55fc042db410, v0x55fc042c04b0_0, L_0x55fc042e02a0, C4<>;
L_0x55fc042e02a0 .cmp/ne 5, v0x55fc042c0da0_0, L_0x7f1deb6a6ac8;
S_0x55fc042b0060 .scope module, "io_in_fifo" "fifo" 8 123, 9 27 0, S_0x55fc042ae620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x55fc042b0260 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x55fc042b02a0 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x55fc042d9310 .functor AND 1, v0x55fc042c0070_0, L_0x55fc042d9270, C4<1>, C4<1>;
L_0x55fc042d94c0 .functor AND 1, v0x55fc042c0cd0_0, L_0x55fc042d9420, C4<1>, C4<1>;
L_0x55fc042d9670 .functor AND 1, v0x55fc042b2110_0, L_0x55fc042da030, C4<1>, C4<1>;
L_0x55fc042da1d0 .functor AND 1, L_0x55fc042da2d0, L_0x55fc042d9310, C4<1>, C4<1>;
L_0x55fc042da4b0 .functor OR 1, L_0x55fc042d9670, L_0x55fc042da1d0, C4<0>, C4<0>;
L_0x55fc042da6f0 .functor AND 1, v0x55fc042b23e0_0, L_0x55fc042da5c0, C4<1>, C4<1>;
L_0x55fc042da3c0 .functor AND 1, L_0x55fc042daa10, L_0x55fc042d94c0, C4<1>, C4<1>;
L_0x55fc042da890 .functor OR 1, L_0x55fc042da6f0, L_0x55fc042da3c0, C4<0>, C4<0>;
L_0x55fc042dae60 .functor BUFZ 8, L_0x55fc042dabf0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fc042daf70 .functor BUFZ 1, v0x55fc042b23e0_0, C4<0>, C4<0>, C4<0>;
L_0x55fc042db090 .functor BUFZ 1, v0x55fc042b2110_0, C4<0>, C4<0>, C4<0>;
v0x55fc042b05a0_0 .net *"_ivl_1", 0 0, L_0x55fc042d9270;  1 drivers
v0x55fc042b0680_0 .net *"_ivl_10", 9 0, L_0x55fc042d95d0;  1 drivers
v0x55fc042b0760_0 .net *"_ivl_14", 7 0, L_0x55fc042d98f0;  1 drivers
v0x55fc042b0850_0 .net *"_ivl_16", 11 0, L_0x55fc042d9990;  1 drivers
L_0x7f1deb6a6450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042b0930_0 .net *"_ivl_19", 1 0, L_0x7f1deb6a6450;  1 drivers
L_0x7f1deb6a6498 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b0a60_0 .net/2u *"_ivl_22", 9 0, L_0x7f1deb6a6498;  1 drivers
v0x55fc042b0b40_0 .net *"_ivl_24", 9 0, L_0x55fc042d9d60;  1 drivers
v0x55fc042b0c20_0 .net *"_ivl_31", 0 0, L_0x55fc042da030;  1 drivers
v0x55fc042b0ce0_0 .net *"_ivl_33", 0 0, L_0x55fc042d9670;  1 drivers
v0x55fc042b0da0_0 .net *"_ivl_34", 9 0, L_0x55fc042da130;  1 drivers
v0x55fc042b0e80_0 .net *"_ivl_36", 0 0, L_0x55fc042da2d0;  1 drivers
v0x55fc042b0f40_0 .net *"_ivl_39", 0 0, L_0x55fc042da1d0;  1 drivers
v0x55fc042b1000_0 .net *"_ivl_43", 0 0, L_0x55fc042da5c0;  1 drivers
v0x55fc042b10c0_0 .net *"_ivl_45", 0 0, L_0x55fc042da6f0;  1 drivers
v0x55fc042b1180_0 .net *"_ivl_46", 9 0, L_0x55fc042da7f0;  1 drivers
v0x55fc042b1260_0 .net *"_ivl_48", 0 0, L_0x55fc042daa10;  1 drivers
v0x55fc042b1320_0 .net *"_ivl_5", 0 0, L_0x55fc042d9420;  1 drivers
v0x55fc042b14f0_0 .net *"_ivl_51", 0 0, L_0x55fc042da3c0;  1 drivers
v0x55fc042b15b0_0 .net *"_ivl_54", 7 0, L_0x55fc042dabf0;  1 drivers
v0x55fc042b1690_0 .net *"_ivl_56", 11 0, L_0x55fc042dad20;  1 drivers
L_0x7f1deb6a6528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042b1770_0 .net *"_ivl_59", 1 0, L_0x7f1deb6a6528;  1 drivers
L_0x7f1deb6a6408 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b1850_0 .net/2u *"_ivl_8", 9 0, L_0x7f1deb6a6408;  1 drivers
L_0x7f1deb6a64e0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b1930_0 .net "addr_bits_wide_1", 9 0, L_0x7f1deb6a64e0;  1 drivers
v0x55fc042b1a10_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042b1ab0_0 .net "d_data", 7 0, L_0x55fc042d9b10;  1 drivers
v0x55fc042b1b90_0 .net "d_empty", 0 0, L_0x55fc042da4b0;  1 drivers
v0x55fc042b1c50_0 .net "d_full", 0 0, L_0x55fc042da890;  1 drivers
v0x55fc042b1d10_0 .net "d_rd_ptr", 9 0, L_0x55fc042d9ea0;  1 drivers
v0x55fc042b1df0_0 .net "d_wr_ptr", 9 0, L_0x55fc042d9730;  1 drivers
v0x55fc042b1ed0_0 .net "empty", 0 0, L_0x55fc042db090;  alias, 1 drivers
v0x55fc042b1f90_0 .net "full", 0 0, L_0x55fc042daf70;  alias, 1 drivers
v0x55fc042b2050 .array "q_data_array", 0 1023, 7 0;
v0x55fc042b2110_0 .var "q_empty", 0 0;
v0x55fc042b23e0_0 .var "q_full", 0 0;
v0x55fc042b24a0_0 .var "q_rd_ptr", 9 0;
v0x55fc042b2580_0 .var "q_wr_ptr", 9 0;
v0x55fc042b2660_0 .net "rd_data", 7 0, L_0x55fc042dae60;  alias, 1 drivers
v0x55fc042b2740_0 .net "rd_en", 0 0, v0x55fc042c0070_0;  1 drivers
v0x55fc042b2800_0 .net "rd_en_prot", 0 0, L_0x55fc042d9310;  1 drivers
v0x55fc042b28c0_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
v0x55fc042b2980_0 .net "wr_data", 7 0, v0x55fc042c0be0_0;  1 drivers
v0x55fc042b2a60_0 .net "wr_en", 0 0, v0x55fc042c0cd0_0;  1 drivers
v0x55fc042b2b20_0 .net "wr_en_prot", 0 0, L_0x55fc042d94c0;  1 drivers
L_0x55fc042d9270 .reduce/nor v0x55fc042b2110_0;
L_0x55fc042d9420 .reduce/nor v0x55fc042b23e0_0;
L_0x55fc042d95d0 .arith/sum 10, v0x55fc042b2580_0, L_0x7f1deb6a6408;
L_0x55fc042d9730 .functor MUXZ 10, v0x55fc042b2580_0, L_0x55fc042d95d0, L_0x55fc042d94c0, C4<>;
L_0x55fc042d98f0 .array/port v0x55fc042b2050, L_0x55fc042d9990;
L_0x55fc042d9990 .concat [ 10 2 0 0], v0x55fc042b2580_0, L_0x7f1deb6a6450;
L_0x55fc042d9b10 .functor MUXZ 8, L_0x55fc042d98f0, v0x55fc042c0be0_0, L_0x55fc042d94c0, C4<>;
L_0x55fc042d9d60 .arith/sum 10, v0x55fc042b24a0_0, L_0x7f1deb6a6498;
L_0x55fc042d9ea0 .functor MUXZ 10, v0x55fc042b24a0_0, L_0x55fc042d9d60, L_0x55fc042d9310, C4<>;
L_0x55fc042da030 .reduce/nor L_0x55fc042d94c0;
L_0x55fc042da130 .arith/sub 10, v0x55fc042b2580_0, v0x55fc042b24a0_0;
L_0x55fc042da2d0 .cmp/eq 10, L_0x55fc042da130, L_0x7f1deb6a64e0;
L_0x55fc042da5c0 .reduce/nor L_0x55fc042d9310;
L_0x55fc042da7f0 .arith/sub 10, v0x55fc042b24a0_0, v0x55fc042b2580_0;
L_0x55fc042daa10 .cmp/eq 10, L_0x55fc042da7f0, L_0x7f1deb6a64e0;
L_0x55fc042dabf0 .array/port v0x55fc042b2050, L_0x55fc042dad20;
L_0x55fc042dad20 .concat [ 10 2 0 0], v0x55fc042b24a0_0, L_0x7f1deb6a6528;
S_0x55fc042b2d30 .scope module, "uart_blk" "uart" 8 190, 10 28 0, S_0x55fc042ae620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_0x55fc042b2ee0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 10 50, +C4<00000000000000000000000000010000>;
P_0x55fc042b2f20 .param/l "BAUD_RATE" 0 10 31, +C4<00000000000000011100001000000000>;
P_0x55fc042b2f60 .param/l "DATA_BITS" 0 10 32, +C4<00000000000000000000000000001000>;
P_0x55fc042b2fa0 .param/l "PARITY_MODE" 0 10 34, +C4<00000000000000000000000000000001>;
P_0x55fc042b2fe0 .param/l "STOP_BITS" 0 10 33, +C4<00000000000000000000000000000001>;
P_0x55fc042b3020 .param/l "SYS_CLK_FREQ" 0 10 30, +C4<00000101111101011110000100000000>;
L_0x55fc042db4b0 .functor BUFZ 1, v0x55fc042bdae0_0, C4<0>, C4<0>, C4<0>;
L_0x55fc042db740 .functor OR 1, v0x55fc042bdae0_0, v0x55fc042b5e60_0, C4<0>, C4<0>;
L_0x55fc042dc480 .functor NOT 1, L_0x55fc042e0230, C4<0>, C4<0>, C4<0>;
v0x55fc042bd7f0_0 .net "baud_clk_tick", 0 0, L_0x55fc042dc060;  1 drivers
v0x55fc042bd8b0_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042bd970_0 .net "d_rx_parity_err", 0 0, L_0x55fc042db740;  1 drivers
v0x55fc042bda40_0 .net "parity_err", 0 0, L_0x55fc042db4b0;  alias, 1 drivers
v0x55fc042bdae0_0 .var "q_rx_parity_err", 0 0;
v0x55fc042bdba0_0 .net "rd_en", 0 0, v0x55fc042c1460_0;  1 drivers
v0x55fc042bdc40_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
v0x55fc042bdce0_0 .net "rx", 0 0, o0x7f1deb6f1688;  alias, 0 drivers
v0x55fc042bddb0_0 .net "rx_data", 7 0, L_0x55fc042de320;  alias, 1 drivers
v0x55fc042bde80_0 .net "rx_done_tick", 0 0, v0x55fc042b5cc0_0;  1 drivers
v0x55fc042bdf20_0 .net "rx_empty", 0 0, L_0x55fc042de4b0;  alias, 1 drivers
v0x55fc042bdfc0_0 .net "rx_fifo_wr_data", 7 0, v0x55fc042b5b00_0;  1 drivers
v0x55fc042be0b0_0 .net "rx_parity_err", 0 0, v0x55fc042b5e60_0;  1 drivers
v0x55fc042be150_0 .net "tx", 0 0, L_0x55fc042dc310;  alias, 1 drivers
v0x55fc042be220_0 .net "tx_data", 7 0, v0x55fc042c0e40_0;  1 drivers
v0x55fc042be2f0_0 .net "tx_done_tick", 0 0, v0x55fc042ba710_0;  1 drivers
v0x55fc042be3e0_0 .net "tx_fifo_empty", 0 0, L_0x55fc042e0230;  1 drivers
v0x55fc042be590_0 .net "tx_fifo_rd_data", 7 0, L_0x55fc042e0010;  1 drivers
v0x55fc042be680_0 .net "tx_full", 0 0, L_0x55fc042e00d0;  alias, 1 drivers
v0x55fc042be720_0 .net "wr_en", 0 0, v0x55fc042c0f00_0;  1 drivers
S_0x55fc042b3310 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 10 80, 11 29 0, S_0x55fc042b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_0x55fc042b34f0 .param/l "BAUD" 0 11 32, +C4<00000000000000011100001000000000>;
P_0x55fc042b3530 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 11 33, +C4<00000000000000000000000000010000>;
P_0x55fc042b3570 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 11 41, C4<0000000000110110>;
P_0x55fc042b35b0 .param/l "SYS_CLK_FREQ" 0 11 31, +C4<00000101111101011110000100000000>;
v0x55fc042b38e0_0 .net *"_ivl_0", 31 0, L_0x55fc042db850;  1 drivers
L_0x7f1deb6a6690 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b39e0_0 .net/2u *"_ivl_10", 15 0, L_0x7f1deb6a6690;  1 drivers
v0x55fc042b3ac0_0 .net *"_ivl_12", 15 0, L_0x55fc042dba80;  1 drivers
v0x55fc042b3bb0_0 .net *"_ivl_16", 31 0, L_0x55fc042dbdf0;  1 drivers
L_0x7f1deb6a66d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042b3c90_0 .net *"_ivl_19", 15 0, L_0x7f1deb6a66d8;  1 drivers
L_0x7f1deb6a6720 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x55fc042b3dc0_0 .net/2u *"_ivl_20", 31 0, L_0x7f1deb6a6720;  1 drivers
v0x55fc042b3ea0_0 .net *"_ivl_22", 0 0, L_0x55fc042dbee0;  1 drivers
L_0x7f1deb6a6768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fc042b3f60_0 .net/2u *"_ivl_24", 0 0, L_0x7f1deb6a6768;  1 drivers
L_0x7f1deb6a67b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fc042b4040_0 .net/2u *"_ivl_26", 0 0, L_0x7f1deb6a67b0;  1 drivers
L_0x7f1deb6a65b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042b4120_0 .net *"_ivl_3", 15 0, L_0x7f1deb6a65b8;  1 drivers
L_0x7f1deb6a6600 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x55fc042b4200_0 .net/2u *"_ivl_4", 31 0, L_0x7f1deb6a6600;  1 drivers
v0x55fc042b42e0_0 .net *"_ivl_6", 0 0, L_0x55fc042db940;  1 drivers
L_0x7f1deb6a6648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042b43a0_0 .net/2u *"_ivl_8", 15 0, L_0x7f1deb6a6648;  1 drivers
v0x55fc042b4480_0 .net "baud_clk_tick", 0 0, L_0x55fc042dc060;  alias, 1 drivers
v0x55fc042b4540_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042b45e0_0 .net "d_cnt", 15 0, L_0x55fc042dbc30;  1 drivers
v0x55fc042b46c0_0 .var "q_cnt", 15 0;
v0x55fc042b48b0_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
E_0x55fc042b3860 .event posedge, v0x55fc042b28c0_0, v0x55fc042ac000_0;
L_0x55fc042db850 .concat [ 16 16 0 0], v0x55fc042b46c0_0, L_0x7f1deb6a65b8;
L_0x55fc042db940 .cmp/eq 32, L_0x55fc042db850, L_0x7f1deb6a6600;
L_0x55fc042dba80 .arith/sum 16, v0x55fc042b46c0_0, L_0x7f1deb6a6690;
L_0x55fc042dbc30 .functor MUXZ 16, L_0x55fc042dba80, L_0x7f1deb6a6648, L_0x55fc042db940, C4<>;
L_0x55fc042dbdf0 .concat [ 16 16 0 0], v0x55fc042b46c0_0, L_0x7f1deb6a66d8;
L_0x55fc042dbee0 .cmp/eq 32, L_0x55fc042dbdf0, L_0x7f1deb6a6720;
L_0x55fc042dc060 .functor MUXZ 1, L_0x7f1deb6a67b0, L_0x7f1deb6a6768, L_0x55fc042dbee0, C4<>;
S_0x55fc042b49b0 .scope module, "uart_rx_blk" "uart_rx" 10 91, 12 28 0, S_0x55fc042b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_0x55fc042b4b40 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 12 33, +C4<00000000000000000000000000010000>;
P_0x55fc042b4b80 .param/l "DATA_BITS" 0 12 30, +C4<00000000000000000000000000001000>;
P_0x55fc042b4bc0 .param/l "PARITY_MODE" 0 12 32, +C4<00000000000000000000000000000001>;
P_0x55fc042b4c00 .param/l "STOP_BITS" 0 12 31, +C4<00000000000000000000000000000001>;
P_0x55fc042b4c40 .param/l "STOP_OVERSAMPLE_TICKS" 1 12 45, C4<010000>;
P_0x55fc042b4c80 .param/l "S_DATA" 1 12 50, C4<00100>;
P_0x55fc042b4cc0 .param/l "S_IDLE" 1 12 48, C4<00001>;
P_0x55fc042b4d00 .param/l "S_PARITY" 1 12 51, C4<01000>;
P_0x55fc042b4d40 .param/l "S_START" 1 12 49, C4<00010>;
P_0x55fc042b4d80 .param/l "S_STOP" 1 12 52, C4<10000>;
v0x55fc042b5330_0 .net "baud_clk_tick", 0 0, L_0x55fc042dc060;  alias, 1 drivers
v0x55fc042b5420_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042b54c0_0 .var "d_data", 7 0;
v0x55fc042b5590_0 .var "d_data_bit_idx", 2 0;
v0x55fc042b5670_0 .var "d_done_tick", 0 0;
v0x55fc042b5730_0 .var "d_oversample_tick_cnt", 3 0;
v0x55fc042b5810_0 .var "d_parity_err", 0 0;
v0x55fc042b58d0_0 .var "d_state", 4 0;
v0x55fc042b59b0_0 .net "parity_err", 0 0, v0x55fc042b5e60_0;  alias, 1 drivers
v0x55fc042b5b00_0 .var "q_data", 7 0;
v0x55fc042b5be0_0 .var "q_data_bit_idx", 2 0;
v0x55fc042b5cc0_0 .var "q_done_tick", 0 0;
v0x55fc042b5d80_0 .var "q_oversample_tick_cnt", 3 0;
v0x55fc042b5e60_0 .var "q_parity_err", 0 0;
v0x55fc042b5f20_0 .var "q_rx", 0 0;
v0x55fc042b5fe0_0 .var "q_state", 4 0;
v0x55fc042b60c0_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
v0x55fc042b6270_0 .net "rx", 0 0, o0x7f1deb6f1688;  alias, 0 drivers
v0x55fc042b6330_0 .net "rx_data", 7 0, v0x55fc042b5b00_0;  alias, 1 drivers
v0x55fc042b6410_0 .net "rx_done_tick", 0 0, v0x55fc042b5cc0_0;  alias, 1 drivers
E_0x55fc042b52b0/0 .event anyedge, v0x55fc042b5fe0_0, v0x55fc042b5b00_0, v0x55fc042b5be0_0, v0x55fc042b4480_0;
E_0x55fc042b52b0/1 .event anyedge, v0x55fc042b5d80_0, v0x55fc042b5f20_0;
E_0x55fc042b52b0 .event/or E_0x55fc042b52b0/0, E_0x55fc042b52b0/1;
S_0x55fc042b65f0 .scope module, "uart_rx_fifo" "fifo" 10 119, 9 27 0, S_0x55fc042b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x55fc042b5a50 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x55fc042b5a90 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x55fc042dc5c0 .functor AND 1, v0x55fc042c1460_0, L_0x55fc042dc4f0, C4<1>, C4<1>;
L_0x55fc042dc780 .functor AND 1, v0x55fc042b5cc0_0, L_0x55fc042dc6b0, C4<1>, C4<1>;
L_0x55fc042dc950 .functor AND 1, v0x55fc042b85a0_0, L_0x55fc042dd250, C4<1>, C4<1>;
L_0x55fc042dd480 .functor AND 1, L_0x55fc042dd580, L_0x55fc042dc5c0, C4<1>, C4<1>;
L_0x55fc042dd760 .functor OR 1, L_0x55fc042dc950, L_0x55fc042dd480, C4<0>, C4<0>;
L_0x55fc042dd9a0 .functor AND 1, v0x55fc042b8870_0, L_0x55fc042dd870, C4<1>, C4<1>;
L_0x55fc042dd670 .functor AND 1, L_0x55fc042ddcc0, L_0x55fc042dc780, C4<1>, C4<1>;
L_0x55fc042ddb40 .functor OR 1, L_0x55fc042dd9a0, L_0x55fc042dd670, C4<0>, C4<0>;
L_0x55fc042de320 .functor BUFZ 8, L_0x55fc042ddea0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fc042de3e0 .functor BUFZ 1, v0x55fc042b8870_0, C4<0>, C4<0>, C4<0>;
L_0x55fc042de4b0 .functor BUFZ 1, v0x55fc042b85a0_0, C4<0>, C4<0>, C4<0>;
v0x55fc042b6a50_0 .net *"_ivl_1", 0 0, L_0x55fc042dc4f0;  1 drivers
v0x55fc042b6b10_0 .net *"_ivl_10", 2 0, L_0x55fc042dc8b0;  1 drivers
v0x55fc042b6bf0_0 .net *"_ivl_14", 7 0, L_0x55fc042dcc30;  1 drivers
v0x55fc042b6ce0_0 .net *"_ivl_16", 4 0, L_0x55fc042dccd0;  1 drivers
L_0x7f1deb6a6840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042b6dc0_0 .net *"_ivl_19", 1 0, L_0x7f1deb6a6840;  1 drivers
L_0x7f1deb6a6888 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b6ef0_0 .net/2u *"_ivl_22", 2 0, L_0x7f1deb6a6888;  1 drivers
v0x55fc042b6fd0_0 .net *"_ivl_24", 2 0, L_0x55fc042dcfd0;  1 drivers
v0x55fc042b70b0_0 .net *"_ivl_31", 0 0, L_0x55fc042dd250;  1 drivers
v0x55fc042b7170_0 .net *"_ivl_33", 0 0, L_0x55fc042dc950;  1 drivers
v0x55fc042b7230_0 .net *"_ivl_34", 2 0, L_0x55fc042dd3e0;  1 drivers
v0x55fc042b7310_0 .net *"_ivl_36", 0 0, L_0x55fc042dd580;  1 drivers
v0x55fc042b73d0_0 .net *"_ivl_39", 0 0, L_0x55fc042dd480;  1 drivers
v0x55fc042b7490_0 .net *"_ivl_43", 0 0, L_0x55fc042dd870;  1 drivers
v0x55fc042b7550_0 .net *"_ivl_45", 0 0, L_0x55fc042dd9a0;  1 drivers
v0x55fc042b7610_0 .net *"_ivl_46", 2 0, L_0x55fc042ddaa0;  1 drivers
v0x55fc042b76f0_0 .net *"_ivl_48", 0 0, L_0x55fc042ddcc0;  1 drivers
v0x55fc042b77b0_0 .net *"_ivl_5", 0 0, L_0x55fc042dc6b0;  1 drivers
v0x55fc042b7980_0 .net *"_ivl_51", 0 0, L_0x55fc042dd670;  1 drivers
v0x55fc042b7a40_0 .net *"_ivl_54", 7 0, L_0x55fc042ddea0;  1 drivers
v0x55fc042b7b20_0 .net *"_ivl_56", 4 0, L_0x55fc042ddfd0;  1 drivers
L_0x7f1deb6a6918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042b7c00_0 .net *"_ivl_59", 1 0, L_0x7f1deb6a6918;  1 drivers
L_0x7f1deb6a67f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b7ce0_0 .net/2u *"_ivl_8", 2 0, L_0x7f1deb6a67f8;  1 drivers
L_0x7f1deb6a68d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55fc042b7dc0_0 .net "addr_bits_wide_1", 2 0, L_0x7f1deb6a68d0;  1 drivers
v0x55fc042b7ea0_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042b7f40_0 .net "d_data", 7 0, L_0x55fc042dce50;  1 drivers
v0x55fc042b8020_0 .net "d_empty", 0 0, L_0x55fc042dd760;  1 drivers
v0x55fc042b80e0_0 .net "d_full", 0 0, L_0x55fc042ddb40;  1 drivers
v0x55fc042b81a0_0 .net "d_rd_ptr", 2 0, L_0x55fc042dd0c0;  1 drivers
v0x55fc042b8280_0 .net "d_wr_ptr", 2 0, L_0x55fc042dca70;  1 drivers
v0x55fc042b8360_0 .net "empty", 0 0, L_0x55fc042de4b0;  alias, 1 drivers
v0x55fc042b8420_0 .net "full", 0 0, L_0x55fc042de3e0;  1 drivers
v0x55fc042b84e0 .array "q_data_array", 0 7, 7 0;
v0x55fc042b85a0_0 .var "q_empty", 0 0;
v0x55fc042b8870_0 .var "q_full", 0 0;
v0x55fc042b8930_0 .var "q_rd_ptr", 2 0;
v0x55fc042b8a10_0 .var "q_wr_ptr", 2 0;
v0x55fc042b8af0_0 .net "rd_data", 7 0, L_0x55fc042de320;  alias, 1 drivers
v0x55fc042b8bd0_0 .net "rd_en", 0 0, v0x55fc042c1460_0;  alias, 1 drivers
v0x55fc042b8c90_0 .net "rd_en_prot", 0 0, L_0x55fc042dc5c0;  1 drivers
v0x55fc042b8d50_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
v0x55fc042b8df0_0 .net "wr_data", 7 0, v0x55fc042b5b00_0;  alias, 1 drivers
v0x55fc042b8eb0_0 .net "wr_en", 0 0, v0x55fc042b5cc0_0;  alias, 1 drivers
v0x55fc042b8f80_0 .net "wr_en_prot", 0 0, L_0x55fc042dc780;  1 drivers
L_0x55fc042dc4f0 .reduce/nor v0x55fc042b85a0_0;
L_0x55fc042dc6b0 .reduce/nor v0x55fc042b8870_0;
L_0x55fc042dc8b0 .arith/sum 3, v0x55fc042b8a10_0, L_0x7f1deb6a67f8;
L_0x55fc042dca70 .functor MUXZ 3, v0x55fc042b8a10_0, L_0x55fc042dc8b0, L_0x55fc042dc780, C4<>;
L_0x55fc042dcc30 .array/port v0x55fc042b84e0, L_0x55fc042dccd0;
L_0x55fc042dccd0 .concat [ 3 2 0 0], v0x55fc042b8a10_0, L_0x7f1deb6a6840;
L_0x55fc042dce50 .functor MUXZ 8, L_0x55fc042dcc30, v0x55fc042b5b00_0, L_0x55fc042dc780, C4<>;
L_0x55fc042dcfd0 .arith/sum 3, v0x55fc042b8930_0, L_0x7f1deb6a6888;
L_0x55fc042dd0c0 .functor MUXZ 3, v0x55fc042b8930_0, L_0x55fc042dcfd0, L_0x55fc042dc5c0, C4<>;
L_0x55fc042dd250 .reduce/nor L_0x55fc042dc780;
L_0x55fc042dd3e0 .arith/sub 3, v0x55fc042b8a10_0, v0x55fc042b8930_0;
L_0x55fc042dd580 .cmp/eq 3, L_0x55fc042dd3e0, L_0x7f1deb6a68d0;
L_0x55fc042dd870 .reduce/nor L_0x55fc042dc5c0;
L_0x55fc042ddaa0 .arith/sub 3, v0x55fc042b8930_0, v0x55fc042b8a10_0;
L_0x55fc042ddcc0 .cmp/eq 3, L_0x55fc042ddaa0, L_0x7f1deb6a68d0;
L_0x55fc042ddea0 .array/port v0x55fc042b84e0, L_0x55fc042ddfd0;
L_0x55fc042ddfd0 .concat [ 3 2 0 0], v0x55fc042b8930_0, L_0x7f1deb6a6918;
S_0x55fc042b9100 .scope module, "uart_tx_blk" "uart_tx" 10 106, 13 28 0, S_0x55fc042b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0x55fc042b9290 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 13 33, +C4<00000000000000000000000000010000>;
P_0x55fc042b92d0 .param/l "DATA_BITS" 0 13 30, +C4<00000000000000000000000000001000>;
P_0x55fc042b9310 .param/l "PARITY_MODE" 0 13 32, +C4<00000000000000000000000000000001>;
P_0x55fc042b9350 .param/l "STOP_BITS" 0 13 31, +C4<00000000000000000000000000000001>;
P_0x55fc042b9390 .param/l "STOP_OVERSAMPLE_TICKS" 1 13 45, C4<010000>;
P_0x55fc042b93d0 .param/l "S_DATA" 1 13 50, C4<00100>;
P_0x55fc042b9410 .param/l "S_IDLE" 1 13 48, C4<00001>;
P_0x55fc042b9450 .param/l "S_PARITY" 1 13 51, C4<01000>;
P_0x55fc042b9490 .param/l "S_START" 1 13 49, C4<00010>;
P_0x55fc042b94d0 .param/l "S_STOP" 1 13 52, C4<10000>;
L_0x55fc042dc310 .functor BUFZ 1, v0x55fc042ba650_0, C4<0>, C4<0>, C4<0>;
v0x55fc042b9a70_0 .net "baud_clk_tick", 0 0, L_0x55fc042dc060;  alias, 1 drivers
v0x55fc042b9b80_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042b9c40_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x55fc042b9ce0_0 .var "d_data", 7 0;
v0x55fc042b9dc0_0 .var "d_data_bit_idx", 2 0;
v0x55fc042b9ef0_0 .var "d_parity_bit", 0 0;
v0x55fc042b9fb0_0 .var "d_state", 4 0;
v0x55fc042ba090_0 .var "d_tx", 0 0;
v0x55fc042ba150_0 .var "d_tx_done_tick", 0 0;
v0x55fc042ba210_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x55fc042ba2f0_0 .var "q_data", 7 0;
v0x55fc042ba3d0_0 .var "q_data_bit_idx", 2 0;
v0x55fc042ba4b0_0 .var "q_parity_bit", 0 0;
v0x55fc042ba570_0 .var "q_state", 4 0;
v0x55fc042ba650_0 .var "q_tx", 0 0;
v0x55fc042ba710_0 .var "q_tx_done_tick", 0 0;
v0x55fc042ba7d0_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
v0x55fc042ba870_0 .net "tx", 0 0, L_0x55fc042dc310;  alias, 1 drivers
v0x55fc042ba930_0 .net "tx_data", 7 0, L_0x55fc042e0010;  alias, 1 drivers
v0x55fc042baa10_0 .net "tx_done_tick", 0 0, v0x55fc042ba710_0;  alias, 1 drivers
v0x55fc042baad0_0 .net "tx_start", 0 0, L_0x55fc042dc480;  1 drivers
E_0x55fc042b99e0/0 .event anyedge, v0x55fc042ba570_0, v0x55fc042ba2f0_0, v0x55fc042ba3d0_0, v0x55fc042ba4b0_0;
E_0x55fc042b99e0/1 .event anyedge, v0x55fc042b4480_0, v0x55fc042ba210_0, v0x55fc042baad0_0, v0x55fc042ba710_0;
E_0x55fc042b99e0/2 .event anyedge, v0x55fc042ba930_0;
E_0x55fc042b99e0 .event/or E_0x55fc042b99e0/0, E_0x55fc042b99e0/1, E_0x55fc042b99e0/2;
S_0x55fc042bacb0 .scope module, "uart_tx_fifo" "fifo" 10 133, 9 27 0, S_0x55fc042b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x55fc042bae40 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x55fc042bae80 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x55fc042de5c0 .functor AND 1, v0x55fc042ba710_0, L_0x55fc042de520, C4<1>, C4<1>;
L_0x55fc042de790 .functor AND 1, v0x55fc042c0f00_0, L_0x55fc042de6c0, C4<1>, C4<1>;
L_0x55fc042de8d0 .functor AND 1, v0x55fc042bcc90_0, L_0x55fc042df190, C4<1>, C4<1>;
L_0x55fc042df3c0 .functor AND 1, L_0x55fc042df4c0, L_0x55fc042de5c0, C4<1>, C4<1>;
L_0x55fc042df6a0 .functor OR 1, L_0x55fc042de8d0, L_0x55fc042df3c0, C4<0>, C4<0>;
L_0x55fc042df8e0 .functor AND 1, v0x55fc042bcf60_0, L_0x55fc042df7b0, C4<1>, C4<1>;
L_0x55fc042df5b0 .functor AND 1, L_0x55fc042dfbc0, L_0x55fc042de790, C4<1>, C4<1>;
L_0x55fc042dfa40 .functor OR 1, L_0x55fc042df8e0, L_0x55fc042df5b0, C4<0>, C4<0>;
L_0x55fc042e0010 .functor BUFZ 8, L_0x55fc042dfda0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fc042e00d0 .functor BUFZ 1, v0x55fc042bcf60_0, C4<0>, C4<0>, C4<0>;
L_0x55fc042e0230 .functor BUFZ 1, v0x55fc042bcc90_0, C4<0>, C4<0>, C4<0>;
v0x55fc042bb120_0 .net *"_ivl_1", 0 0, L_0x55fc042de520;  1 drivers
v0x55fc042bb200_0 .net *"_ivl_10", 9 0, L_0x55fc042de830;  1 drivers
v0x55fc042bb2e0_0 .net *"_ivl_14", 7 0, L_0x55fc042debb0;  1 drivers
v0x55fc042bb3d0_0 .net *"_ivl_16", 11 0, L_0x55fc042dec50;  1 drivers
L_0x7f1deb6a69a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042bb4b0_0 .net *"_ivl_19", 1 0, L_0x7f1deb6a69a8;  1 drivers
L_0x7f1deb6a69f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042bb5e0_0 .net/2u *"_ivl_22", 9 0, L_0x7f1deb6a69f0;  1 drivers
v0x55fc042bb6c0_0 .net *"_ivl_24", 9 0, L_0x55fc042deec0;  1 drivers
v0x55fc042bb7a0_0 .net *"_ivl_31", 0 0, L_0x55fc042df190;  1 drivers
v0x55fc042bb860_0 .net *"_ivl_33", 0 0, L_0x55fc042de8d0;  1 drivers
v0x55fc042bb920_0 .net *"_ivl_34", 9 0, L_0x55fc042df320;  1 drivers
v0x55fc042bba00_0 .net *"_ivl_36", 0 0, L_0x55fc042df4c0;  1 drivers
v0x55fc042bbac0_0 .net *"_ivl_39", 0 0, L_0x55fc042df3c0;  1 drivers
v0x55fc042bbb80_0 .net *"_ivl_43", 0 0, L_0x55fc042df7b0;  1 drivers
v0x55fc042bbc40_0 .net *"_ivl_45", 0 0, L_0x55fc042df8e0;  1 drivers
v0x55fc042bbd00_0 .net *"_ivl_46", 9 0, L_0x55fc042df9a0;  1 drivers
v0x55fc042bbde0_0 .net *"_ivl_48", 0 0, L_0x55fc042dfbc0;  1 drivers
v0x55fc042bbea0_0 .net *"_ivl_5", 0 0, L_0x55fc042de6c0;  1 drivers
v0x55fc042bc070_0 .net *"_ivl_51", 0 0, L_0x55fc042df5b0;  1 drivers
v0x55fc042bc130_0 .net *"_ivl_54", 7 0, L_0x55fc042dfda0;  1 drivers
v0x55fc042bc210_0 .net *"_ivl_56", 11 0, L_0x55fc042dfed0;  1 drivers
L_0x7f1deb6a6a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042bc2f0_0 .net *"_ivl_59", 1 0, L_0x7f1deb6a6a80;  1 drivers
L_0x7f1deb6a6960 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042bc3d0_0 .net/2u *"_ivl_8", 9 0, L_0x7f1deb6a6960;  1 drivers
L_0x7f1deb6a6a38 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55fc042bc4b0_0 .net "addr_bits_wide_1", 9 0, L_0x7f1deb6a6a38;  1 drivers
v0x55fc042bc590_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042bc630_0 .net "d_data", 7 0, L_0x55fc042dedd0;  1 drivers
v0x55fc042bc710_0 .net "d_empty", 0 0, L_0x55fc042df6a0;  1 drivers
v0x55fc042bc7d0_0 .net "d_full", 0 0, L_0x55fc042dfa40;  1 drivers
v0x55fc042bc890_0 .net "d_rd_ptr", 9 0, L_0x55fc042df000;  1 drivers
v0x55fc042bc970_0 .net "d_wr_ptr", 9 0, L_0x55fc042de9f0;  1 drivers
v0x55fc042bca50_0 .net "empty", 0 0, L_0x55fc042e0230;  alias, 1 drivers
v0x55fc042bcb10_0 .net "full", 0 0, L_0x55fc042e00d0;  alias, 1 drivers
v0x55fc042bcbd0 .array "q_data_array", 0 1023, 7 0;
v0x55fc042bcc90_0 .var "q_empty", 0 0;
v0x55fc042bcf60_0 .var "q_full", 0 0;
v0x55fc042bd020_0 .var "q_rd_ptr", 9 0;
v0x55fc042bd100_0 .var "q_wr_ptr", 9 0;
v0x55fc042bd1e0_0 .net "rd_data", 7 0, L_0x55fc042e0010;  alias, 1 drivers
v0x55fc042bd2a0_0 .net "rd_en", 0 0, v0x55fc042ba710_0;  alias, 1 drivers
v0x55fc042bd370_0 .net "rd_en_prot", 0 0, L_0x55fc042de5c0;  1 drivers
v0x55fc042bd410_0 .net "reset", 0 0, v0x55fc042c6000_0;  alias, 1 drivers
v0x55fc042bd4b0_0 .net "wr_data", 7 0, v0x55fc042c0e40_0;  alias, 1 drivers
v0x55fc042bd570_0 .net "wr_en", 0 0, v0x55fc042c0f00_0;  alias, 1 drivers
v0x55fc042bd630_0 .net "wr_en_prot", 0 0, L_0x55fc042de790;  1 drivers
L_0x55fc042de520 .reduce/nor v0x55fc042bcc90_0;
L_0x55fc042de6c0 .reduce/nor v0x55fc042bcf60_0;
L_0x55fc042de830 .arith/sum 10, v0x55fc042bd100_0, L_0x7f1deb6a6960;
L_0x55fc042de9f0 .functor MUXZ 10, v0x55fc042bd100_0, L_0x55fc042de830, L_0x55fc042de790, C4<>;
L_0x55fc042debb0 .array/port v0x55fc042bcbd0, L_0x55fc042dec50;
L_0x55fc042dec50 .concat [ 10 2 0 0], v0x55fc042bd100_0, L_0x7f1deb6a69a8;
L_0x55fc042dedd0 .functor MUXZ 8, L_0x55fc042debb0, v0x55fc042c0e40_0, L_0x55fc042de790, C4<>;
L_0x55fc042deec0 .arith/sum 10, v0x55fc042bd020_0, L_0x7f1deb6a69f0;
L_0x55fc042df000 .functor MUXZ 10, v0x55fc042bd020_0, L_0x55fc042deec0, L_0x55fc042de5c0, C4<>;
L_0x55fc042df190 .reduce/nor L_0x55fc042de790;
L_0x55fc042df320 .arith/sub 10, v0x55fc042bd100_0, v0x55fc042bd020_0;
L_0x55fc042df4c0 .cmp/eq 10, L_0x55fc042df320, L_0x7f1deb6a6a38;
L_0x55fc042df7b0 .reduce/nor L_0x55fc042de5c0;
L_0x55fc042df9a0 .arith/sub 10, v0x55fc042bd020_0, v0x55fc042bd100_0;
L_0x55fc042dfbc0 .cmp/eq 10, L_0x55fc042df9a0, L_0x7f1deb6a6a38;
L_0x55fc042dfda0 .array/port v0x55fc042bcbd0, L_0x55fc042dfed0;
L_0x55fc042dfed0 .concat [ 10 2 0 0], v0x55fc042bd020_0, L_0x7f1deb6a6a80;
S_0x55fc042c1bd0 .scope module, "ram0" "ram" 5 56, 14 3 0, S_0x55fc04262df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_0x55fc042c1db0 .param/l "ADDR_WIDTH" 0 14 5, +C4<00000000000000000000000000010001>;
L_0x55fc042512a0 .functor NOT 1, L_0x55fc042c74d0, C4<0>, C4<0>, C4<0>;
v0x55fc042c2b80_0 .net *"_ivl_0", 0 0, L_0x55fc042512a0;  1 drivers
L_0x7f1deb6a6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fc042c2c80_0 .net/2u *"_ivl_2", 0 0, L_0x7f1deb6a6180;  1 drivers
L_0x7f1deb6a61c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fc042c2d60_0 .net/2u *"_ivl_6", 7 0, L_0x7f1deb6a61c8;  1 drivers
v0x55fc042c2e20_0 .net "a_in", 16 0, L_0x55fc042c7860;  alias, 1 drivers
v0x55fc042c2ee0_0 .net "clk_in", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042c2f80_0 .net "d_in", 7 0, L_0x55fc042e16c0;  alias, 1 drivers
v0x55fc042c3020_0 .net "d_out", 7 0, L_0x55fc042c7390;  alias, 1 drivers
v0x55fc042c30e0_0 .net "en_in", 0 0, L_0x55fc042c7770;  alias, 1 drivers
v0x55fc042c31a0_0 .net "r_nw_in", 0 0, L_0x55fc042c74d0;  1 drivers
v0x55fc042c32f0_0 .net "ram_bram_dout", 7 0, L_0x55fc04260550;  1 drivers
v0x55fc042c33b0_0 .net "ram_bram_we", 0 0, L_0x55fc042c71b0;  1 drivers
L_0x55fc042c71b0 .functor MUXZ 1, L_0x7f1deb6a6180, L_0x55fc042512a0, L_0x55fc042c7770, C4<>;
L_0x55fc042c7390 .functor MUXZ 8, L_0x7f1deb6a61c8, L_0x55fc04260550, L_0x55fc042c7770, C4<>;
S_0x55fc042c1ef0 .scope module, "ram_bram" "single_port_ram_sync" 14 20, 2 62 0, S_0x55fc042c1bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_0x55fc042aa500 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x55fc042aa540 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x55fc04260550 .functor BUFZ 8, L_0x55fc042c6eb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fc042c2170_0 .net *"_ivl_0", 7 0, L_0x55fc042c6eb0;  1 drivers
v0x55fc042c2270_0 .net *"_ivl_2", 18 0, L_0x55fc042c6f50;  1 drivers
L_0x7f1deb6a6138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fc042c2350_0 .net *"_ivl_5", 1 0, L_0x7f1deb6a6138;  1 drivers
v0x55fc042c2410_0 .net "addr_a", 16 0, L_0x55fc042c7860;  alias, 1 drivers
v0x55fc042c24f0_0 .net "clk", 0 0, L_0x55fc042692e0;  alias, 1 drivers
v0x55fc042c25e0_0 .net "din_a", 7 0, L_0x55fc042e16c0;  alias, 1 drivers
v0x55fc042c26c0_0 .net "dout_a", 7 0, L_0x55fc04260550;  alias, 1 drivers
v0x55fc042c27a0_0 .var/i "i", 31 0;
v0x55fc042c2880_0 .var "q_addr_a", 16 0;
v0x55fc042c2960 .array "ram", 0 131071, 7 0;
v0x55fc042c2a20_0 .net "we", 0 0, L_0x55fc042c71b0;  alias, 1 drivers
L_0x55fc042c6eb0 .array/port v0x55fc042c2960, L_0x55fc042c6f50;
L_0x55fc042c6f50 .concat [ 17 2 0 0], v0x55fc042c2880_0, L_0x7f1deb6a6138;
    .scope S_0x55fc042426b0;
T_1 ;
    %wait E_0x55fc041db090;
    %load/vec4 v0x55fc042a92f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55fc042a8dd0_0;
    %load/vec4 v0x55fc04256d90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042a9230, 0, 4;
T_1.0 ;
    %load/vec4 v0x55fc04256d90_0;
    %assign/vec4 v0x55fc042a9070_0, 0;
    %load/vec4 v0x55fc042a8c30_0;
    %assign/vec4 v0x55fc042a9150_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fc04279c60;
T_2 ;
    %wait E_0x55fc041cbcf0;
    %load/vec4 v0x55fc042aa0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x55fc04282ba0;
    %jmp t_0;
    .scope S_0x55fc04282ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fc042a94f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55fc042a94f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55fc042a94f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042aa030, 0, 4;
    %load/vec4 v0x55fc042a94f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fc042a94f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55fc04279c60;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fc042a9f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55fc042aa1b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x55fc042aa290_0;
    %load/vec4 v0x55fc042aa1b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042aa030, 0, 4;
T_2.6 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fc042c1ef0;
T_3 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042c2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fc042c25e0_0;
    %load/vec4 v0x55fc042c2410_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042c2960, 0, 4;
T_3.0 ;
    %load/vec4 v0x55fc042c2410_0;
    %assign/vec4 v0x55fc042c2880_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fc042c1ef0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fc042c27a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55fc042c27a0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55fc042c27a0_0;
    %store/vec4a v0x55fc042c2960, 4, 0;
    %load/vec4 v0x55fc042c27a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fc042c27a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v0x55fc042c2960 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55fc04285060;
T_5 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042ace50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ad430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042ad270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042ad190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042ad350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042abf40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042acc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ac280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042ac0c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55fc042ac900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 7 66 "$display", "state: %d, res: %h, m_din: %h, work_addr: %d, cur_addr: %d", v0x55fc042acf10_0, v0x55fc042acc90_0, v0x55fc042ac5c0_0, v0x55fc042ad190_0, v0x55fc042ac0c0_0 {0 0 0};
    %load/vec4 v0x55fc042acf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x55fc042ac840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042abf40_0, 0;
    %load/vec4 v0x55fc042ad4f0_0;
    %assign/vec4 v0x55fc042ad430_0, 0;
    %load/vec4 v0x55fc042ac400_0;
    %assign/vec4 v0x55fc042ad270_0, 0;
    %load/vec4 v0x55fc042abe60_0;
    %assign/vec4 v0x55fc042ad190_0, 0;
    %load/vec4 v0x55fc042acff0_0;
    %assign/vec4 v0x55fc042ad350_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %load/vec4 v0x55fc042ad430_0;
    %assign/vec4 v0x55fc042ac280_0, 0;
    %load/vec4 v0x55fc042abe60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fc042ac0c0_0, 0;
    %load/vec4 v0x55fc042ad350_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ac280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
    %load/vec4 v0x55fc042abe60_0;
    %parti/s 2, 16, 6;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %load/vec4 v0x55fc042abe60_0;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %assign/vec4 v0x55fc042ac0c0_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x55fc042ad270_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042abf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ac280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %load/vec4 v0x55fc042ac5c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fc042acc90_0, 4, 5;
    %load/vec4 v0x55fc042ad190_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55fc042ac0c0_0, 0;
    %load/vec4 v0x55fc042ad350_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
T_5.14 ;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x55fc042ad270_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042abf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ac280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %load/vec4 v0x55fc042ac5c0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fc042acc90_0, 4, 5;
    %load/vec4 v0x55fc042ad190_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x55fc042ac0c0_0, 0;
    %load/vec4 v0x55fc042ad350_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
T_5.16 ;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042acf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042abf40_0, 0;
    %load/vec4 v0x55fc042ac5c0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fc042acc90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ac280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042ac1a0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fc04284ce0;
T_6 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042ae2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042ad9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042ad850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042ae440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ae510_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fc042adc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042ad770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042ae370_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55fc042ae030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55fc042ae100_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.6, 8;
    %load/vec4 v0x55fc042ad850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/0xz  T_6.4, 8;
    %vpi_call 6 74 "$display", "result: %h", v0x55fc042ae1d0_0 {0 0 0};
    %vpi_call 6 75 "$display", "ojbk" {0 0 0};
    %load/vec4 v0x55fc042ad850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x55fc042ad770_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fc042ad770_0, 0;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ad850_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fc042b0060;
T_7 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042b28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fc042b24a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fc042b2580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042b2110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042b23e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55fc042b1d10_0;
    %assign/vec4 v0x55fc042b24a0_0, 0;
    %load/vec4 v0x55fc042b1df0_0;
    %assign/vec4 v0x55fc042b2580_0, 0;
    %load/vec4 v0x55fc042b1b90_0;
    %assign/vec4 v0x55fc042b2110_0, 0;
    %load/vec4 v0x55fc042b1c50_0;
    %assign/vec4 v0x55fc042b23e0_0, 0;
    %load/vec4 v0x55fc042b1ab0_0;
    %load/vec4 v0x55fc042b2580_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042b2050, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fc042b3310;
T_8 ;
    %wait E_0x55fc042b3860;
    %load/vec4 v0x55fc042b48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fc042b46c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55fc042b45e0_0;
    %assign/vec4 v0x55fc042b46c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fc042b49b0;
T_9 ;
    %wait E_0x55fc042b3860;
    %load/vec4 v0x55fc042b60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55fc042b5fe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc042b5d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042b5b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042b5be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042b5cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042b5e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042b5f20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fc042b58d0_0;
    %assign/vec4 v0x55fc042b5fe0_0, 0;
    %load/vec4 v0x55fc042b5730_0;
    %assign/vec4 v0x55fc042b5d80_0, 0;
    %load/vec4 v0x55fc042b54c0_0;
    %assign/vec4 v0x55fc042b5b00_0, 0;
    %load/vec4 v0x55fc042b5590_0;
    %assign/vec4 v0x55fc042b5be0_0, 0;
    %load/vec4 v0x55fc042b5670_0;
    %assign/vec4 v0x55fc042b5cc0_0, 0;
    %load/vec4 v0x55fc042b5810_0;
    %assign/vec4 v0x55fc042b5e60_0, 0;
    %load/vec4 v0x55fc042b6270_0;
    %assign/vec4 v0x55fc042b5f20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fc042b49b0;
T_10 ;
    %wait E_0x55fc042b52b0;
    %load/vec4 v0x55fc042b5fe0_0;
    %store/vec4 v0x55fc042b58d0_0, 0, 5;
    %load/vec4 v0x55fc042b5b00_0;
    %store/vec4 v0x55fc042b54c0_0, 0, 8;
    %load/vec4 v0x55fc042b5be0_0;
    %store/vec4 v0x55fc042b5590_0, 0, 3;
    %load/vec4 v0x55fc042b5330_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x55fc042b5d80_0;
    %addi 1, 0, 4;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x55fc042b5d80_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x55fc042b5730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042b5670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042b5810_0, 0, 1;
    %load/vec4 v0x55fc042b5fe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x55fc042b5f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55fc042b58d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b5730_0, 0, 4;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x55fc042b5330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.12, 9;
    %load/vec4 v0x55fc042b5d80_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fc042b58d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b5730_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fc042b5590_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x55fc042b5330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.15, 9;
    %load/vec4 v0x55fc042b5d80_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %load/vec4 v0x55fc042b5f20_0;
    %load/vec4 v0x55fc042b5b00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fc042b54c0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b5730_0, 0, 4;
    %load/vec4 v0x55fc042b5be0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55fc042b58d0_0, 0, 5;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55fc042b5be0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc042b5590_0, 0, 3;
T_10.17 ;
T_10.13 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x55fc042b5330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.20, 9;
    %load/vec4 v0x55fc042b5d80_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x55fc042b5f20_0;
    %load/vec4 v0x55fc042b5b00_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55fc042b5810_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55fc042b58d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b5730_0, 0, 4;
T_10.18 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55fc042b5330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.23, 9;
    %load/vec4 v0x55fc042b5d80_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.21, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042b58d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042b5670_0, 0, 1;
T_10.21 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fc042b9100;
T_11 ;
    %wait E_0x55fc042b3860;
    %load/vec4 v0x55fc042ba7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55fc042ba570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc042ba210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042ba2f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042ba3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042ba650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ba710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042ba4b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55fc042b9fb0_0;
    %assign/vec4 v0x55fc042ba570_0, 0;
    %load/vec4 v0x55fc042b9c40_0;
    %assign/vec4 v0x55fc042ba210_0, 0;
    %load/vec4 v0x55fc042b9ce0_0;
    %assign/vec4 v0x55fc042ba2f0_0, 0;
    %load/vec4 v0x55fc042b9dc0_0;
    %assign/vec4 v0x55fc042ba3d0_0, 0;
    %load/vec4 v0x55fc042ba090_0;
    %assign/vec4 v0x55fc042ba650_0, 0;
    %load/vec4 v0x55fc042ba150_0;
    %assign/vec4 v0x55fc042ba710_0, 0;
    %load/vec4 v0x55fc042b9ef0_0;
    %assign/vec4 v0x55fc042ba4b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fc042b9100;
T_12 ;
    %wait E_0x55fc042b99e0;
    %load/vec4 v0x55fc042ba570_0;
    %store/vec4 v0x55fc042b9fb0_0, 0, 5;
    %load/vec4 v0x55fc042ba2f0_0;
    %store/vec4 v0x55fc042b9ce0_0, 0, 8;
    %load/vec4 v0x55fc042ba3d0_0;
    %store/vec4 v0x55fc042b9dc0_0, 0, 3;
    %load/vec4 v0x55fc042ba4b0_0;
    %store/vec4 v0x55fc042b9ef0_0, 0, 1;
    %load/vec4 v0x55fc042b9a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x55fc042ba210_0;
    %addi 1, 0, 4;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x55fc042ba210_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x55fc042b9c40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042ba150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042ba090_0, 0, 1;
    %load/vec4 v0x55fc042ba570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x55fc042baad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v0x55fc042ba710_0;
    %inv;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55fc042b9fb0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b9c40_0, 0, 4;
    %load/vec4 v0x55fc042ba930_0;
    %store/vec4 v0x55fc042b9ce0_0, 0, 8;
    %load/vec4 v0x55fc042ba930_0;
    %xnor/r;
    %store/vec4 v0x55fc042b9ef0_0, 0, 1;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042ba090_0, 0, 1;
    %load/vec4 v0x55fc042b9a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0x55fc042ba210_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fc042b9fb0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b9c40_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fc042b9dc0_0, 0, 3;
T_12.11 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x55fc042ba2f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55fc042ba090_0, 0, 1;
    %load/vec4 v0x55fc042b9a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v0x55fc042ba210_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x55fc042ba2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55fc042b9ce0_0, 0, 8;
    %load/vec4 v0x55fc042ba3d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc042b9dc0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b9c40_0, 0, 4;
    %load/vec4 v0x55fc042ba3d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.17, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55fc042b9fb0_0, 0, 5;
T_12.17 ;
T_12.14 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x55fc042ba4b0_0;
    %store/vec4 v0x55fc042ba090_0, 0, 1;
    %load/vec4 v0x55fc042b9a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.21, 9;
    %load/vec4 v0x55fc042ba210_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55fc042b9fb0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fc042b9c40_0, 0, 4;
T_12.19 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x55fc042b9a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.24, 9;
    %load/vec4 v0x55fc042ba210_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042b9fb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042ba150_0, 0, 1;
T_12.22 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55fc042b65f0;
T_13 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042b8d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042b8930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042b8a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042b85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042b8870_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55fc042b81a0_0;
    %assign/vec4 v0x55fc042b8930_0, 0;
    %load/vec4 v0x55fc042b8280_0;
    %assign/vec4 v0x55fc042b8a10_0, 0;
    %load/vec4 v0x55fc042b8020_0;
    %assign/vec4 v0x55fc042b85a0_0, 0;
    %load/vec4 v0x55fc042b80e0_0;
    %assign/vec4 v0x55fc042b8870_0, 0;
    %load/vec4 v0x55fc042b7f40_0;
    %load/vec4 v0x55fc042b8a10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042b84e0, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fc042bacb0;
T_14 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042bd410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fc042bd020_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fc042bd100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042bcc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042bcf60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55fc042bc890_0;
    %assign/vec4 v0x55fc042bd020_0, 0;
    %load/vec4 v0x55fc042bc970_0;
    %assign/vec4 v0x55fc042bd100_0, 0;
    %load/vec4 v0x55fc042bc710_0;
    %assign/vec4 v0x55fc042bcc90_0, 0;
    %load/vec4 v0x55fc042bc7d0_0;
    %assign/vec4 v0x55fc042bcf60_0, 0;
    %load/vec4 v0x55fc042bc630_0;
    %load/vec4 v0x55fc042bd100_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fc042bcbd0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55fc042b2d30;
T_15 ;
    %wait E_0x55fc042b3860;
    %load/vec4 v0x55fc042bdc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042bdae0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55fc042bd970_0;
    %assign/vec4 v0x55fc042bdae0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55fc042ae620;
T_16 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042c1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55fc042c0da0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc042c07a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55fc042c0960_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55fc042c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fc042c0880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042c0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042c0f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042c0cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042c0be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042c0b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fc042c04b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc042c0a40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55fc042bf720_0;
    %assign/vec4 v0x55fc042c0da0_0, 0;
    %load/vec4 v0x55fc042bf140_0;
    %assign/vec4 v0x55fc042c07a0_0, 0;
    %load/vec4 v0x55fc042bf300_0;
    %assign/vec4 v0x55fc042c0960_0, 0;
    %load/vec4 v0x55fc042bef80_0;
    %assign/vec4 v0x55fc042c03f0_0, 0;
    %load/vec4 v0x55fc042bf220_0;
    %assign/vec4 v0x55fc042c0880_0, 0;
    %load/vec4 v0x55fc042bf910_0;
    %assign/vec4 v0x55fc042c0e40_0, 0;
    %load/vec4 v0x55fc042bf9f0_0;
    %assign/vec4 v0x55fc042c0f00_0, 0;
    %load/vec4 v0x55fc042bf5a0_0;
    %assign/vec4 v0x55fc042c0cd0_0, 0;
    %load/vec4 v0x55fc042bf4c0_0;
    %assign/vec4 v0x55fc042c0be0_0, 0;
    %load/vec4 v0x55fc042bfc70_0;
    %assign/vec4 v0x55fc042c0b20_0, 0;
    %load/vec4 v0x55fc042bf060_0;
    %assign/vec4 v0x55fc042c04b0_0, 0;
    %load/vec4 v0x55fc042bf3e0_0;
    %assign/vec4 v0x55fc042c0a40_0, 0;
    %load/vec4 v0x55fc042bf660_0;
    %assign/vec4 v0x55fc042c0350_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fc042ae620;
T_17 ;
    %wait E_0x55fc042afff0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fc042bf3e0_0, 0, 8;
    %load/vec4 v0x55fc042bfc70_0;
    %load/vec4 v0x55fc042c01e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55fc042c0140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x55fc042bffa0_0;
    %store/vec4 v0x55fc042bf3e0_0, 0, 8;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x55fc042c04b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55fc042bf3e0_0, 0, 8;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x55fc042c04b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55fc042bf3e0_0, 0, 8;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x55fc042c04b0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55fc042bf3e0_0, 0, 8;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55fc042c04b0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55fc042bf3e0_0, 0, 8;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55fc042ae620;
T_18 ;
    %wait E_0x55fc0429f2a0;
    %load/vec4 v0x55fc042c0da0_0;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %load/vec4 v0x55fc042c07a0_0;
    %store/vec4 v0x55fc042bf140_0, 0, 3;
    %load/vec4 v0x55fc042c0960_0;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042c03f0_0;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %load/vec4 v0x55fc042c0880_0;
    %store/vec4 v0x55fc042bf220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042c1290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042c0070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042bf5a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fc042bf4c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042bf660_0, 0, 1;
    %load/vec4 v0x55fc042c0280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fc042bf220_0, 4, 1;
T_18.0 ;
    %load/vec4 v0x55fc042c0b20_0;
    %inv;
    %load/vec4 v0x55fc042bfc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55fc042c01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x55fc042c0140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v0x55fc042c18c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.11, 9;
    %load/vec4 v0x55fc042bfab0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0x55fc042bfab0_0;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
T_18.9 ;
    %vpi_call 8 252 "$write", "%c", v0x55fc042bfab0_0 {0 0 0};
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x55fc042c18c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
T_18.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf660_0, 0, 1;
    %vpi_call 8 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 8 262 "$finish" {0 0 0};
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x55fc042c0140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0x55fc042bfe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c0070_0, 0, 1;
T_18.16 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.20, 9;
    %load/vec4 v0x55fc042bfed0_0;
    %nor/r;
    %and;
T_18.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c1350_0;
    %store/vec4 v0x55fc042bf4c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf5a0_0, 0, 1;
T_18.18 ;
    %jmp T_18.15;
T_18.15 ;
    %pop/vec4 1;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55fc042c0da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %jmp T_18.34;
T_18.21 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c1350_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.37, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.38;
T_18.37 ;
    %load/vec4 v0x55fc042c1350_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_18.39, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
T_18.39 ;
T_18.38 ;
T_18.35 ;
    %jmp T_18.34;
T_18.22 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fc042bf140_0, 0, 3;
    %load/vec4 v0x55fc042c1350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_18.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_18.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_18.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_18.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_18.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.49, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_18.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_18.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_18.52, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fc042bf220_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.43 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.44 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.45 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.46 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.47 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.48 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.49 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.50 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.51 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
    %jmp T_18.54;
T_18.52 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
    %jmp T_18.54;
T_18.54 ;
    %pop/vec4 1;
T_18.41 ;
    %jmp T_18.34;
T_18.23 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c07a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc042bf140_0, 0, 3;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.57, 4;
    %load/vec4 v0x55fc042c1350_0;
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %jmp T_18.58;
T_18.57 ;
    %load/vec4 v0x55fc042c1350_0;
    %load/vec4 v0x55fc042c0960_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042bf300_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.59, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_18.60, 8;
T_18.59 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.60, 8;
 ; End of false expr.
    %blend;
T_18.60;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.58 ;
T_18.55 ;
    %jmp T_18.34;
T_18.24 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.61, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c0960_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042c1350_0;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
    %load/vec4 v0x55fc042bf300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.63, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.63 ;
T_18.61 ;
    %jmp T_18.34;
T_18.25 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.65, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c07a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc042bf140_0, 0, 3;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.67, 4;
    %load/vec4 v0x55fc042c1350_0;
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %jmp T_18.68;
T_18.67 ;
    %load/vec4 v0x55fc042c1350_0;
    %load/vec4 v0x55fc042c0960_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042bf300_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.69, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_18.70, 8;
T_18.69 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.70, 8;
 ; End of false expr.
    %blend;
T_18.70;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.68 ;
T_18.65 ;
    %jmp T_18.34;
T_18.26 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.71, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c0960_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042bfed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.73, 8;
    %load/vec4 v0x55fc042c1350_0;
    %store/vec4 v0x55fc042bf4c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf5a0_0, 0, 1;
T_18.73 ;
    %load/vec4 v0x55fc042bf300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.75, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.75 ;
T_18.71 ;
    %jmp T_18.34;
T_18.27 ;
    %load/vec4 v0x55fc042c18c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.77, 8;
    %load/vec4 v0x55fc042c0880_0;
    %pad/u 8;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.77 ;
    %jmp T_18.34;
T_18.28 ;
    %load/vec4 v0x55fc042c18c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.79, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.79 ;
    %jmp T_18.34;
T_18.29 ;
    %load/vec4 v0x55fc042c18c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.81, 8;
    %load/vec4 v0x55fc042c0960_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %ix/getv 4, v0x55fc042c03f0_0;
    %load/vec4a v0x55fc042bee30, 4;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
    %load/vec4 v0x55fc042c03f0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %load/vec4 v0x55fc042bf300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.83, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.83 ;
T_18.81 ;
    %jmp T_18.34;
T_18.30 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.85, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c07a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc042bf140_0, 0, 3;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.87, 4;
    %load/vec4 v0x55fc042c1350_0;
    %pad/u 17;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %jmp T_18.88;
T_18.87 ;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.89, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55fc042c1350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fc042c03f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %jmp T_18.90;
T_18.89 ;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.91, 4;
    %load/vec4 v0x55fc042c1350_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55fc042c03f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %jmp T_18.92;
T_18.91 ;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.93, 4;
    %load/vec4 v0x55fc042c1350_0;
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %jmp T_18.94;
T_18.93 ;
    %load/vec4 v0x55fc042c1350_0;
    %load/vec4 v0x55fc042c0960_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042bf300_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.95, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_18.96, 8;
T_18.95 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.96, 8;
 ; End of false expr.
    %blend;
T_18.96;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.94 ;
T_18.92 ;
T_18.90 ;
T_18.88 ;
T_18.85 ;
    %jmp T_18.34;
T_18.31 ;
    %load/vec4 v0x55fc042c0960_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.97, 8;
    %load/vec4 v0x55fc042c0960_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %jmp T_18.98;
T_18.97 ;
    %load/vec4 v0x55fc042c18c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.99, 8;
    %load/vec4 v0x55fc042c0960_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042c10d0_0;
    %store/vec4 v0x55fc042bf910_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042bf9f0_0, 0, 1;
    %load/vec4 v0x55fc042c03f0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %load/vec4 v0x55fc042bf300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.101, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.101 ;
T_18.99 ;
T_18.98 ;
    %jmp T_18.34;
T_18.32 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c07a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc042bf140_0, 0, 3;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.105, 4;
    %load/vec4 v0x55fc042c1350_0;
    %pad/u 17;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %jmp T_18.106;
T_18.105 ;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.107, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55fc042c1350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fc042c03f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %jmp T_18.108;
T_18.107 ;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.109, 4;
    %load/vec4 v0x55fc042c1350_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55fc042c03f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %jmp T_18.110;
T_18.109 ;
    %load/vec4 v0x55fc042c07a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.111, 4;
    %load/vec4 v0x55fc042c1350_0;
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %jmp T_18.112;
T_18.111 ;
    %load/vec4 v0x55fc042c1350_0;
    %load/vec4 v0x55fc042c0960_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042bf300_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.113, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_18.114, 8;
T_18.113 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.114, 8;
 ; End of false expr.
    %blend;
T_18.114;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.112 ;
T_18.110 ;
T_18.108 ;
T_18.106 ;
T_18.103 ;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x55fc042c16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.115, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1460_0, 0, 1;
    %load/vec4 v0x55fc042c0960_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55fc042bf300_0, 0, 17;
    %load/vec4 v0x55fc042c03f0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x55fc042bef80_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c1290_0, 0, 1;
    %load/vec4 v0x55fc042bf300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.117, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fc042bf720_0, 0, 5;
T_18.117 ;
T_18.115 ;
    %jmp T_18.34;
T_18.34 ;
    %pop/vec4 1;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55fc04262df0;
T_19 ;
    %wait E_0x55fc0416a3c0;
    %load/vec4 v0x55fc042c4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042c6000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc042c60a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc042c60a0_0, 0;
    %load/vec4 v0x55fc042c60a0_0;
    %assign/vec4 v0x55fc042c6000_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55fc04262df0;
T_20 ;
    %wait E_0x55fc0429f260;
    %load/vec4 v0x55fc042c5610_0;
    %assign/vec4 v0x55fc042c5d00_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55fc04282820;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042c61d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc042c6290_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x55fc042c61d0_0;
    %nor/r;
    %store/vec4 v0x55fc042c61d0_0, 0, 1;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc042c6290_0, 0, 1;
T_21.2 ;
    %delay 1000, 0;
    %load/vec4 v0x55fc042c61d0_0;
    %nor/r;
    %store/vec4 v0x55fc042c61d0_0, 0, 1;
    %jmp T_21.2;
    %vpi_call 4 25 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55fc04282820;
T_22 ;
    %vpi_call 4 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fc04282820 {0 0 0};
    %delay 300000, 0;
    %vpi_call 4 31 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/block_ram/block_ram.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/register.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/sim/testbench.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/riscv_top.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/cpu.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/memorycontroller.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/hci.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/fifo/fifo.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_baud_clk.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_rx.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_tx.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/ram.v";
