Command: vcs bus_arbiter.v glue.v master_bfm.v target_bfm.v tb.v ss.sva -sverilog \
+define+enable_blk_assertions +define+tb_sva +define+slv_fc +define+slv_doc -PP -assert \
enable_diag -cm assert -l compile.log
                         Chronologic VCS (TM)
              Version 7.2R16 -- Wed Apr 20 10:00:13 2005
               Copyright (c) 1991-2004 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

***** Warning: ACC/CLI capabilities have been enabled for the entire design.
      For faster performance enable module specific capability in pli.tab file
Parsing design file 'bus_arbiter.v'
Parsing design file 'glue.v'
Parsing design file 'master_bfm.v'
Parsing design file 'target_bfm.v'
Parsing design file 'tb.v'
Parsing design file 'ss.sva'
Top Level Modules:
       $root
       tb
No TimeScale specified
VCS Coverage Metrics Release 7.2R16 Copyright (c) 2003 by Synopsys, Inc.
Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling module $root
recompiling module master_bfm
recompiling module target_bfm
recompiling module tb
recompiling module ss_chk
All of 5 modules done
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc   -o ../simv  5NrI_d.o 5NrIB_d.o E1gK_1_d.o vnDO_1_d.o E0VK_1_d.o jUh1_1_d.o \
KqT2_1_d.o SIM_l.o   /remote/hlvrelease/vcs_support/7.2/Linux/vcs7.2R16/gui/virsim/linux/vcdplus/vcs7_2/libvirsim.a \
/remote/hlvrelease/vcs_support/7.2/Linux/vcs7.2R16/linux/lib/libcm_vcsd.a -L/remote/hlvrelease/vcs_support/7.2/Linux/vcs7.2R16/linux/lib \
-lBA     /remote/hlvrelease/vcs_support/7.2/Linux/vcs7.2R16/linux/lib/libvcsnew.so \
-ldl -lm  -lc -ldl    
../simv up to date
CPU time: 1.400 seconds to compile + .330 seconds to link
