|top_level
input[0] => ctrler:controller.inport1[0]
input[0] => ctrler:controller.inport2[0]
input[1] => ctrler:controller.inport1[1]
input[1] => ctrler:controller.inport2[1]
input[2] => ctrler:controller.inport1[2]
input[2] => ctrler:controller.inport2[2]
input[3] => ctrler:controller.inport1[3]
input[3] => ctrler:controller.inport2[3]
input[4] => ctrler:controller.inport1[4]
input[4] => ctrler:controller.inport2[4]
input[5] => ctrler:controller.inport1[5]
input[5] => ctrler:controller.inport2[5]
input[6] => ctrler:controller.inport1[6]
input[6] => ctrler:controller.inport2[6]
input[7] => ctrler:controller.inport1[7]
input[7] => ctrler:controller.inport2[7]
input[8] => ctrler:controller.inport1[8]
input[8] => ctrler:controller.inport2[8]
portSpec => en2.IN0
portSpec => en1.IN0
clk => ctrler:controller.clk
inen => en1.IN1
inen => en2.IN1
reset => ctrler:controller.rst
led0[0] <= decoder7seg:decoder0.output[0]
led0[1] <= decoder7seg:decoder0.output[1]
led0[2] <= decoder7seg:decoder0.output[2]
led0[3] <= decoder7seg:decoder0.output[3]
led0[4] <= decoder7seg:decoder0.output[4]
led0[5] <= decoder7seg:decoder0.output[5]
led0[6] <= decoder7seg:decoder0.output[6]
led1[0] <= decoder7seg:decoder1.output[0]
led1[1] <= decoder7seg:decoder1.output[1]
led1[2] <= decoder7seg:decoder1.output[2]
led1[3] <= decoder7seg:decoder1.output[3]
led1[4] <= decoder7seg:decoder1.output[4]
led1[5] <= decoder7seg:decoder1.output[5]
led1[6] <= decoder7seg:decoder1.output[6]
led2[0] <= decoder7seg:decoder2.output[0]
led2[1] <= decoder7seg:decoder2.output[1]
led2[2] <= decoder7seg:decoder2.output[2]
led2[3] <= decoder7seg:decoder2.output[3]
led2[4] <= decoder7seg:decoder2.output[4]
led2[5] <= decoder7seg:decoder2.output[5]
led2[6] <= decoder7seg:decoder2.output[6]
led3[0] <= decoder7seg:decoder3.output[0]
led3[1] <= decoder7seg:decoder3.output[1]
led3[2] <= decoder7seg:decoder3.output[2]
led3[3] <= decoder7seg:decoder3.output[3]
led3[4] <= decoder7seg:decoder3.output[4]
led3[5] <= decoder7seg:decoder3.output[5]
led3[6] <= decoder7seg:decoder3.output[6]
led4[0] <= decoder7seg:decoder4.output[0]
led4[1] <= decoder7seg:decoder4.output[1]
led4[2] <= decoder7seg:decoder4.output[2]
led4[3] <= decoder7seg:decoder4.output[3]
led4[4] <= decoder7seg:decoder4.output[4]
led4[5] <= decoder7seg:decoder4.output[5]
led4[6] <= decoder7seg:decoder4.output[6]
led5[0] <= decoder7seg:decoder5.output[0]
led5[1] <= decoder7seg:decoder5.output[1]
led5[2] <= decoder7seg:decoder5.output[2]
led5[3] <= decoder7seg:decoder5.output[3]
led5[4] <= decoder7seg:decoder5.output[4]
led5[5] <= decoder7seg:decoder5.output[5]
led5[6] <= decoder7seg:decoder5.output[6]
output[0] <= <GND>
output[1] <= <GND>
output[2] <= <GND>
output[3] <= <GND>
output[4] <= <GND>
output[5] <= <GND>
output[6] <= <GND>
output[7] <= <GND>
output[8] <= <GND>
output[9] <= <GND>
output[10] <= <GND>
output[11] <= <GND>
output[12] <= <GND>
output[13] <= <GND>
output[14] <= <GND>
output[15] <= <GND>
output[16] <= <GND>
output[17] <= <GND>
output[18] <= <GND>
output[19] <= <GND>
output[20] <= <GND>
output[21] <= <GND>
output[22] <= <GND>
output[23] <= <GND>
output[24] <= <GND>
output[25] <= <GND>
output[26] <= <GND>
output[27] <= <GND>
output[28] <= <GND>
output[29] <= <GND>
output[30] <= <GND>
output[31] <= <GND>


|top_level|ctrler:controller
clk => datapath:dp.clk
clk => state~4.DATAIN
rst => datapath:dp.rst
rst => state~6.DATAIN
en1 => datapath:dp.InPort0_en
en2 => datapath:dp.InPort1_en
OutPort[0] <= datapath:dp.OutPort[0]
OutPort[1] <= datapath:dp.OutPort[1]
OutPort[2] <= datapath:dp.OutPort[2]
OutPort[3] <= datapath:dp.OutPort[3]
OutPort[4] <= datapath:dp.OutPort[4]
OutPort[5] <= datapath:dp.OutPort[5]
OutPort[6] <= datapath:dp.OutPort[6]
OutPort[7] <= datapath:dp.OutPort[7]
OutPort[8] <= datapath:dp.OutPort[8]
OutPort[9] <= datapath:dp.OutPort[9]
OutPort[10] <= datapath:dp.OutPort[10]
OutPort[11] <= datapath:dp.OutPort[11]
OutPort[12] <= datapath:dp.OutPort[12]
OutPort[13] <= datapath:dp.OutPort[13]
OutPort[14] <= datapath:dp.OutPort[14]
OutPort[15] <= datapath:dp.OutPort[15]
OutPort[16] <= datapath:dp.OutPort[16]
OutPort[17] <= datapath:dp.OutPort[17]
OutPort[18] <= datapath:dp.OutPort[18]
OutPort[19] <= datapath:dp.OutPort[19]
OutPort[20] <= datapath:dp.OutPort[20]
OutPort[21] <= datapath:dp.OutPort[21]
OutPort[22] <= datapath:dp.OutPort[22]
OutPort[23] <= datapath:dp.OutPort[23]
OutPort[24] <= datapath:dp.OutPort[24]
OutPort[25] <= datapath:dp.OutPort[25]
OutPort[26] <= datapath:dp.OutPort[26]
OutPort[27] <= datapath:dp.OutPort[27]
OutPort[28] <= datapath:dp.OutPort[28]
OutPort[29] <= datapath:dp.OutPort[29]
OutPort[30] <= datapath:dp.OutPort[30]
OutPort[31] <= datapath:dp.OutPort[31]
inport1[0] => datapath:dp.InPort0_in[0]
inport1[1] => datapath:dp.InPort0_in[1]
inport1[2] => datapath:dp.InPort0_in[2]
inport1[3] => datapath:dp.InPort0_in[3]
inport1[4] => datapath:dp.InPort0_in[4]
inport1[5] => datapath:dp.InPort0_in[5]
inport1[6] => datapath:dp.InPort0_in[6]
inport1[7] => datapath:dp.InPort0_in[7]
inport1[8] => datapath:dp.InPort0_in[8]
inport1[9] => datapath:dp.InPort0_in[9]
inport1[10] => datapath:dp.InPort0_in[10]
inport1[11] => datapath:dp.InPort0_in[11]
inport1[12] => datapath:dp.InPort0_in[12]
inport1[13] => datapath:dp.InPort0_in[13]
inport1[14] => datapath:dp.InPort0_in[14]
inport1[15] => datapath:dp.InPort0_in[15]
inport1[16] => datapath:dp.InPort0_in[16]
inport1[17] => datapath:dp.InPort0_in[17]
inport1[18] => datapath:dp.InPort0_in[18]
inport1[19] => datapath:dp.InPort0_in[19]
inport1[20] => datapath:dp.InPort0_in[20]
inport1[21] => datapath:dp.InPort0_in[21]
inport1[22] => datapath:dp.InPort0_in[22]
inport1[23] => datapath:dp.InPort0_in[23]
inport1[24] => datapath:dp.InPort0_in[24]
inport1[25] => datapath:dp.InPort0_in[25]
inport1[26] => datapath:dp.InPort0_in[26]
inport1[27] => datapath:dp.InPort0_in[27]
inport1[28] => datapath:dp.InPort0_in[28]
inport1[29] => datapath:dp.InPort0_in[29]
inport1[30] => datapath:dp.InPort0_in[30]
inport1[31] => datapath:dp.InPort0_in[31]
inport2[0] => datapath:dp.InPort1_in[0]
inport2[1] => datapath:dp.InPort1_in[1]
inport2[2] => datapath:dp.InPort1_in[2]
inport2[3] => datapath:dp.InPort1_in[3]
inport2[4] => datapath:dp.InPort1_in[4]
inport2[5] => datapath:dp.InPort1_in[5]
inport2[6] => datapath:dp.InPort1_in[6]
inport2[7] => datapath:dp.InPort1_in[7]
inport2[8] => datapath:dp.InPort1_in[8]
inport2[9] => datapath:dp.InPort1_in[9]
inport2[10] => datapath:dp.InPort1_in[10]
inport2[11] => datapath:dp.InPort1_in[11]
inport2[12] => datapath:dp.InPort1_in[12]
inport2[13] => datapath:dp.InPort1_in[13]
inport2[14] => datapath:dp.InPort1_in[14]
inport2[15] => datapath:dp.InPort1_in[15]
inport2[16] => datapath:dp.InPort1_in[16]
inport2[17] => datapath:dp.InPort1_in[17]
inport2[18] => datapath:dp.InPort1_in[18]
inport2[19] => datapath:dp.InPort1_in[19]
inport2[20] => datapath:dp.InPort1_in[20]
inport2[21] => datapath:dp.InPort1_in[21]
inport2[22] => datapath:dp.InPort1_in[22]
inport2[23] => datapath:dp.InPort1_in[23]
inport2[24] => datapath:dp.InPort1_in[24]
inport2[25] => datapath:dp.InPort1_in[25]
inport2[26] => datapath:dp.InPort1_in[26]
inport2[27] => datapath:dp.InPort1_in[27]
inport2[28] => datapath:dp.InPort1_in[28]
inport2[29] => datapath:dp.InPort1_in[29]
inport2[30] => datapath:dp.InPort1_in[30]
inport2[31] => datapath:dp.InPort1_in[31]


|top_level|ctrler:controller|datapath:dp
PCWriteCond => PC_en.IN1
PCWrite => PC_en.IN1
IorD => genmux:PCmux.S
MemRead => Memory:Memmy.memRead
MemWrite => Memory:Memmy.memWrite
MemToReg => genmux:WRdataMux.S
IRWrite => reg:IR.en
JumpAndLink => registerfile:reggiefile.JumpAndLink
IsSigned => signextend:signextender.isSigned
ALUSrcA => genmux:input1mux.S
RegWrite => registerfile:reggiefile.wr_en
RegDst => genmux:WRregMux.S
HILO_clk => lo_wr.IN1
HILO_clk => hi_wr.IN1
PCSource[0] => genmux4:PCsourceMux.S[0]
PCSource[1] => genmux4:PCsourceMux.S[1]
ALUSrcB[0] => genmux4:input2mux.S[0]
ALUSrcB[1] => genmux4:input2mux.S[1]
ALUOp[0] => ALUcontroller:alucard.ALUOp[0]
ALUOp[1] => ALUcontroller:alucard.ALUOp[1]
InPort0_en => Memory:Memmy.InPort0_en
InPort1_en => Memory:Memmy.InPort1_en
InPort0_in[0] => Memory:Memmy.InPort0_in[0]
InPort0_in[1] => Memory:Memmy.InPort0_in[1]
InPort0_in[2] => Memory:Memmy.InPort0_in[2]
InPort0_in[3] => Memory:Memmy.InPort0_in[3]
InPort0_in[4] => Memory:Memmy.InPort0_in[4]
InPort0_in[5] => Memory:Memmy.InPort0_in[5]
InPort0_in[6] => Memory:Memmy.InPort0_in[6]
InPort0_in[7] => Memory:Memmy.InPort0_in[7]
InPort0_in[8] => Memory:Memmy.InPort0_in[8]
InPort0_in[9] => Memory:Memmy.InPort0_in[9]
InPort0_in[10] => Memory:Memmy.InPort0_in[10]
InPort0_in[11] => Memory:Memmy.InPort0_in[11]
InPort0_in[12] => Memory:Memmy.InPort0_in[12]
InPort0_in[13] => Memory:Memmy.InPort0_in[13]
InPort0_in[14] => Memory:Memmy.InPort0_in[14]
InPort0_in[15] => Memory:Memmy.InPort0_in[15]
InPort0_in[16] => Memory:Memmy.InPort0_in[16]
InPort0_in[17] => Memory:Memmy.InPort0_in[17]
InPort0_in[18] => Memory:Memmy.InPort0_in[18]
InPort0_in[19] => Memory:Memmy.InPort0_in[19]
InPort0_in[20] => Memory:Memmy.InPort0_in[20]
InPort0_in[21] => Memory:Memmy.InPort0_in[21]
InPort0_in[22] => Memory:Memmy.InPort0_in[22]
InPort0_in[23] => Memory:Memmy.InPort0_in[23]
InPort0_in[24] => Memory:Memmy.InPort0_in[24]
InPort0_in[25] => Memory:Memmy.InPort0_in[25]
InPort0_in[26] => Memory:Memmy.InPort0_in[26]
InPort0_in[27] => Memory:Memmy.InPort0_in[27]
InPort0_in[28] => Memory:Memmy.InPort0_in[28]
InPort0_in[29] => Memory:Memmy.InPort0_in[29]
InPort0_in[30] => Memory:Memmy.InPort0_in[30]
InPort0_in[31] => Memory:Memmy.InPort0_in[31]
InPort1_in[0] => Memory:Memmy.InPort1_in[0]
InPort1_in[1] => Memory:Memmy.InPort1_in[1]
InPort1_in[2] => Memory:Memmy.InPort1_in[2]
InPort1_in[3] => Memory:Memmy.InPort1_in[3]
InPort1_in[4] => Memory:Memmy.InPort1_in[4]
InPort1_in[5] => Memory:Memmy.InPort1_in[5]
InPort1_in[6] => Memory:Memmy.InPort1_in[6]
InPort1_in[7] => Memory:Memmy.InPort1_in[7]
InPort1_in[8] => Memory:Memmy.InPort1_in[8]
InPort1_in[9] => Memory:Memmy.InPort1_in[9]
InPort1_in[10] => Memory:Memmy.InPort1_in[10]
InPort1_in[11] => Memory:Memmy.InPort1_in[11]
InPort1_in[12] => Memory:Memmy.InPort1_in[12]
InPort1_in[13] => Memory:Memmy.InPort1_in[13]
InPort1_in[14] => Memory:Memmy.InPort1_in[14]
InPort1_in[15] => Memory:Memmy.InPort1_in[15]
InPort1_in[16] => Memory:Memmy.InPort1_in[16]
InPort1_in[17] => Memory:Memmy.InPort1_in[17]
InPort1_in[18] => Memory:Memmy.InPort1_in[18]
InPort1_in[19] => Memory:Memmy.InPort1_in[19]
InPort1_in[20] => Memory:Memmy.InPort1_in[20]
InPort1_in[21] => Memory:Memmy.InPort1_in[21]
InPort1_in[22] => Memory:Memmy.InPort1_in[22]
InPort1_in[23] => Memory:Memmy.InPort1_in[23]
InPort1_in[24] => Memory:Memmy.InPort1_in[24]
InPort1_in[25] => Memory:Memmy.InPort1_in[25]
InPort1_in[26] => Memory:Memmy.InPort1_in[26]
InPort1_in[27] => Memory:Memmy.InPort1_in[27]
InPort1_in[28] => Memory:Memmy.InPort1_in[28]
InPort1_in[29] => Memory:Memmy.InPort1_in[29]
InPort1_in[30] => Memory:Memmy.InPort1_in[30]
InPort1_in[31] => Memory:Memmy.InPort1_in[31]
clk => Memory:Memmy.clk
clk => reg:IR.clk
clk => reg:MDR.clk
clk => registerfile:reggiefile.clk
clk => reg:registerA.clk
clk => reg:registerB.clk
clk => reg:ALUoutReg.clk
clk => reg:LOReg.clk
clk => reg:HIReg.clk
rst => Memory:Memmy.rst
rst => reg:IR.rst
rst => reg:MDR.rst
rst => registerfile:reggiefile.rst
rst => reg:registerA.rst
rst => reg:ALUoutReg.rst
rst => reg:HIReg.rst
controllerIR[0] <= reg:IR.q[26]
controllerIR[1] <= reg:IR.q[27]
controllerIR[2] <= reg:IR.q[28]
controllerIR[3] <= reg:IR.q[29]
controllerIR[4] <= reg:IR.q[30]
controllerIR[5] <= reg:IR.q[31]
OutPort[0] <= Memory:Memmy.OutPort[0]
OutPort[1] <= Memory:Memmy.OutPort[1]
OutPort[2] <= Memory:Memmy.OutPort[2]
OutPort[3] <= Memory:Memmy.OutPort[3]
OutPort[4] <= Memory:Memmy.OutPort[4]
OutPort[5] <= Memory:Memmy.OutPort[5]
OutPort[6] <= Memory:Memmy.OutPort[6]
OutPort[7] <= Memory:Memmy.OutPort[7]
OutPort[8] <= Memory:Memmy.OutPort[8]
OutPort[9] <= Memory:Memmy.OutPort[9]
OutPort[10] <= Memory:Memmy.OutPort[10]
OutPort[11] <= Memory:Memmy.OutPort[11]
OutPort[12] <= Memory:Memmy.OutPort[12]
OutPort[13] <= Memory:Memmy.OutPort[13]
OutPort[14] <= Memory:Memmy.OutPort[14]
OutPort[15] <= Memory:Memmy.OutPort[15]
OutPort[16] <= Memory:Memmy.OutPort[16]
OutPort[17] <= Memory:Memmy.OutPort[17]
OutPort[18] <= Memory:Memmy.OutPort[18]
OutPort[19] <= Memory:Memmy.OutPort[19]
OutPort[20] <= Memory:Memmy.OutPort[20]
OutPort[21] <= Memory:Memmy.OutPort[21]
OutPort[22] <= Memory:Memmy.OutPort[22]
OutPort[23] <= Memory:Memmy.OutPort[23]
OutPort[24] <= Memory:Memmy.OutPort[24]
OutPort[25] <= Memory:Memmy.OutPort[25]
OutPort[26] <= Memory:Memmy.OutPort[26]
OutPort[27] <= Memory:Memmy.OutPort[27]
OutPort[28] <= Memory:Memmy.OutPort[28]
OutPort[29] <= Memory:Memmy.OutPort[29]
OutPort[30] <= Memory:Memmy.OutPort[30]
OutPort[31] <= Memory:Memmy.OutPort[31]


|top_level|ctrler:controller|datapath:dp|Memory:Memmy
baddr[0] => Equal0.IN31
baddr[0] => Equal1.IN16
baddr[0] => Equal2.IN31
baddr[0] => Equal3.IN17
baddr[0] => Equal4.IN31
baddr[0] => Equal5.IN17
baddr[0] => Equal6.IN31
baddr[0] => Equal7.IN18
baddr[0] => Equal8.IN31
baddr[0] => Equal9.IN16
baddr[0] => Equal10.IN31
baddr[0] => Equal11.IN17
baddr[0] => Equal12.IN31
baddr[0] => Equal13.IN16
baddr[0] => Equal14.IN31
baddr[0] => Equal15.IN17
baddr[0] => Equal16.IN31
baddr[0] => Equal17.IN17
baddr[0] => Equal18.IN31
baddr[0] => Equal19.IN18
baddr[1] => Equal0.IN30
baddr[1] => Equal1.IN31
baddr[1] => Equal2.IN16
baddr[1] => Equal3.IN16
baddr[1] => Equal4.IN30
baddr[1] => Equal5.IN31
baddr[1] => Equal6.IN17
baddr[1] => Equal7.IN17
baddr[1] => Equal8.IN30
baddr[1] => Equal9.IN31
baddr[1] => Equal10.IN16
baddr[1] => Equal11.IN16
baddr[1] => Equal12.IN30
baddr[1] => Equal13.IN31
baddr[1] => Equal14.IN16
baddr[1] => Equal15.IN16
baddr[1] => Equal16.IN30
baddr[1] => Equal17.IN31
baddr[1] => Equal18.IN17
baddr[1] => Equal19.IN17
baddr[2] => LARams:Rammy.address[0]
baddr[2] => Equal0.IN29
baddr[2] => Equal1.IN30
baddr[2] => Equal2.IN30
baddr[2] => Equal3.IN31
baddr[2] => Equal4.IN16
baddr[2] => Equal5.IN16
baddr[2] => Equal6.IN16
baddr[2] => Equal7.IN16
baddr[2] => Equal8.IN29
baddr[2] => Equal9.IN30
baddr[2] => Equal10.IN30
baddr[2] => Equal11.IN31
baddr[2] => Equal12.IN29
baddr[2] => Equal13.IN30
baddr[2] => Equal14.IN30
baddr[2] => Equal15.IN31
baddr[2] => Equal16.IN16
baddr[2] => Equal17.IN16
baddr[2] => Equal18.IN16
baddr[2] => Equal19.IN16
baddr[3] => LARams:Rammy.address[1]
baddr[3] => Equal0.IN28
baddr[3] => Equal1.IN29
baddr[3] => Equal2.IN29
baddr[3] => Equal3.IN30
baddr[3] => Equal4.IN29
baddr[3] => Equal5.IN30
baddr[3] => Equal6.IN30
baddr[3] => Equal7.IN31
baddr[3] => Equal8.IN28
baddr[3] => Equal9.IN29
baddr[3] => Equal10.IN29
baddr[3] => Equal11.IN30
baddr[3] => Equal12.IN28
baddr[3] => Equal13.IN29
baddr[3] => Equal14.IN29
baddr[3] => Equal15.IN30
baddr[3] => Equal16.IN29
baddr[3] => Equal17.IN30
baddr[3] => Equal18.IN30
baddr[3] => Equal19.IN31
baddr[4] => LARams:Rammy.address[2]
baddr[4] => Equal0.IN27
baddr[4] => Equal1.IN28
baddr[4] => Equal2.IN28
baddr[4] => Equal3.IN29
baddr[4] => Equal4.IN28
baddr[4] => Equal5.IN29
baddr[4] => Equal6.IN29
baddr[4] => Equal7.IN30
baddr[4] => Equal8.IN27
baddr[4] => Equal9.IN28
baddr[4] => Equal10.IN28
baddr[4] => Equal11.IN29
baddr[4] => Equal12.IN27
baddr[4] => Equal13.IN28
baddr[4] => Equal14.IN28
baddr[4] => Equal15.IN29
baddr[4] => Equal16.IN28
baddr[4] => Equal17.IN29
baddr[4] => Equal18.IN29
baddr[4] => Equal19.IN30
baddr[5] => LARams:Rammy.address[3]
baddr[5] => Equal0.IN26
baddr[5] => Equal1.IN27
baddr[5] => Equal2.IN27
baddr[5] => Equal3.IN28
baddr[5] => Equal4.IN27
baddr[5] => Equal5.IN28
baddr[5] => Equal6.IN28
baddr[5] => Equal7.IN29
baddr[5] => Equal8.IN26
baddr[5] => Equal9.IN27
baddr[5] => Equal10.IN27
baddr[5] => Equal11.IN28
baddr[5] => Equal12.IN26
baddr[5] => Equal13.IN27
baddr[5] => Equal14.IN27
baddr[5] => Equal15.IN28
baddr[5] => Equal16.IN27
baddr[5] => Equal17.IN28
baddr[5] => Equal18.IN28
baddr[5] => Equal19.IN29
baddr[6] => LARams:Rammy.address[4]
baddr[6] => Equal0.IN25
baddr[6] => Equal1.IN26
baddr[6] => Equal2.IN26
baddr[6] => Equal3.IN27
baddr[6] => Equal4.IN26
baddr[6] => Equal5.IN27
baddr[6] => Equal6.IN27
baddr[6] => Equal7.IN28
baddr[6] => Equal8.IN25
baddr[6] => Equal9.IN26
baddr[6] => Equal10.IN26
baddr[6] => Equal11.IN27
baddr[6] => Equal12.IN25
baddr[6] => Equal13.IN26
baddr[6] => Equal14.IN26
baddr[6] => Equal15.IN27
baddr[6] => Equal16.IN26
baddr[6] => Equal17.IN27
baddr[6] => Equal18.IN27
baddr[6] => Equal19.IN28
baddr[7] => LARams:Rammy.address[5]
baddr[7] => Equal0.IN24
baddr[7] => Equal1.IN25
baddr[7] => Equal2.IN25
baddr[7] => Equal3.IN26
baddr[7] => Equal4.IN25
baddr[7] => Equal5.IN26
baddr[7] => Equal6.IN26
baddr[7] => Equal7.IN27
baddr[7] => Equal8.IN24
baddr[7] => Equal9.IN25
baddr[7] => Equal10.IN25
baddr[7] => Equal11.IN26
baddr[7] => Equal12.IN24
baddr[7] => Equal13.IN25
baddr[7] => Equal14.IN25
baddr[7] => Equal15.IN26
baddr[7] => Equal16.IN25
baddr[7] => Equal17.IN26
baddr[7] => Equal18.IN26
baddr[7] => Equal19.IN27
baddr[8] => LARams:Rammy.address[6]
baddr[8] => Equal0.IN23
baddr[8] => Equal1.IN24
baddr[8] => Equal2.IN24
baddr[8] => Equal3.IN25
baddr[8] => Equal4.IN24
baddr[8] => Equal5.IN25
baddr[8] => Equal6.IN25
baddr[8] => Equal7.IN26
baddr[8] => Equal8.IN23
baddr[8] => Equal9.IN24
baddr[8] => Equal10.IN24
baddr[8] => Equal11.IN25
baddr[8] => Equal12.IN23
baddr[8] => Equal13.IN24
baddr[8] => Equal14.IN24
baddr[8] => Equal15.IN25
baddr[8] => Equal16.IN24
baddr[8] => Equal17.IN25
baddr[8] => Equal18.IN25
baddr[8] => Equal19.IN26
baddr[9] => LARams:Rammy.address[7]
baddr[9] => Equal0.IN22
baddr[9] => Equal1.IN23
baddr[9] => Equal2.IN23
baddr[9] => Equal3.IN24
baddr[9] => Equal4.IN23
baddr[9] => Equal5.IN24
baddr[9] => Equal6.IN24
baddr[9] => Equal7.IN25
baddr[9] => Equal8.IN22
baddr[9] => Equal9.IN23
baddr[9] => Equal10.IN23
baddr[9] => Equal11.IN24
baddr[9] => Equal12.IN22
baddr[9] => Equal13.IN23
baddr[9] => Equal14.IN23
baddr[9] => Equal15.IN24
baddr[9] => Equal16.IN23
baddr[9] => Equal17.IN24
baddr[9] => Equal18.IN24
baddr[9] => Equal19.IN25
baddr[10] => Equal0.IN21
baddr[10] => Equal1.IN22
baddr[10] => Equal2.IN22
baddr[10] => Equal3.IN23
baddr[10] => Equal4.IN22
baddr[10] => Equal5.IN23
baddr[10] => Equal6.IN23
baddr[10] => Equal7.IN24
baddr[10] => Equal8.IN21
baddr[10] => Equal9.IN22
baddr[10] => Equal10.IN22
baddr[10] => Equal11.IN23
baddr[10] => Equal12.IN21
baddr[10] => Equal13.IN22
baddr[10] => Equal14.IN22
baddr[10] => Equal15.IN23
baddr[10] => Equal16.IN22
baddr[10] => Equal17.IN23
baddr[10] => Equal18.IN23
baddr[10] => Equal19.IN24
baddr[11] => Equal0.IN20
baddr[11] => Equal1.IN21
baddr[11] => Equal2.IN21
baddr[11] => Equal3.IN22
baddr[11] => Equal4.IN21
baddr[11] => Equal5.IN22
baddr[11] => Equal6.IN22
baddr[11] => Equal7.IN23
baddr[11] => Equal8.IN20
baddr[11] => Equal9.IN21
baddr[11] => Equal10.IN21
baddr[11] => Equal11.IN22
baddr[11] => Equal12.IN20
baddr[11] => Equal13.IN21
baddr[11] => Equal14.IN21
baddr[11] => Equal15.IN22
baddr[11] => Equal16.IN21
baddr[11] => Equal17.IN22
baddr[11] => Equal18.IN22
baddr[11] => Equal19.IN23
baddr[12] => Equal0.IN19
baddr[12] => Equal1.IN20
baddr[12] => Equal2.IN20
baddr[12] => Equal3.IN21
baddr[12] => Equal4.IN20
baddr[12] => Equal5.IN21
baddr[12] => Equal6.IN21
baddr[12] => Equal7.IN22
baddr[12] => Equal8.IN19
baddr[12] => Equal9.IN20
baddr[12] => Equal10.IN20
baddr[12] => Equal11.IN21
baddr[12] => Equal12.IN19
baddr[12] => Equal13.IN20
baddr[12] => Equal14.IN20
baddr[12] => Equal15.IN21
baddr[12] => Equal16.IN20
baddr[12] => Equal17.IN21
baddr[12] => Equal18.IN21
baddr[12] => Equal19.IN22
baddr[13] => Equal0.IN18
baddr[13] => Equal1.IN19
baddr[13] => Equal2.IN19
baddr[13] => Equal3.IN20
baddr[13] => Equal4.IN19
baddr[13] => Equal5.IN20
baddr[13] => Equal6.IN20
baddr[13] => Equal7.IN21
baddr[13] => Equal8.IN18
baddr[13] => Equal9.IN19
baddr[13] => Equal10.IN19
baddr[13] => Equal11.IN20
baddr[13] => Equal12.IN18
baddr[13] => Equal13.IN19
baddr[13] => Equal14.IN19
baddr[13] => Equal15.IN20
baddr[13] => Equal16.IN19
baddr[13] => Equal17.IN20
baddr[13] => Equal18.IN20
baddr[13] => Equal19.IN21
baddr[14] => Equal0.IN17
baddr[14] => Equal1.IN18
baddr[14] => Equal2.IN18
baddr[14] => Equal3.IN19
baddr[14] => Equal4.IN18
baddr[14] => Equal5.IN19
baddr[14] => Equal6.IN19
baddr[14] => Equal7.IN20
baddr[14] => Equal8.IN17
baddr[14] => Equal9.IN18
baddr[14] => Equal10.IN18
baddr[14] => Equal11.IN19
baddr[14] => Equal12.IN17
baddr[14] => Equal13.IN18
baddr[14] => Equal14.IN18
baddr[14] => Equal15.IN19
baddr[14] => Equal16.IN18
baddr[14] => Equal17.IN19
baddr[14] => Equal18.IN19
baddr[14] => Equal19.IN20
baddr[15] => Equal0.IN16
baddr[15] => Equal1.IN17
baddr[15] => Equal2.IN17
baddr[15] => Equal3.IN18
baddr[15] => Equal4.IN17
baddr[15] => Equal5.IN18
baddr[15] => Equal6.IN18
baddr[15] => Equal7.IN19
baddr[15] => Equal8.IN16
baddr[15] => Equal9.IN17
baddr[15] => Equal10.IN17
baddr[15] => Equal11.IN18
baddr[15] => Equal12.IN16
baddr[15] => Equal13.IN17
baddr[15] => Equal14.IN17
baddr[15] => Equal15.IN18
baddr[15] => Equal16.IN17
baddr[15] => Equal17.IN18
baddr[15] => Equal18.IN18
baddr[15] => Equal19.IN19
baddr[16] => Equal0.IN15
baddr[16] => Equal1.IN15
baddr[16] => Equal2.IN15
baddr[16] => Equal3.IN15
baddr[16] => Equal4.IN15
baddr[16] => Equal5.IN15
baddr[16] => Equal6.IN15
baddr[16] => Equal7.IN15
baddr[16] => Equal8.IN15
baddr[16] => Equal9.IN15
baddr[16] => Equal10.IN15
baddr[16] => Equal11.IN15
baddr[16] => Equal12.IN15
baddr[16] => Equal13.IN15
baddr[16] => Equal14.IN15
baddr[16] => Equal15.IN15
baddr[16] => Equal16.IN15
baddr[16] => Equal17.IN15
baddr[16] => Equal18.IN15
baddr[16] => Equal19.IN15
baddr[17] => Equal0.IN14
baddr[17] => Equal1.IN14
baddr[17] => Equal2.IN14
baddr[17] => Equal3.IN14
baddr[17] => Equal4.IN14
baddr[17] => Equal5.IN14
baddr[17] => Equal6.IN14
baddr[17] => Equal7.IN14
baddr[17] => Equal8.IN14
baddr[17] => Equal9.IN14
baddr[17] => Equal10.IN14
baddr[17] => Equal11.IN14
baddr[17] => Equal12.IN14
baddr[17] => Equal13.IN14
baddr[17] => Equal14.IN14
baddr[17] => Equal15.IN14
baddr[17] => Equal16.IN14
baddr[17] => Equal17.IN14
baddr[17] => Equal18.IN14
baddr[17] => Equal19.IN14
baddr[18] => Equal0.IN13
baddr[18] => Equal1.IN13
baddr[18] => Equal2.IN13
baddr[18] => Equal3.IN13
baddr[18] => Equal4.IN13
baddr[18] => Equal5.IN13
baddr[18] => Equal6.IN13
baddr[18] => Equal7.IN13
baddr[18] => Equal8.IN13
baddr[18] => Equal9.IN13
baddr[18] => Equal10.IN13
baddr[18] => Equal11.IN13
baddr[18] => Equal12.IN13
baddr[18] => Equal13.IN13
baddr[18] => Equal14.IN13
baddr[18] => Equal15.IN13
baddr[18] => Equal16.IN13
baddr[18] => Equal17.IN13
baddr[18] => Equal18.IN13
baddr[18] => Equal19.IN13
baddr[19] => Equal0.IN12
baddr[19] => Equal1.IN12
baddr[19] => Equal2.IN12
baddr[19] => Equal3.IN12
baddr[19] => Equal4.IN12
baddr[19] => Equal5.IN12
baddr[19] => Equal6.IN12
baddr[19] => Equal7.IN12
baddr[19] => Equal8.IN12
baddr[19] => Equal9.IN12
baddr[19] => Equal10.IN12
baddr[19] => Equal11.IN12
baddr[19] => Equal12.IN12
baddr[19] => Equal13.IN12
baddr[19] => Equal14.IN12
baddr[19] => Equal15.IN12
baddr[19] => Equal16.IN12
baddr[19] => Equal17.IN12
baddr[19] => Equal18.IN12
baddr[19] => Equal19.IN12
baddr[20] => Equal0.IN11
baddr[20] => Equal1.IN11
baddr[20] => Equal2.IN11
baddr[20] => Equal3.IN11
baddr[20] => Equal4.IN11
baddr[20] => Equal5.IN11
baddr[20] => Equal6.IN11
baddr[20] => Equal7.IN11
baddr[20] => Equal8.IN11
baddr[20] => Equal9.IN11
baddr[20] => Equal10.IN11
baddr[20] => Equal11.IN11
baddr[20] => Equal12.IN11
baddr[20] => Equal13.IN11
baddr[20] => Equal14.IN11
baddr[20] => Equal15.IN11
baddr[20] => Equal16.IN11
baddr[20] => Equal17.IN11
baddr[20] => Equal18.IN11
baddr[20] => Equal19.IN11
baddr[21] => Equal0.IN10
baddr[21] => Equal1.IN10
baddr[21] => Equal2.IN10
baddr[21] => Equal3.IN10
baddr[21] => Equal4.IN10
baddr[21] => Equal5.IN10
baddr[21] => Equal6.IN10
baddr[21] => Equal7.IN10
baddr[21] => Equal8.IN10
baddr[21] => Equal9.IN10
baddr[21] => Equal10.IN10
baddr[21] => Equal11.IN10
baddr[21] => Equal12.IN10
baddr[21] => Equal13.IN10
baddr[21] => Equal14.IN10
baddr[21] => Equal15.IN10
baddr[21] => Equal16.IN10
baddr[21] => Equal17.IN10
baddr[21] => Equal18.IN10
baddr[21] => Equal19.IN10
baddr[22] => Equal0.IN9
baddr[22] => Equal1.IN9
baddr[22] => Equal2.IN9
baddr[22] => Equal3.IN9
baddr[22] => Equal4.IN9
baddr[22] => Equal5.IN9
baddr[22] => Equal6.IN9
baddr[22] => Equal7.IN9
baddr[22] => Equal8.IN9
baddr[22] => Equal9.IN9
baddr[22] => Equal10.IN9
baddr[22] => Equal11.IN9
baddr[22] => Equal12.IN9
baddr[22] => Equal13.IN9
baddr[22] => Equal14.IN9
baddr[22] => Equal15.IN9
baddr[22] => Equal16.IN9
baddr[22] => Equal17.IN9
baddr[22] => Equal18.IN9
baddr[22] => Equal19.IN9
baddr[23] => Equal0.IN8
baddr[23] => Equal1.IN8
baddr[23] => Equal2.IN8
baddr[23] => Equal3.IN8
baddr[23] => Equal4.IN8
baddr[23] => Equal5.IN8
baddr[23] => Equal6.IN8
baddr[23] => Equal7.IN8
baddr[23] => Equal8.IN8
baddr[23] => Equal9.IN8
baddr[23] => Equal10.IN8
baddr[23] => Equal11.IN8
baddr[23] => Equal12.IN8
baddr[23] => Equal13.IN8
baddr[23] => Equal14.IN8
baddr[23] => Equal15.IN8
baddr[23] => Equal16.IN8
baddr[23] => Equal17.IN8
baddr[23] => Equal18.IN8
baddr[23] => Equal19.IN8
baddr[24] => Equal0.IN7
baddr[24] => Equal1.IN7
baddr[24] => Equal2.IN7
baddr[24] => Equal3.IN7
baddr[24] => Equal4.IN7
baddr[24] => Equal5.IN7
baddr[24] => Equal6.IN7
baddr[24] => Equal7.IN7
baddr[24] => Equal8.IN7
baddr[24] => Equal9.IN7
baddr[24] => Equal10.IN7
baddr[24] => Equal11.IN7
baddr[24] => Equal12.IN7
baddr[24] => Equal13.IN7
baddr[24] => Equal14.IN7
baddr[24] => Equal15.IN7
baddr[24] => Equal16.IN7
baddr[24] => Equal17.IN7
baddr[24] => Equal18.IN7
baddr[24] => Equal19.IN7
baddr[25] => Equal0.IN6
baddr[25] => Equal1.IN6
baddr[25] => Equal2.IN6
baddr[25] => Equal3.IN6
baddr[25] => Equal4.IN6
baddr[25] => Equal5.IN6
baddr[25] => Equal6.IN6
baddr[25] => Equal7.IN6
baddr[25] => Equal8.IN6
baddr[25] => Equal9.IN6
baddr[25] => Equal10.IN6
baddr[25] => Equal11.IN6
baddr[25] => Equal12.IN6
baddr[25] => Equal13.IN6
baddr[25] => Equal14.IN6
baddr[25] => Equal15.IN6
baddr[25] => Equal16.IN6
baddr[25] => Equal17.IN6
baddr[25] => Equal18.IN6
baddr[25] => Equal19.IN6
baddr[26] => Equal0.IN5
baddr[26] => Equal1.IN5
baddr[26] => Equal2.IN5
baddr[26] => Equal3.IN5
baddr[26] => Equal4.IN5
baddr[26] => Equal5.IN5
baddr[26] => Equal6.IN5
baddr[26] => Equal7.IN5
baddr[26] => Equal8.IN5
baddr[26] => Equal9.IN5
baddr[26] => Equal10.IN5
baddr[26] => Equal11.IN5
baddr[26] => Equal12.IN5
baddr[26] => Equal13.IN5
baddr[26] => Equal14.IN5
baddr[26] => Equal15.IN5
baddr[26] => Equal16.IN5
baddr[26] => Equal17.IN5
baddr[26] => Equal18.IN5
baddr[26] => Equal19.IN5
baddr[27] => Equal0.IN4
baddr[27] => Equal1.IN4
baddr[27] => Equal2.IN4
baddr[27] => Equal3.IN4
baddr[27] => Equal4.IN4
baddr[27] => Equal5.IN4
baddr[27] => Equal6.IN4
baddr[27] => Equal7.IN4
baddr[27] => Equal8.IN4
baddr[27] => Equal9.IN4
baddr[27] => Equal10.IN4
baddr[27] => Equal11.IN4
baddr[27] => Equal12.IN4
baddr[27] => Equal13.IN4
baddr[27] => Equal14.IN4
baddr[27] => Equal15.IN4
baddr[27] => Equal16.IN4
baddr[27] => Equal17.IN4
baddr[27] => Equal18.IN4
baddr[27] => Equal19.IN4
baddr[28] => Equal0.IN3
baddr[28] => Equal1.IN3
baddr[28] => Equal2.IN3
baddr[28] => Equal3.IN3
baddr[28] => Equal4.IN3
baddr[28] => Equal5.IN3
baddr[28] => Equal6.IN3
baddr[28] => Equal7.IN3
baddr[28] => Equal8.IN3
baddr[28] => Equal9.IN3
baddr[28] => Equal10.IN3
baddr[28] => Equal11.IN3
baddr[28] => Equal12.IN3
baddr[28] => Equal13.IN3
baddr[28] => Equal14.IN3
baddr[28] => Equal15.IN3
baddr[28] => Equal16.IN3
baddr[28] => Equal17.IN3
baddr[28] => Equal18.IN3
baddr[28] => Equal19.IN3
baddr[29] => Equal0.IN2
baddr[29] => Equal1.IN2
baddr[29] => Equal2.IN2
baddr[29] => Equal3.IN2
baddr[29] => Equal4.IN2
baddr[29] => Equal5.IN2
baddr[29] => Equal6.IN2
baddr[29] => Equal7.IN2
baddr[29] => Equal8.IN2
baddr[29] => Equal9.IN2
baddr[29] => Equal10.IN2
baddr[29] => Equal11.IN2
baddr[29] => Equal12.IN2
baddr[29] => Equal13.IN2
baddr[29] => Equal14.IN2
baddr[29] => Equal15.IN2
baddr[29] => Equal16.IN2
baddr[29] => Equal17.IN2
baddr[29] => Equal18.IN2
baddr[29] => Equal19.IN2
baddr[30] => Equal0.IN1
baddr[30] => Equal1.IN1
baddr[30] => Equal2.IN1
baddr[30] => Equal3.IN1
baddr[30] => Equal4.IN1
baddr[30] => Equal5.IN1
baddr[30] => Equal6.IN1
baddr[30] => Equal7.IN1
baddr[30] => Equal8.IN1
baddr[30] => Equal9.IN1
baddr[30] => Equal10.IN1
baddr[30] => Equal11.IN1
baddr[30] => Equal12.IN1
baddr[30] => Equal13.IN1
baddr[30] => Equal14.IN1
baddr[30] => Equal15.IN1
baddr[30] => Equal16.IN1
baddr[30] => Equal17.IN1
baddr[30] => Equal18.IN1
baddr[30] => Equal19.IN1
baddr[31] => Equal0.IN0
baddr[31] => Equal1.IN0
baddr[31] => Equal2.IN0
baddr[31] => Equal3.IN0
baddr[31] => Equal4.IN0
baddr[31] => Equal5.IN0
baddr[31] => Equal6.IN0
baddr[31] => Equal7.IN0
baddr[31] => Equal8.IN0
baddr[31] => Equal9.IN0
baddr[31] => Equal10.IN0
baddr[31] => Equal11.IN0
baddr[31] => Equal12.IN0
baddr[31] => Equal13.IN0
baddr[31] => Equal14.IN0
baddr[31] => Equal15.IN0
baddr[31] => Equal16.IN0
baddr[31] => Equal17.IN0
baddr[31] => Equal18.IN0
baddr[31] => Equal19.IN0
dataIn[0] => reg:Outputport.d[0]
dataIn[0] => LARams:Rammy.data[0]
dataIn[1] => reg:Outputport.d[1]
dataIn[1] => LARams:Rammy.data[1]
dataIn[2] => reg:Outputport.d[2]
dataIn[2] => LARams:Rammy.data[2]
dataIn[3] => reg:Outputport.d[3]
dataIn[3] => LARams:Rammy.data[3]
dataIn[4] => reg:Outputport.d[4]
dataIn[4] => LARams:Rammy.data[4]
dataIn[5] => reg:Outputport.d[5]
dataIn[5] => LARams:Rammy.data[5]
dataIn[6] => reg:Outputport.d[6]
dataIn[6] => LARams:Rammy.data[6]
dataIn[7] => reg:Outputport.d[7]
dataIn[7] => LARams:Rammy.data[7]
dataIn[8] => reg:Outputport.d[8]
dataIn[8] => LARams:Rammy.data[8]
dataIn[9] => reg:Outputport.d[9]
dataIn[9] => LARams:Rammy.data[9]
dataIn[10] => reg:Outputport.d[10]
dataIn[10] => LARams:Rammy.data[10]
dataIn[11] => reg:Outputport.d[11]
dataIn[11] => LARams:Rammy.data[11]
dataIn[12] => reg:Outputport.d[12]
dataIn[12] => LARams:Rammy.data[12]
dataIn[13] => reg:Outputport.d[13]
dataIn[13] => LARams:Rammy.data[13]
dataIn[14] => reg:Outputport.d[14]
dataIn[14] => LARams:Rammy.data[14]
dataIn[15] => reg:Outputport.d[15]
dataIn[15] => LARams:Rammy.data[15]
dataIn[16] => reg:Outputport.d[16]
dataIn[16] => LARams:Rammy.data[16]
dataIn[17] => reg:Outputport.d[17]
dataIn[17] => LARams:Rammy.data[17]
dataIn[18] => reg:Outputport.d[18]
dataIn[18] => LARams:Rammy.data[18]
dataIn[19] => reg:Outputport.d[19]
dataIn[19] => LARams:Rammy.data[19]
dataIn[20] => reg:Outputport.d[20]
dataIn[20] => LARams:Rammy.data[20]
dataIn[21] => reg:Outputport.d[21]
dataIn[21] => LARams:Rammy.data[21]
dataIn[22] => reg:Outputport.d[22]
dataIn[22] => LARams:Rammy.data[22]
dataIn[23] => reg:Outputport.d[23]
dataIn[23] => LARams:Rammy.data[23]
dataIn[24] => reg:Outputport.d[24]
dataIn[24] => LARams:Rammy.data[24]
dataIn[25] => reg:Outputport.d[25]
dataIn[25] => LARams:Rammy.data[25]
dataIn[26] => reg:Outputport.d[26]
dataIn[26] => LARams:Rammy.data[26]
dataIn[27] => reg:Outputport.d[27]
dataIn[27] => LARams:Rammy.data[27]
dataIn[28] => reg:Outputport.d[28]
dataIn[28] => LARams:Rammy.data[28]
dataIn[29] => reg:Outputport.d[29]
dataIn[29] => LARams:Rammy.data[29]
dataIn[30] => reg:Outputport.d[30]
dataIn[30] => LARams:Rammy.data[30]
dataIn[31] => reg:Outputport.d[31]
dataIn[31] => LARams:Rammy.data[31]
memRead => legal_write.IN0
memWrite => latch_outport.IN1
memWrite => legal_write.IN1
clk => reg:Outputport.clk
clk => LARams:Rammy.clock
rst => ~NO_FANOUT~
InPort0_en => bus_latch:Inport0.en
InPort1_en => bus_latch:Inport1.en
InPort0_in[0] => bus_latch:Inport0.d[0]
InPort0_in[1] => bus_latch:Inport0.d[1]
InPort0_in[2] => bus_latch:Inport0.d[2]
InPort0_in[3] => bus_latch:Inport0.d[3]
InPort0_in[4] => bus_latch:Inport0.d[4]
InPort0_in[5] => bus_latch:Inport0.d[5]
InPort0_in[6] => bus_latch:Inport0.d[6]
InPort0_in[7] => bus_latch:Inport0.d[7]
InPort0_in[8] => bus_latch:Inport0.d[8]
InPort0_in[9] => bus_latch:Inport0.d[9]
InPort0_in[10] => bus_latch:Inport0.d[10]
InPort0_in[11] => bus_latch:Inport0.d[11]
InPort0_in[12] => bus_latch:Inport0.d[12]
InPort0_in[13] => bus_latch:Inport0.d[13]
InPort0_in[14] => bus_latch:Inport0.d[14]
InPort0_in[15] => bus_latch:Inport0.d[15]
InPort0_in[16] => bus_latch:Inport0.d[16]
InPort0_in[17] => bus_latch:Inport0.d[17]
InPort0_in[18] => bus_latch:Inport0.d[18]
InPort0_in[19] => bus_latch:Inport0.d[19]
InPort0_in[20] => bus_latch:Inport0.d[20]
InPort0_in[21] => bus_latch:Inport0.d[21]
InPort0_in[22] => bus_latch:Inport0.d[22]
InPort0_in[23] => bus_latch:Inport0.d[23]
InPort0_in[24] => bus_latch:Inport0.d[24]
InPort0_in[25] => bus_latch:Inport0.d[25]
InPort0_in[26] => bus_latch:Inport0.d[26]
InPort0_in[27] => bus_latch:Inport0.d[27]
InPort0_in[28] => bus_latch:Inport0.d[28]
InPort0_in[29] => bus_latch:Inport0.d[29]
InPort0_in[30] => bus_latch:Inport0.d[30]
InPort0_in[31] => bus_latch:Inport0.d[31]
InPort1_in[0] => bus_latch:Inport1.d[0]
InPort1_in[1] => bus_latch:Inport1.d[1]
InPort1_in[2] => bus_latch:Inport1.d[2]
InPort1_in[3] => bus_latch:Inport1.d[3]
InPort1_in[4] => bus_latch:Inport1.d[4]
InPort1_in[5] => bus_latch:Inport1.d[5]
InPort1_in[6] => bus_latch:Inport1.d[6]
InPort1_in[7] => bus_latch:Inport1.d[7]
InPort1_in[8] => bus_latch:Inport1.d[8]
InPort1_in[9] => bus_latch:Inport1.d[9]
InPort1_in[10] => bus_latch:Inport1.d[10]
InPort1_in[11] => bus_latch:Inport1.d[11]
InPort1_in[12] => bus_latch:Inport1.d[12]
InPort1_in[13] => bus_latch:Inport1.d[13]
InPort1_in[14] => bus_latch:Inport1.d[14]
InPort1_in[15] => bus_latch:Inport1.d[15]
InPort1_in[16] => bus_latch:Inport1.d[16]
InPort1_in[17] => bus_latch:Inport1.d[17]
InPort1_in[18] => bus_latch:Inport1.d[18]
InPort1_in[19] => bus_latch:Inport1.d[19]
InPort1_in[20] => bus_latch:Inport1.d[20]
InPort1_in[21] => bus_latch:Inport1.d[21]
InPort1_in[22] => bus_latch:Inport1.d[22]
InPort1_in[23] => bus_latch:Inport1.d[23]
InPort1_in[24] => bus_latch:Inport1.d[24]
InPort1_in[25] => bus_latch:Inport1.d[25]
InPort1_in[26] => bus_latch:Inport1.d[26]
InPort1_in[27] => bus_latch:Inport1.d[27]
InPort1_in[28] => bus_latch:Inport1.d[28]
InPort1_in[29] => bus_latch:Inport1.d[29]
InPort1_in[30] => bus_latch:Inport1.d[30]
InPort1_in[31] => bus_latch:Inport1.d[31]
OutPort[0] <= reg:Outputport.q[0]
OutPort[1] <= reg:Outputport.q[1]
OutPort[2] <= reg:Outputport.q[2]
OutPort[3] <= reg:Outputport.q[3]
OutPort[4] <= reg:Outputport.q[4]
OutPort[5] <= reg:Outputport.q[5]
OutPort[6] <= reg:Outputport.q[6]
OutPort[7] <= reg:Outputport.q[7]
OutPort[8] <= reg:Outputport.q[8]
OutPort[9] <= reg:Outputport.q[9]
OutPort[10] <= reg:Outputport.q[10]
OutPort[11] <= reg:Outputport.q[11]
OutPort[12] <= reg:Outputport.q[12]
OutPort[13] <= reg:Outputport.q[13]
OutPort[14] <= reg:Outputport.q[14]
OutPort[15] <= reg:Outputport.q[15]
OutPort[16] <= reg:Outputport.q[16]
OutPort[17] <= reg:Outputport.q[17]
OutPort[18] <= reg:Outputport.q[18]
OutPort[19] <= reg:Outputport.q[19]
OutPort[20] <= reg:Outputport.q[20]
OutPort[21] <= reg:Outputport.q[21]
OutPort[22] <= reg:Outputport.q[22]
OutPort[23] <= reg:Outputport.q[23]
OutPort[24] <= reg:Outputport.q[24]
OutPort[25] <= reg:Outputport.q[25]
OutPort[26] <= reg:Outputport.q[26]
OutPort[27] <= reg:Outputport.q[27]
OutPort[28] <= reg:Outputport.q[28]
OutPort[29] <= reg:Outputport.q[29]
OutPort[30] <= reg:Outputport.q[30]
OutPort[31] <= reg:Outputport.q[31]
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].LATCH_ENABLE
en => DATA[1].LATCH_ENABLE
en => DATA[2].LATCH_ENABLE
en => DATA[3].LATCH_ENABLE
en => DATA[4].LATCH_ENABLE
en => DATA[5].LATCH_ENABLE
en => DATA[6].LATCH_ENABLE
en => DATA[7].LATCH_ENABLE
en => DATA[8].LATCH_ENABLE
en => DATA[9].LATCH_ENABLE
en => DATA[10].LATCH_ENABLE
en => DATA[11].LATCH_ENABLE
en => DATA[12].LATCH_ENABLE
en => DATA[13].LATCH_ENABLE
en => DATA[14].LATCH_ENABLE
en => DATA[15].LATCH_ENABLE
en => DATA[16].LATCH_ENABLE
en => DATA[17].LATCH_ENABLE
en => DATA[18].LATCH_ENABLE
en => DATA[19].LATCH_ENABLE
en => DATA[20].LATCH_ENABLE
en => DATA[21].LATCH_ENABLE
en => DATA[22].LATCH_ENABLE
en => DATA[23].LATCH_ENABLE
en => DATA[24].LATCH_ENABLE
en => DATA[25].LATCH_ENABLE
en => DATA[26].LATCH_ENABLE
en => DATA[27].LATCH_ENABLE
en => DATA[28].LATCH_ENABLE
en => DATA[29].LATCH_ENABLE
en => DATA[30].LATCH_ENABLE
en => DATA[31].LATCH_ENABLE
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport1
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].LATCH_ENABLE
en => DATA[1].LATCH_ENABLE
en => DATA[2].LATCH_ENABLE
en => DATA[3].LATCH_ENABLE
en => DATA[4].LATCH_ENABLE
en => DATA[5].LATCH_ENABLE
en => DATA[6].LATCH_ENABLE
en => DATA[7].LATCH_ENABLE
en => DATA[8].LATCH_ENABLE
en => DATA[9].LATCH_ENABLE
en => DATA[10].LATCH_ENABLE
en => DATA[11].LATCH_ENABLE
en => DATA[12].LATCH_ENABLE
en => DATA[13].LATCH_ENABLE
en => DATA[14].LATCH_ENABLE
en => DATA[15].LATCH_ENABLE
en => DATA[16].LATCH_ENABLE
en => DATA[17].LATCH_ENABLE
en => DATA[18].LATCH_ENABLE
en => DATA[19].LATCH_ENABLE
en => DATA[20].LATCH_ENABLE
en => DATA[21].LATCH_ENABLE
en => DATA[22].LATCH_ENABLE
en => DATA[23].LATCH_ENABLE
en => DATA[24].LATCH_ENABLE
en => DATA[25].LATCH_ENABLE
en => DATA[26].LATCH_ENABLE
en => DATA[27].LATCH_ENABLE
en => DATA[28].LATCH_ENABLE
en => DATA[29].LATCH_ENABLE
en => DATA[30].LATCH_ENABLE
en => DATA[31].LATCH_ENABLE
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|Memory:Memmy|reg:Outputport
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|Memory:Memmy|LARams:Rammy
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|top_level|ctrler:controller|datapath:dp|Memory:Memmy|LARams:Rammy|altsyncram:altsyncram_component
wren_a => altsyncram_f2r3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f2r3:auto_generated.data_a[0]
data_a[1] => altsyncram_f2r3:auto_generated.data_a[1]
data_a[2] => altsyncram_f2r3:auto_generated.data_a[2]
data_a[3] => altsyncram_f2r3:auto_generated.data_a[3]
data_a[4] => altsyncram_f2r3:auto_generated.data_a[4]
data_a[5] => altsyncram_f2r3:auto_generated.data_a[5]
data_a[6] => altsyncram_f2r3:auto_generated.data_a[6]
data_a[7] => altsyncram_f2r3:auto_generated.data_a[7]
data_a[8] => altsyncram_f2r3:auto_generated.data_a[8]
data_a[9] => altsyncram_f2r3:auto_generated.data_a[9]
data_a[10] => altsyncram_f2r3:auto_generated.data_a[10]
data_a[11] => altsyncram_f2r3:auto_generated.data_a[11]
data_a[12] => altsyncram_f2r3:auto_generated.data_a[12]
data_a[13] => altsyncram_f2r3:auto_generated.data_a[13]
data_a[14] => altsyncram_f2r3:auto_generated.data_a[14]
data_a[15] => altsyncram_f2r3:auto_generated.data_a[15]
data_a[16] => altsyncram_f2r3:auto_generated.data_a[16]
data_a[17] => altsyncram_f2r3:auto_generated.data_a[17]
data_a[18] => altsyncram_f2r3:auto_generated.data_a[18]
data_a[19] => altsyncram_f2r3:auto_generated.data_a[19]
data_a[20] => altsyncram_f2r3:auto_generated.data_a[20]
data_a[21] => altsyncram_f2r3:auto_generated.data_a[21]
data_a[22] => altsyncram_f2r3:auto_generated.data_a[22]
data_a[23] => altsyncram_f2r3:auto_generated.data_a[23]
data_a[24] => altsyncram_f2r3:auto_generated.data_a[24]
data_a[25] => altsyncram_f2r3:auto_generated.data_a[25]
data_a[26] => altsyncram_f2r3:auto_generated.data_a[26]
data_a[27] => altsyncram_f2r3:auto_generated.data_a[27]
data_a[28] => altsyncram_f2r3:auto_generated.data_a[28]
data_a[29] => altsyncram_f2r3:auto_generated.data_a[29]
data_a[30] => altsyncram_f2r3:auto_generated.data_a[30]
data_a[31] => altsyncram_f2r3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f2r3:auto_generated.address_a[0]
address_a[1] => altsyncram_f2r3:auto_generated.address_a[1]
address_a[2] => altsyncram_f2r3:auto_generated.address_a[2]
address_a[3] => altsyncram_f2r3:auto_generated.address_a[3]
address_a[4] => altsyncram_f2r3:auto_generated.address_a[4]
address_a[5] => altsyncram_f2r3:auto_generated.address_a[5]
address_a[6] => altsyncram_f2r3:auto_generated.address_a[6]
address_a[7] => altsyncram_f2r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f2r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f2r3:auto_generated.q_a[0]
q_a[1] <= altsyncram_f2r3:auto_generated.q_a[1]
q_a[2] <= altsyncram_f2r3:auto_generated.q_a[2]
q_a[3] <= altsyncram_f2r3:auto_generated.q_a[3]
q_a[4] <= altsyncram_f2r3:auto_generated.q_a[4]
q_a[5] <= altsyncram_f2r3:auto_generated.q_a[5]
q_a[6] <= altsyncram_f2r3:auto_generated.q_a[6]
q_a[7] <= altsyncram_f2r3:auto_generated.q_a[7]
q_a[8] <= altsyncram_f2r3:auto_generated.q_a[8]
q_a[9] <= altsyncram_f2r3:auto_generated.q_a[9]
q_a[10] <= altsyncram_f2r3:auto_generated.q_a[10]
q_a[11] <= altsyncram_f2r3:auto_generated.q_a[11]
q_a[12] <= altsyncram_f2r3:auto_generated.q_a[12]
q_a[13] <= altsyncram_f2r3:auto_generated.q_a[13]
q_a[14] <= altsyncram_f2r3:auto_generated.q_a[14]
q_a[15] <= altsyncram_f2r3:auto_generated.q_a[15]
q_a[16] <= altsyncram_f2r3:auto_generated.q_a[16]
q_a[17] <= altsyncram_f2r3:auto_generated.q_a[17]
q_a[18] <= altsyncram_f2r3:auto_generated.q_a[18]
q_a[19] <= altsyncram_f2r3:auto_generated.q_a[19]
q_a[20] <= altsyncram_f2r3:auto_generated.q_a[20]
q_a[21] <= altsyncram_f2r3:auto_generated.q_a[21]
q_a[22] <= altsyncram_f2r3:auto_generated.q_a[22]
q_a[23] <= altsyncram_f2r3:auto_generated.q_a[23]
q_a[24] <= altsyncram_f2r3:auto_generated.q_a[24]
q_a[25] <= altsyncram_f2r3:auto_generated.q_a[25]
q_a[26] <= altsyncram_f2r3:auto_generated.q_a[26]
q_a[27] <= altsyncram_f2r3:auto_generated.q_a[27]
q_a[28] <= altsyncram_f2r3:auto_generated.q_a[28]
q_a[29] <= altsyncram_f2r3:auto_generated.q_a[29]
q_a[30] <= altsyncram_f2r3:auto_generated.q_a[30]
q_a[31] <= altsyncram_f2r3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|ctrler:controller|datapath:dp|Memory:Memmy|LARams:Rammy|altsyncram:altsyncram_component|altsyncram_f2r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top_level|ctrler:controller|datapath:dp|bus_latch:PClatch
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].LATCH_ENABLE
en => DATA[1].LATCH_ENABLE
en => DATA[2].LATCH_ENABLE
en => DATA[3].LATCH_ENABLE
en => DATA[4].LATCH_ENABLE
en => DATA[5].LATCH_ENABLE
en => DATA[6].LATCH_ENABLE
en => DATA[7].LATCH_ENABLE
en => DATA[8].LATCH_ENABLE
en => DATA[9].LATCH_ENABLE
en => DATA[10].LATCH_ENABLE
en => DATA[11].LATCH_ENABLE
en => DATA[12].LATCH_ENABLE
en => DATA[13].LATCH_ENABLE
en => DATA[14].LATCH_ENABLE
en => DATA[15].LATCH_ENABLE
en => DATA[16].LATCH_ENABLE
en => DATA[17].LATCH_ENABLE
en => DATA[18].LATCH_ENABLE
en => DATA[19].LATCH_ENABLE
en => DATA[20].LATCH_ENABLE
en => DATA[21].LATCH_ENABLE
en => DATA[22].LATCH_ENABLE
en => DATA[23].LATCH_ENABLE
en => DATA[24].LATCH_ENABLE
en => DATA[25].LATCH_ENABLE
en => DATA[26].LATCH_ENABLE
en => DATA[27].LATCH_ENABLE
en => DATA[28].LATCH_ENABLE
en => DATA[29].LATCH_ENABLE
en => DATA[30].LATCH_ENABLE
en => DATA[31].LATCH_ENABLE
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|genmux:PCmux
A[0] => Y.DATAA
A[1] => Y.DATAA
A[2] => Y.DATAA
A[3] => Y.DATAA
A[4] => Y.DATAA
A[5] => Y.DATAA
A[6] => Y.DATAA
A[7] => Y.DATAA
A[8] => Y.DATAA
A[9] => Y.DATAA
A[10] => Y.DATAA
A[11] => Y.DATAA
A[12] => Y.DATAA
A[13] => Y.DATAA
A[14] => Y.DATAA
A[15] => Y.DATAA
A[16] => Y.DATAA
A[17] => Y.DATAA
A[18] => Y.DATAA
A[19] => Y.DATAA
A[20] => Y.DATAA
A[21] => Y.DATAA
A[22] => Y.DATAA
A[23] => Y.DATAA
A[24] => Y.DATAA
A[25] => Y.DATAA
A[26] => Y.DATAA
A[27] => Y.DATAA
A[28] => Y.DATAA
A[29] => Y.DATAA
A[30] => Y.DATAA
A[31] => Y.DATAA
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
B[5] => Y.DATAB
B[6] => Y.DATAB
B[7] => Y.DATAB
B[8] => Y.DATAB
B[9] => Y.DATAB
B[10] => Y.DATAB
B[11] => Y.DATAB
B[12] => Y.DATAB
B[13] => Y.DATAB
B[14] => Y.DATAB
B[15] => Y.DATAB
B[16] => Y.DATAB
B[17] => Y.DATAB
B[18] => Y.DATAB
B[19] => Y.DATAB
B[20] => Y.DATAB
B[21] => Y.DATAB
B[22] => Y.DATAB
B[23] => Y.DATAB
B[24] => Y.DATAB
B[25] => Y.DATAB
B[26] => Y.DATAB
B[27] => Y.DATAB
B[28] => Y.DATAB
B[29] => Y.DATAB
B[30] => Y.DATAB
B[31] => Y.DATAB
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level|ctrler:controller|datapath:dp|reg:IR
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|reg:MDR
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|genmux:WRregMux
A[0] => Y.DATAA
A[1] => Y.DATAA
A[2] => Y.DATAA
A[3] => Y.DATAA
A[4] => Y.DATAA
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level|ctrler:controller|datapath:dp|genmux:WRdataMux
A[0] => Y.DATAA
A[1] => Y.DATAA
A[2] => Y.DATAA
A[3] => Y.DATAA
A[4] => Y.DATAA
A[5] => Y.DATAA
A[6] => Y.DATAA
A[7] => Y.DATAA
A[8] => Y.DATAA
A[9] => Y.DATAA
A[10] => Y.DATAA
A[11] => Y.DATAA
A[12] => Y.DATAA
A[13] => Y.DATAA
A[14] => Y.DATAA
A[15] => Y.DATAA
A[16] => Y.DATAA
A[17] => Y.DATAA
A[18] => Y.DATAA
A[19] => Y.DATAA
A[20] => Y.DATAA
A[21] => Y.DATAA
A[22] => Y.DATAA
A[23] => Y.DATAA
A[24] => Y.DATAA
A[25] => Y.DATAA
A[26] => Y.DATAA
A[27] => Y.DATAA
A[28] => Y.DATAA
A[29] => Y.DATAA
A[30] => Y.DATAA
A[31] => Y.DATAA
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
B[5] => Y.DATAB
B[6] => Y.DATAB
B[7] => Y.DATAB
B[8] => Y.DATAB
B[9] => Y.DATAB
B[10] => Y.DATAB
B[11] => Y.DATAB
B[12] => Y.DATAB
B[13] => Y.DATAB
B[14] => Y.DATAB
B[15] => Y.DATAB
B[16] => Y.DATAB
B[17] => Y.DATAB
B[18] => Y.DATAB
B[19] => Y.DATAB
B[20] => Y.DATAB
B[21] => Y.DATAB
B[22] => Y.DATAB
B[23] => Y.DATAB
B[24] => Y.DATAB
B[25] => Y.DATAB
B[26] => Y.DATAB
B[27] => Y.DATAB
B[28] => Y.DATAB
B[29] => Y.DATAB
B[30] => Y.DATAB
B[31] => Y.DATAB
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level|ctrler:controller|datapath:dp|registerfile:reggiefile
clk => rd_data1[0]~reg0.CLK
clk => rd_data1[1]~reg0.CLK
clk => rd_data1[2]~reg0.CLK
clk => rd_data1[3]~reg0.CLK
clk => rd_data1[4]~reg0.CLK
clk => rd_data1[5]~reg0.CLK
clk => rd_data1[6]~reg0.CLK
clk => rd_data1[7]~reg0.CLK
clk => rd_data1[8]~reg0.CLK
clk => rd_data1[9]~reg0.CLK
clk => rd_data1[10]~reg0.CLK
clk => rd_data1[11]~reg0.CLK
clk => rd_data1[12]~reg0.CLK
clk => rd_data1[13]~reg0.CLK
clk => rd_data1[14]~reg0.CLK
clk => rd_data1[15]~reg0.CLK
clk => rd_data1[16]~reg0.CLK
clk => rd_data1[17]~reg0.CLK
clk => rd_data1[18]~reg0.CLK
clk => rd_data1[19]~reg0.CLK
clk => rd_data1[20]~reg0.CLK
clk => rd_data1[21]~reg0.CLK
clk => rd_data1[22]~reg0.CLK
clk => rd_data1[23]~reg0.CLK
clk => rd_data1[24]~reg0.CLK
clk => rd_data1[25]~reg0.CLK
clk => rd_data1[26]~reg0.CLK
clk => rd_data1[27]~reg0.CLK
clk => rd_data1[28]~reg0.CLK
clk => rd_data1[29]~reg0.CLK
clk => rd_data1[30]~reg0.CLK
clk => rd_data1[31]~reg0.CLK
clk => rd_data0[0]~reg0.CLK
clk => rd_data0[1]~reg0.CLK
clk => rd_data0[2]~reg0.CLK
clk => rd_data0[3]~reg0.CLK
clk => rd_data0[4]~reg0.CLK
clk => rd_data0[5]~reg0.CLK
clk => rd_data0[6]~reg0.CLK
clk => rd_data0[7]~reg0.CLK
clk => rd_data0[8]~reg0.CLK
clk => rd_data0[9]~reg0.CLK
clk => rd_data0[10]~reg0.CLK
clk => rd_data0[11]~reg0.CLK
clk => rd_data0[12]~reg0.CLK
clk => rd_data0[13]~reg0.CLK
clk => rd_data0[14]~reg0.CLK
clk => rd_data0[15]~reg0.CLK
clk => rd_data0[16]~reg0.CLK
clk => rd_data0[17]~reg0.CLK
clk => rd_data0[18]~reg0.CLK
clk => rd_data0[19]~reg0.CLK
clk => rd_data0[20]~reg0.CLK
clk => rd_data0[21]~reg0.CLK
clk => rd_data0[22]~reg0.CLK
clk => rd_data0[23]~reg0.CLK
clk => rd_data0[24]~reg0.CLK
clk => rd_data0[25]~reg0.CLK
clk => rd_data0[26]~reg0.CLK
clk => rd_data0[27]~reg0.CLK
clk => rd_data0[28]~reg0.CLK
clk => rd_data0[29]~reg0.CLK
clk => rd_data0[30]~reg0.CLK
clk => rd_data0[31]~reg0.CLK
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[31][8].CLK
clk => regs[31][9].CLK
clk => regs[31][10].CLK
clk => regs[31][11].CLK
clk => regs[31][12].CLK
clk => regs[31][13].CLK
clk => regs[31][14].CLK
clk => regs[31][15].CLK
clk => regs[31][16].CLK
clk => regs[31][17].CLK
clk => regs[31][18].CLK
clk => regs[31][19].CLK
clk => regs[31][20].CLK
clk => regs[31][21].CLK
clk => regs[31][22].CLK
clk => regs[31][23].CLK
clk => regs[31][24].CLK
clk => regs[31][25].CLK
clk => regs[31][26].CLK
clk => regs[31][27].CLK
clk => regs[31][28].CLK
clk => regs[31][29].CLK
clk => regs[31][30].CLK
clk => regs[31][31].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[30][8].CLK
clk => regs[30][9].CLK
clk => regs[30][10].CLK
clk => regs[30][11].CLK
clk => regs[30][12].CLK
clk => regs[30][13].CLK
clk => regs[30][14].CLK
clk => regs[30][15].CLK
clk => regs[30][16].CLK
clk => regs[30][17].CLK
clk => regs[30][18].CLK
clk => regs[30][19].CLK
clk => regs[30][20].CLK
clk => regs[30][21].CLK
clk => regs[30][22].CLK
clk => regs[30][23].CLK
clk => regs[30][24].CLK
clk => regs[30][25].CLK
clk => regs[30][26].CLK
clk => regs[30][27].CLK
clk => regs[30][28].CLK
clk => regs[30][29].CLK
clk => regs[30][30].CLK
clk => regs[30][31].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[29][8].CLK
clk => regs[29][9].CLK
clk => regs[29][10].CLK
clk => regs[29][11].CLK
clk => regs[29][12].CLK
clk => regs[29][13].CLK
clk => regs[29][14].CLK
clk => regs[29][15].CLK
clk => regs[29][16].CLK
clk => regs[29][17].CLK
clk => regs[29][18].CLK
clk => regs[29][19].CLK
clk => regs[29][20].CLK
clk => regs[29][21].CLK
clk => regs[29][22].CLK
clk => regs[29][23].CLK
clk => regs[29][24].CLK
clk => regs[29][25].CLK
clk => regs[29][26].CLK
clk => regs[29][27].CLK
clk => regs[29][28].CLK
clk => regs[29][29].CLK
clk => regs[29][30].CLK
clk => regs[29][31].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[28][8].CLK
clk => regs[28][9].CLK
clk => regs[28][10].CLK
clk => regs[28][11].CLK
clk => regs[28][12].CLK
clk => regs[28][13].CLK
clk => regs[28][14].CLK
clk => regs[28][15].CLK
clk => regs[28][16].CLK
clk => regs[28][17].CLK
clk => regs[28][18].CLK
clk => regs[28][19].CLK
clk => regs[28][20].CLK
clk => regs[28][21].CLK
clk => regs[28][22].CLK
clk => regs[28][23].CLK
clk => regs[28][24].CLK
clk => regs[28][25].CLK
clk => regs[28][26].CLK
clk => regs[28][27].CLK
clk => regs[28][28].CLK
clk => regs[28][29].CLK
clk => regs[28][30].CLK
clk => regs[28][31].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[27][8].CLK
clk => regs[27][9].CLK
clk => regs[27][10].CLK
clk => regs[27][11].CLK
clk => regs[27][12].CLK
clk => regs[27][13].CLK
clk => regs[27][14].CLK
clk => regs[27][15].CLK
clk => regs[27][16].CLK
clk => regs[27][17].CLK
clk => regs[27][18].CLK
clk => regs[27][19].CLK
clk => regs[27][20].CLK
clk => regs[27][21].CLK
clk => regs[27][22].CLK
clk => regs[27][23].CLK
clk => regs[27][24].CLK
clk => regs[27][25].CLK
clk => regs[27][26].CLK
clk => regs[27][27].CLK
clk => regs[27][28].CLK
clk => regs[27][29].CLK
clk => regs[27][30].CLK
clk => regs[27][31].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[26][8].CLK
clk => regs[26][9].CLK
clk => regs[26][10].CLK
clk => regs[26][11].CLK
clk => regs[26][12].CLK
clk => regs[26][13].CLK
clk => regs[26][14].CLK
clk => regs[26][15].CLK
clk => regs[26][16].CLK
clk => regs[26][17].CLK
clk => regs[26][18].CLK
clk => regs[26][19].CLK
clk => regs[26][20].CLK
clk => regs[26][21].CLK
clk => regs[26][22].CLK
clk => regs[26][23].CLK
clk => regs[26][24].CLK
clk => regs[26][25].CLK
clk => regs[26][26].CLK
clk => regs[26][27].CLK
clk => regs[26][28].CLK
clk => regs[26][29].CLK
clk => regs[26][30].CLK
clk => regs[26][31].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[25][8].CLK
clk => regs[25][9].CLK
clk => regs[25][10].CLK
clk => regs[25][11].CLK
clk => regs[25][12].CLK
clk => regs[25][13].CLK
clk => regs[25][14].CLK
clk => regs[25][15].CLK
clk => regs[25][16].CLK
clk => regs[25][17].CLK
clk => regs[25][18].CLK
clk => regs[25][19].CLK
clk => regs[25][20].CLK
clk => regs[25][21].CLK
clk => regs[25][22].CLK
clk => regs[25][23].CLK
clk => regs[25][24].CLK
clk => regs[25][25].CLK
clk => regs[25][26].CLK
clk => regs[25][27].CLK
clk => regs[25][28].CLK
clk => regs[25][29].CLK
clk => regs[25][30].CLK
clk => regs[25][31].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[24][8].CLK
clk => regs[24][9].CLK
clk => regs[24][10].CLK
clk => regs[24][11].CLK
clk => regs[24][12].CLK
clk => regs[24][13].CLK
clk => regs[24][14].CLK
clk => regs[24][15].CLK
clk => regs[24][16].CLK
clk => regs[24][17].CLK
clk => regs[24][18].CLK
clk => regs[24][19].CLK
clk => regs[24][20].CLK
clk => regs[24][21].CLK
clk => regs[24][22].CLK
clk => regs[24][23].CLK
clk => regs[24][24].CLK
clk => regs[24][25].CLK
clk => regs[24][26].CLK
clk => regs[24][27].CLK
clk => regs[24][28].CLK
clk => regs[24][29].CLK
clk => regs[24][30].CLK
clk => regs[24][31].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[23][8].CLK
clk => regs[23][9].CLK
clk => regs[23][10].CLK
clk => regs[23][11].CLK
clk => regs[23][12].CLK
clk => regs[23][13].CLK
clk => regs[23][14].CLK
clk => regs[23][15].CLK
clk => regs[23][16].CLK
clk => regs[23][17].CLK
clk => regs[23][18].CLK
clk => regs[23][19].CLK
clk => regs[23][20].CLK
clk => regs[23][21].CLK
clk => regs[23][22].CLK
clk => regs[23][23].CLK
clk => regs[23][24].CLK
clk => regs[23][25].CLK
clk => regs[23][26].CLK
clk => regs[23][27].CLK
clk => regs[23][28].CLK
clk => regs[23][29].CLK
clk => regs[23][30].CLK
clk => regs[23][31].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[22][8].CLK
clk => regs[22][9].CLK
clk => regs[22][10].CLK
clk => regs[22][11].CLK
clk => regs[22][12].CLK
clk => regs[22][13].CLK
clk => regs[22][14].CLK
clk => regs[22][15].CLK
clk => regs[22][16].CLK
clk => regs[22][17].CLK
clk => regs[22][18].CLK
clk => regs[22][19].CLK
clk => regs[22][20].CLK
clk => regs[22][21].CLK
clk => regs[22][22].CLK
clk => regs[22][23].CLK
clk => regs[22][24].CLK
clk => regs[22][25].CLK
clk => regs[22][26].CLK
clk => regs[22][27].CLK
clk => regs[22][28].CLK
clk => regs[22][29].CLK
clk => regs[22][30].CLK
clk => regs[22][31].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[21][8].CLK
clk => regs[21][9].CLK
clk => regs[21][10].CLK
clk => regs[21][11].CLK
clk => regs[21][12].CLK
clk => regs[21][13].CLK
clk => regs[21][14].CLK
clk => regs[21][15].CLK
clk => regs[21][16].CLK
clk => regs[21][17].CLK
clk => regs[21][18].CLK
clk => regs[21][19].CLK
clk => regs[21][20].CLK
clk => regs[21][21].CLK
clk => regs[21][22].CLK
clk => regs[21][23].CLK
clk => regs[21][24].CLK
clk => regs[21][25].CLK
clk => regs[21][26].CLK
clk => regs[21][27].CLK
clk => regs[21][28].CLK
clk => regs[21][29].CLK
clk => regs[21][30].CLK
clk => regs[21][31].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[20][8].CLK
clk => regs[20][9].CLK
clk => regs[20][10].CLK
clk => regs[20][11].CLK
clk => regs[20][12].CLK
clk => regs[20][13].CLK
clk => regs[20][14].CLK
clk => regs[20][15].CLK
clk => regs[20][16].CLK
clk => regs[20][17].CLK
clk => regs[20][18].CLK
clk => regs[20][19].CLK
clk => regs[20][20].CLK
clk => regs[20][21].CLK
clk => regs[20][22].CLK
clk => regs[20][23].CLK
clk => regs[20][24].CLK
clk => regs[20][25].CLK
clk => regs[20][26].CLK
clk => regs[20][27].CLK
clk => regs[20][28].CLK
clk => regs[20][29].CLK
clk => regs[20][30].CLK
clk => regs[20][31].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[19][8].CLK
clk => regs[19][9].CLK
clk => regs[19][10].CLK
clk => regs[19][11].CLK
clk => regs[19][12].CLK
clk => regs[19][13].CLK
clk => regs[19][14].CLK
clk => regs[19][15].CLK
clk => regs[19][16].CLK
clk => regs[19][17].CLK
clk => regs[19][18].CLK
clk => regs[19][19].CLK
clk => regs[19][20].CLK
clk => regs[19][21].CLK
clk => regs[19][22].CLK
clk => regs[19][23].CLK
clk => regs[19][24].CLK
clk => regs[19][25].CLK
clk => regs[19][26].CLK
clk => regs[19][27].CLK
clk => regs[19][28].CLK
clk => regs[19][29].CLK
clk => regs[19][30].CLK
clk => regs[19][31].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[18][8].CLK
clk => regs[18][9].CLK
clk => regs[18][10].CLK
clk => regs[18][11].CLK
clk => regs[18][12].CLK
clk => regs[18][13].CLK
clk => regs[18][14].CLK
clk => regs[18][15].CLK
clk => regs[18][16].CLK
clk => regs[18][17].CLK
clk => regs[18][18].CLK
clk => regs[18][19].CLK
clk => regs[18][20].CLK
clk => regs[18][21].CLK
clk => regs[18][22].CLK
clk => regs[18][23].CLK
clk => regs[18][24].CLK
clk => regs[18][25].CLK
clk => regs[18][26].CLK
clk => regs[18][27].CLK
clk => regs[18][28].CLK
clk => regs[18][29].CLK
clk => regs[18][30].CLK
clk => regs[18][31].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[17][8].CLK
clk => regs[17][9].CLK
clk => regs[17][10].CLK
clk => regs[17][11].CLK
clk => regs[17][12].CLK
clk => regs[17][13].CLK
clk => regs[17][14].CLK
clk => regs[17][15].CLK
clk => regs[17][16].CLK
clk => regs[17][17].CLK
clk => regs[17][18].CLK
clk => regs[17][19].CLK
clk => regs[17][20].CLK
clk => regs[17][21].CLK
clk => regs[17][22].CLK
clk => regs[17][23].CLK
clk => regs[17][24].CLK
clk => regs[17][25].CLK
clk => regs[17][26].CLK
clk => regs[17][27].CLK
clk => regs[17][28].CLK
clk => regs[17][29].CLK
clk => regs[17][30].CLK
clk => regs[17][31].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[16][8].CLK
clk => regs[16][9].CLK
clk => regs[16][10].CLK
clk => regs[16][11].CLK
clk => regs[16][12].CLK
clk => regs[16][13].CLK
clk => regs[16][14].CLK
clk => regs[16][15].CLK
clk => regs[16][16].CLK
clk => regs[16][17].CLK
clk => regs[16][18].CLK
clk => regs[16][19].CLK
clk => regs[16][20].CLK
clk => regs[16][21].CLK
clk => regs[16][22].CLK
clk => regs[16][23].CLK
clk => regs[16][24].CLK
clk => regs[16][25].CLK
clk => regs[16][26].CLK
clk => regs[16][27].CLK
clk => regs[16][28].CLK
clk => regs[16][29].CLK
clk => regs[16][30].CLK
clk => regs[16][31].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[15][16].CLK
clk => regs[15][17].CLK
clk => regs[15][18].CLK
clk => regs[15][19].CLK
clk => regs[15][20].CLK
clk => regs[15][21].CLK
clk => regs[15][22].CLK
clk => regs[15][23].CLK
clk => regs[15][24].CLK
clk => regs[15][25].CLK
clk => regs[15][26].CLK
clk => regs[15][27].CLK
clk => regs[15][28].CLK
clk => regs[15][29].CLK
clk => regs[15][30].CLK
clk => regs[15][31].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[14][16].CLK
clk => regs[14][17].CLK
clk => regs[14][18].CLK
clk => regs[14][19].CLK
clk => regs[14][20].CLK
clk => regs[14][21].CLK
clk => regs[14][22].CLK
clk => regs[14][23].CLK
clk => regs[14][24].CLK
clk => regs[14][25].CLK
clk => regs[14][26].CLK
clk => regs[14][27].CLK
clk => regs[14][28].CLK
clk => regs[14][29].CLK
clk => regs[14][30].CLK
clk => regs[14][31].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[13][16].CLK
clk => regs[13][17].CLK
clk => regs[13][18].CLK
clk => regs[13][19].CLK
clk => regs[13][20].CLK
clk => regs[13][21].CLK
clk => regs[13][22].CLK
clk => regs[13][23].CLK
clk => regs[13][24].CLK
clk => regs[13][25].CLK
clk => regs[13][26].CLK
clk => regs[13][27].CLK
clk => regs[13][28].CLK
clk => regs[13][29].CLK
clk => regs[13][30].CLK
clk => regs[13][31].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[12][16].CLK
clk => regs[12][17].CLK
clk => regs[12][18].CLK
clk => regs[12][19].CLK
clk => regs[12][20].CLK
clk => regs[12][21].CLK
clk => regs[12][22].CLK
clk => regs[12][23].CLK
clk => regs[12][24].CLK
clk => regs[12][25].CLK
clk => regs[12][26].CLK
clk => regs[12][27].CLK
clk => regs[12][28].CLK
clk => regs[12][29].CLK
clk => regs[12][30].CLK
clk => regs[12][31].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[11][16].CLK
clk => regs[11][17].CLK
clk => regs[11][18].CLK
clk => regs[11][19].CLK
clk => regs[11][20].CLK
clk => regs[11][21].CLK
clk => regs[11][22].CLK
clk => regs[11][23].CLK
clk => regs[11][24].CLK
clk => regs[11][25].CLK
clk => regs[11][26].CLK
clk => regs[11][27].CLK
clk => regs[11][28].CLK
clk => regs[11][29].CLK
clk => regs[11][30].CLK
clk => regs[11][31].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[10][16].CLK
clk => regs[10][17].CLK
clk => regs[10][18].CLK
clk => regs[10][19].CLK
clk => regs[10][20].CLK
clk => regs[10][21].CLK
clk => regs[10][22].CLK
clk => regs[10][23].CLK
clk => regs[10][24].CLK
clk => regs[10][25].CLK
clk => regs[10][26].CLK
clk => regs[10][27].CLK
clk => regs[10][28].CLK
clk => regs[10][29].CLK
clk => regs[10][30].CLK
clk => regs[10][31].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[9][16].CLK
clk => regs[9][17].CLK
clk => regs[9][18].CLK
clk => regs[9][19].CLK
clk => regs[9][20].CLK
clk => regs[9][21].CLK
clk => regs[9][22].CLK
clk => regs[9][23].CLK
clk => regs[9][24].CLK
clk => regs[9][25].CLK
clk => regs[9][26].CLK
clk => regs[9][27].CLK
clk => regs[9][28].CLK
clk => regs[9][29].CLK
clk => regs[9][30].CLK
clk => regs[9][31].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[8][16].CLK
clk => regs[8][17].CLK
clk => regs[8][18].CLK
clk => regs[8][19].CLK
clk => regs[8][20].CLK
clk => regs[8][21].CLK
clk => regs[8][22].CLK
clk => regs[8][23].CLK
clk => regs[8][24].CLK
clk => regs[8][25].CLK
clk => regs[8][26].CLK
clk => regs[8][27].CLK
clk => regs[8][28].CLK
clk => regs[8][29].CLK
clk => regs[8][30].CLK
clk => regs[8][31].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[7][16].CLK
clk => regs[7][17].CLK
clk => regs[7][18].CLK
clk => regs[7][19].CLK
clk => regs[7][20].CLK
clk => regs[7][21].CLK
clk => regs[7][22].CLK
clk => regs[7][23].CLK
clk => regs[7][24].CLK
clk => regs[7][25].CLK
clk => regs[7][26].CLK
clk => regs[7][27].CLK
clk => regs[7][28].CLK
clk => regs[7][29].CLK
clk => regs[7][30].CLK
clk => regs[7][31].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[6][16].CLK
clk => regs[6][17].CLK
clk => regs[6][18].CLK
clk => regs[6][19].CLK
clk => regs[6][20].CLK
clk => regs[6][21].CLK
clk => regs[6][22].CLK
clk => regs[6][23].CLK
clk => regs[6][24].CLK
clk => regs[6][25].CLK
clk => regs[6][26].CLK
clk => regs[6][27].CLK
clk => regs[6][28].CLK
clk => regs[6][29].CLK
clk => regs[6][30].CLK
clk => regs[6][31].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[5][16].CLK
clk => regs[5][17].CLK
clk => regs[5][18].CLK
clk => regs[5][19].CLK
clk => regs[5][20].CLK
clk => regs[5][21].CLK
clk => regs[5][22].CLK
clk => regs[5][23].CLK
clk => regs[5][24].CLK
clk => regs[5][25].CLK
clk => regs[5][26].CLK
clk => regs[5][27].CLK
clk => regs[5][28].CLK
clk => regs[5][29].CLK
clk => regs[5][30].CLK
clk => regs[5][31].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[4][16].CLK
clk => regs[4][17].CLK
clk => regs[4][18].CLK
clk => regs[4][19].CLK
clk => regs[4][20].CLK
clk => regs[4][21].CLK
clk => regs[4][22].CLK
clk => regs[4][23].CLK
clk => regs[4][24].CLK
clk => regs[4][25].CLK
clk => regs[4][26].CLK
clk => regs[4][27].CLK
clk => regs[4][28].CLK
clk => regs[4][29].CLK
clk => regs[4][30].CLK
clk => regs[4][31].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[3][16].CLK
clk => regs[3][17].CLK
clk => regs[3][18].CLK
clk => regs[3][19].CLK
clk => regs[3][20].CLK
clk => regs[3][21].CLK
clk => regs[3][22].CLK
clk => regs[3][23].CLK
clk => regs[3][24].CLK
clk => regs[3][25].CLK
clk => regs[3][26].CLK
clk => regs[3][27].CLK
clk => regs[3][28].CLK
clk => regs[3][29].CLK
clk => regs[3][30].CLK
clk => regs[3][31].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[2][16].CLK
clk => regs[2][17].CLK
clk => regs[2][18].CLK
clk => regs[2][19].CLK
clk => regs[2][20].CLK
clk => regs[2][21].CLK
clk => regs[2][22].CLK
clk => regs[2][23].CLK
clk => regs[2][24].CLK
clk => regs[2][25].CLK
clk => regs[2][26].CLK
clk => regs[2][27].CLK
clk => regs[2][28].CLK
clk => regs[2][29].CLK
clk => regs[2][30].CLK
clk => regs[2][31].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[1][16].CLK
clk => regs[1][17].CLK
clk => regs[1][18].CLK
clk => regs[1][19].CLK
clk => regs[1][20].CLK
clk => regs[1][21].CLK
clk => regs[1][22].CLK
clk => regs[1][23].CLK
clk => regs[1][24].CLK
clk => regs[1][25].CLK
clk => regs[1][26].CLK
clk => regs[1][27].CLK
clk => regs[1][28].CLK
clk => regs[1][29].CLK
clk => regs[1][30].CLK
clk => regs[1][31].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[0][16].CLK
clk => regs[0][17].CLK
clk => regs[0][18].CLK
clk => regs[0][19].CLK
clk => regs[0][20].CLK
clk => regs[0][21].CLK
clk => regs[0][22].CLK
clk => regs[0][23].CLK
clk => regs[0][24].CLK
clk => regs[0][25].CLK
clk => regs[0][26].CLK
clk => regs[0][27].CLK
clk => regs[0][28].CLK
clk => regs[0][29].CLK
clk => regs[0][30].CLK
clk => regs[0][31].CLK
rst => regs[31][0].ACLR
rst => regs[31][1].ACLR
rst => regs[31][2].ACLR
rst => regs[31][3].ACLR
rst => regs[31][4].ACLR
rst => regs[31][5].ACLR
rst => regs[31][6].ACLR
rst => regs[31][7].ACLR
rst => regs[31][8].ACLR
rst => regs[31][9].ACLR
rst => regs[31][10].ACLR
rst => regs[31][11].ACLR
rst => regs[31][12].ACLR
rst => regs[31][13].ACLR
rst => regs[31][14].ACLR
rst => regs[31][15].ACLR
rst => regs[31][16].ACLR
rst => regs[31][17].ACLR
rst => regs[31][18].ACLR
rst => regs[31][19].ACLR
rst => regs[31][20].ACLR
rst => regs[31][21].ACLR
rst => regs[31][22].ACLR
rst => regs[31][23].ACLR
rst => regs[31][24].ACLR
rst => regs[31][25].ACLR
rst => regs[31][26].ACLR
rst => regs[31][27].ACLR
rst => regs[31][28].ACLR
rst => regs[31][29].ACLR
rst => regs[31][30].ACLR
rst => regs[31][31].ACLR
rst => regs[30][0].ACLR
rst => regs[30][1].ACLR
rst => regs[30][2].ACLR
rst => regs[30][3].ACLR
rst => regs[30][4].ACLR
rst => regs[30][5].ACLR
rst => regs[30][6].ACLR
rst => regs[30][7].ACLR
rst => regs[30][8].ACLR
rst => regs[30][9].ACLR
rst => regs[30][10].ACLR
rst => regs[30][11].ACLR
rst => regs[30][12].ACLR
rst => regs[30][13].ACLR
rst => regs[30][14].ACLR
rst => regs[30][15].ACLR
rst => regs[30][16].ACLR
rst => regs[30][17].ACLR
rst => regs[30][18].ACLR
rst => regs[30][19].ACLR
rst => regs[30][20].ACLR
rst => regs[30][21].ACLR
rst => regs[30][22].ACLR
rst => regs[30][23].ACLR
rst => regs[30][24].ACLR
rst => regs[30][25].ACLR
rst => regs[30][26].ACLR
rst => regs[30][27].ACLR
rst => regs[30][28].ACLR
rst => regs[30][29].ACLR
rst => regs[30][30].ACLR
rst => regs[30][31].ACLR
rst => regs[29][0].ACLR
rst => regs[29][1].ACLR
rst => regs[29][2].ACLR
rst => regs[29][3].ACLR
rst => regs[29][4].ACLR
rst => regs[29][5].ACLR
rst => regs[29][6].ACLR
rst => regs[29][7].ACLR
rst => regs[29][8].ACLR
rst => regs[29][9].ACLR
rst => regs[29][10].ACLR
rst => regs[29][11].ACLR
rst => regs[29][12].ACLR
rst => regs[29][13].ACLR
rst => regs[29][14].ACLR
rst => regs[29][15].ACLR
rst => regs[29][16].ACLR
rst => regs[29][17].ACLR
rst => regs[29][18].ACLR
rst => regs[29][19].ACLR
rst => regs[29][20].ACLR
rst => regs[29][21].ACLR
rst => regs[29][22].ACLR
rst => regs[29][23].ACLR
rst => regs[29][24].ACLR
rst => regs[29][25].ACLR
rst => regs[29][26].ACLR
rst => regs[29][27].ACLR
rst => regs[29][28].ACLR
rst => regs[29][29].ACLR
rst => regs[29][30].ACLR
rst => regs[29][31].ACLR
rst => regs[28][0].ACLR
rst => regs[28][1].ACLR
rst => regs[28][2].ACLR
rst => regs[28][3].ACLR
rst => regs[28][4].ACLR
rst => regs[28][5].ACLR
rst => regs[28][6].ACLR
rst => regs[28][7].ACLR
rst => regs[28][8].ACLR
rst => regs[28][9].ACLR
rst => regs[28][10].ACLR
rst => regs[28][11].ACLR
rst => regs[28][12].ACLR
rst => regs[28][13].ACLR
rst => regs[28][14].ACLR
rst => regs[28][15].ACLR
rst => regs[28][16].ACLR
rst => regs[28][17].ACLR
rst => regs[28][18].ACLR
rst => regs[28][19].ACLR
rst => regs[28][20].ACLR
rst => regs[28][21].ACLR
rst => regs[28][22].ACLR
rst => regs[28][23].ACLR
rst => regs[28][24].ACLR
rst => regs[28][25].ACLR
rst => regs[28][26].ACLR
rst => regs[28][27].ACLR
rst => regs[28][28].ACLR
rst => regs[28][29].ACLR
rst => regs[28][30].ACLR
rst => regs[28][31].ACLR
rst => regs[27][0].ACLR
rst => regs[27][1].ACLR
rst => regs[27][2].ACLR
rst => regs[27][3].ACLR
rst => regs[27][4].ACLR
rst => regs[27][5].ACLR
rst => regs[27][6].ACLR
rst => regs[27][7].ACLR
rst => regs[27][8].ACLR
rst => regs[27][9].ACLR
rst => regs[27][10].ACLR
rst => regs[27][11].ACLR
rst => regs[27][12].ACLR
rst => regs[27][13].ACLR
rst => regs[27][14].ACLR
rst => regs[27][15].ACLR
rst => regs[27][16].ACLR
rst => regs[27][17].ACLR
rst => regs[27][18].ACLR
rst => regs[27][19].ACLR
rst => regs[27][20].ACLR
rst => regs[27][21].ACLR
rst => regs[27][22].ACLR
rst => regs[27][23].ACLR
rst => regs[27][24].ACLR
rst => regs[27][25].ACLR
rst => regs[27][26].ACLR
rst => regs[27][27].ACLR
rst => regs[27][28].ACLR
rst => regs[27][29].ACLR
rst => regs[27][30].ACLR
rst => regs[27][31].ACLR
rst => regs[26][0].ACLR
rst => regs[26][1].ACLR
rst => regs[26][2].ACLR
rst => regs[26][3].ACLR
rst => regs[26][4].ACLR
rst => regs[26][5].ACLR
rst => regs[26][6].ACLR
rst => regs[26][7].ACLR
rst => regs[26][8].ACLR
rst => regs[26][9].ACLR
rst => regs[26][10].ACLR
rst => regs[26][11].ACLR
rst => regs[26][12].ACLR
rst => regs[26][13].ACLR
rst => regs[26][14].ACLR
rst => regs[26][15].ACLR
rst => regs[26][16].ACLR
rst => regs[26][17].ACLR
rst => regs[26][18].ACLR
rst => regs[26][19].ACLR
rst => regs[26][20].ACLR
rst => regs[26][21].ACLR
rst => regs[26][22].ACLR
rst => regs[26][23].ACLR
rst => regs[26][24].ACLR
rst => regs[26][25].ACLR
rst => regs[26][26].ACLR
rst => regs[26][27].ACLR
rst => regs[26][28].ACLR
rst => regs[26][29].ACLR
rst => regs[26][30].ACLR
rst => regs[26][31].ACLR
rst => regs[25][0].ACLR
rst => regs[25][1].ACLR
rst => regs[25][2].ACLR
rst => regs[25][3].ACLR
rst => regs[25][4].ACLR
rst => regs[25][5].ACLR
rst => regs[25][6].ACLR
rst => regs[25][7].ACLR
rst => regs[25][8].ACLR
rst => regs[25][9].ACLR
rst => regs[25][10].ACLR
rst => regs[25][11].ACLR
rst => regs[25][12].ACLR
rst => regs[25][13].ACLR
rst => regs[25][14].ACLR
rst => regs[25][15].ACLR
rst => regs[25][16].ACLR
rst => regs[25][17].ACLR
rst => regs[25][18].ACLR
rst => regs[25][19].ACLR
rst => regs[25][20].ACLR
rst => regs[25][21].ACLR
rst => regs[25][22].ACLR
rst => regs[25][23].ACLR
rst => regs[25][24].ACLR
rst => regs[25][25].ACLR
rst => regs[25][26].ACLR
rst => regs[25][27].ACLR
rst => regs[25][28].ACLR
rst => regs[25][29].ACLR
rst => regs[25][30].ACLR
rst => regs[25][31].ACLR
rst => regs[24][0].ACLR
rst => regs[24][1].ACLR
rst => regs[24][2].ACLR
rst => regs[24][3].ACLR
rst => regs[24][4].ACLR
rst => regs[24][5].ACLR
rst => regs[24][6].ACLR
rst => regs[24][7].ACLR
rst => regs[24][8].ACLR
rst => regs[24][9].ACLR
rst => regs[24][10].ACLR
rst => regs[24][11].ACLR
rst => regs[24][12].ACLR
rst => regs[24][13].ACLR
rst => regs[24][14].ACLR
rst => regs[24][15].ACLR
rst => regs[24][16].ACLR
rst => regs[24][17].ACLR
rst => regs[24][18].ACLR
rst => regs[24][19].ACLR
rst => regs[24][20].ACLR
rst => regs[24][21].ACLR
rst => regs[24][22].ACLR
rst => regs[24][23].ACLR
rst => regs[24][24].ACLR
rst => regs[24][25].ACLR
rst => regs[24][26].ACLR
rst => regs[24][27].ACLR
rst => regs[24][28].ACLR
rst => regs[24][29].ACLR
rst => regs[24][30].ACLR
rst => regs[24][31].ACLR
rst => regs[23][0].ACLR
rst => regs[23][1].ACLR
rst => regs[23][2].ACLR
rst => regs[23][3].ACLR
rst => regs[23][4].ACLR
rst => regs[23][5].ACLR
rst => regs[23][6].ACLR
rst => regs[23][7].ACLR
rst => regs[23][8].ACLR
rst => regs[23][9].ACLR
rst => regs[23][10].ACLR
rst => regs[23][11].ACLR
rst => regs[23][12].ACLR
rst => regs[23][13].ACLR
rst => regs[23][14].ACLR
rst => regs[23][15].ACLR
rst => regs[23][16].ACLR
rst => regs[23][17].ACLR
rst => regs[23][18].ACLR
rst => regs[23][19].ACLR
rst => regs[23][20].ACLR
rst => regs[23][21].ACLR
rst => regs[23][22].ACLR
rst => regs[23][23].ACLR
rst => regs[23][24].ACLR
rst => regs[23][25].ACLR
rst => regs[23][26].ACLR
rst => regs[23][27].ACLR
rst => regs[23][28].ACLR
rst => regs[23][29].ACLR
rst => regs[23][30].ACLR
rst => regs[23][31].ACLR
rst => regs[22][0].ACLR
rst => regs[22][1].ACLR
rst => regs[22][2].ACLR
rst => regs[22][3].ACLR
rst => regs[22][4].ACLR
rst => regs[22][5].ACLR
rst => regs[22][6].ACLR
rst => regs[22][7].ACLR
rst => regs[22][8].ACLR
rst => regs[22][9].ACLR
rst => regs[22][10].ACLR
rst => regs[22][11].ACLR
rst => regs[22][12].ACLR
rst => regs[22][13].ACLR
rst => regs[22][14].ACLR
rst => regs[22][15].ACLR
rst => regs[22][16].ACLR
rst => regs[22][17].ACLR
rst => regs[22][18].ACLR
rst => regs[22][19].ACLR
rst => regs[22][20].ACLR
rst => regs[22][21].ACLR
rst => regs[22][22].ACLR
rst => regs[22][23].ACLR
rst => regs[22][24].ACLR
rst => regs[22][25].ACLR
rst => regs[22][26].ACLR
rst => regs[22][27].ACLR
rst => regs[22][28].ACLR
rst => regs[22][29].ACLR
rst => regs[22][30].ACLR
rst => regs[22][31].ACLR
rst => regs[21][0].ACLR
rst => regs[21][1].ACLR
rst => regs[21][2].ACLR
rst => regs[21][3].ACLR
rst => regs[21][4].ACLR
rst => regs[21][5].ACLR
rst => regs[21][6].ACLR
rst => regs[21][7].ACLR
rst => regs[21][8].ACLR
rst => regs[21][9].ACLR
rst => regs[21][10].ACLR
rst => regs[21][11].ACLR
rst => regs[21][12].ACLR
rst => regs[21][13].ACLR
rst => regs[21][14].ACLR
rst => regs[21][15].ACLR
rst => regs[21][16].ACLR
rst => regs[21][17].ACLR
rst => regs[21][18].ACLR
rst => regs[21][19].ACLR
rst => regs[21][20].ACLR
rst => regs[21][21].ACLR
rst => regs[21][22].ACLR
rst => regs[21][23].ACLR
rst => regs[21][24].ACLR
rst => regs[21][25].ACLR
rst => regs[21][26].ACLR
rst => regs[21][27].ACLR
rst => regs[21][28].ACLR
rst => regs[21][29].ACLR
rst => regs[21][30].ACLR
rst => regs[21][31].ACLR
rst => regs[20][0].ACLR
rst => regs[20][1].ACLR
rst => regs[20][2].ACLR
rst => regs[20][3].ACLR
rst => regs[20][4].ACLR
rst => regs[20][5].ACLR
rst => regs[20][6].ACLR
rst => regs[20][7].ACLR
rst => regs[20][8].ACLR
rst => regs[20][9].ACLR
rst => regs[20][10].ACLR
rst => regs[20][11].ACLR
rst => regs[20][12].ACLR
rst => regs[20][13].ACLR
rst => regs[20][14].ACLR
rst => regs[20][15].ACLR
rst => regs[20][16].ACLR
rst => regs[20][17].ACLR
rst => regs[20][18].ACLR
rst => regs[20][19].ACLR
rst => regs[20][20].ACLR
rst => regs[20][21].ACLR
rst => regs[20][22].ACLR
rst => regs[20][23].ACLR
rst => regs[20][24].ACLR
rst => regs[20][25].ACLR
rst => regs[20][26].ACLR
rst => regs[20][27].ACLR
rst => regs[20][28].ACLR
rst => regs[20][29].ACLR
rst => regs[20][30].ACLR
rst => regs[20][31].ACLR
rst => regs[19][0].ACLR
rst => regs[19][1].ACLR
rst => regs[19][2].ACLR
rst => regs[19][3].ACLR
rst => regs[19][4].ACLR
rst => regs[19][5].ACLR
rst => regs[19][6].ACLR
rst => regs[19][7].ACLR
rst => regs[19][8].ACLR
rst => regs[19][9].ACLR
rst => regs[19][10].ACLR
rst => regs[19][11].ACLR
rst => regs[19][12].ACLR
rst => regs[19][13].ACLR
rst => regs[19][14].ACLR
rst => regs[19][15].ACLR
rst => regs[19][16].ACLR
rst => regs[19][17].ACLR
rst => regs[19][18].ACLR
rst => regs[19][19].ACLR
rst => regs[19][20].ACLR
rst => regs[19][21].ACLR
rst => regs[19][22].ACLR
rst => regs[19][23].ACLR
rst => regs[19][24].ACLR
rst => regs[19][25].ACLR
rst => regs[19][26].ACLR
rst => regs[19][27].ACLR
rst => regs[19][28].ACLR
rst => regs[19][29].ACLR
rst => regs[19][30].ACLR
rst => regs[19][31].ACLR
rst => regs[18][0].ACLR
rst => regs[18][1].ACLR
rst => regs[18][2].ACLR
rst => regs[18][3].ACLR
rst => regs[18][4].ACLR
rst => regs[18][5].ACLR
rst => regs[18][6].ACLR
rst => regs[18][7].ACLR
rst => regs[18][8].ACLR
rst => regs[18][9].ACLR
rst => regs[18][10].ACLR
rst => regs[18][11].ACLR
rst => regs[18][12].ACLR
rst => regs[18][13].ACLR
rst => regs[18][14].ACLR
rst => regs[18][15].ACLR
rst => regs[18][16].ACLR
rst => regs[18][17].ACLR
rst => regs[18][18].ACLR
rst => regs[18][19].ACLR
rst => regs[18][20].ACLR
rst => regs[18][21].ACLR
rst => regs[18][22].ACLR
rst => regs[18][23].ACLR
rst => regs[18][24].ACLR
rst => regs[18][25].ACLR
rst => regs[18][26].ACLR
rst => regs[18][27].ACLR
rst => regs[18][28].ACLR
rst => regs[18][29].ACLR
rst => regs[18][30].ACLR
rst => regs[18][31].ACLR
rst => regs[17][0].ACLR
rst => regs[17][1].ACLR
rst => regs[17][2].ACLR
rst => regs[17][3].ACLR
rst => regs[17][4].ACLR
rst => regs[17][5].ACLR
rst => regs[17][6].ACLR
rst => regs[17][7].ACLR
rst => regs[17][8].ACLR
rst => regs[17][9].ACLR
rst => regs[17][10].ACLR
rst => regs[17][11].ACLR
rst => regs[17][12].ACLR
rst => regs[17][13].ACLR
rst => regs[17][14].ACLR
rst => regs[17][15].ACLR
rst => regs[17][16].ACLR
rst => regs[17][17].ACLR
rst => regs[17][18].ACLR
rst => regs[17][19].ACLR
rst => regs[17][20].ACLR
rst => regs[17][21].ACLR
rst => regs[17][22].ACLR
rst => regs[17][23].ACLR
rst => regs[17][24].ACLR
rst => regs[17][25].ACLR
rst => regs[17][26].ACLR
rst => regs[17][27].ACLR
rst => regs[17][28].ACLR
rst => regs[17][29].ACLR
rst => regs[17][30].ACLR
rst => regs[17][31].ACLR
rst => regs[16][0].ACLR
rst => regs[16][1].ACLR
rst => regs[16][2].ACLR
rst => regs[16][3].ACLR
rst => regs[16][4].ACLR
rst => regs[16][5].ACLR
rst => regs[16][6].ACLR
rst => regs[16][7].ACLR
rst => regs[16][8].ACLR
rst => regs[16][9].ACLR
rst => regs[16][10].ACLR
rst => regs[16][11].ACLR
rst => regs[16][12].ACLR
rst => regs[16][13].ACLR
rst => regs[16][14].ACLR
rst => regs[16][15].ACLR
rst => regs[16][16].ACLR
rst => regs[16][17].ACLR
rst => regs[16][18].ACLR
rst => regs[16][19].ACLR
rst => regs[16][20].ACLR
rst => regs[16][21].ACLR
rst => regs[16][22].ACLR
rst => regs[16][23].ACLR
rst => regs[16][24].ACLR
rst => regs[16][25].ACLR
rst => regs[16][26].ACLR
rst => regs[16][27].ACLR
rst => regs[16][28].ACLR
rst => regs[16][29].ACLR
rst => regs[16][30].ACLR
rst => regs[16][31].ACLR
rst => regs[15][0].ACLR
rst => regs[15][1].ACLR
rst => regs[15][2].ACLR
rst => regs[15][3].ACLR
rst => regs[15][4].ACLR
rst => regs[15][5].ACLR
rst => regs[15][6].ACLR
rst => regs[15][7].ACLR
rst => regs[15][8].ACLR
rst => regs[15][9].ACLR
rst => regs[15][10].ACLR
rst => regs[15][11].ACLR
rst => regs[15][12].ACLR
rst => regs[15][13].ACLR
rst => regs[15][14].ACLR
rst => regs[15][15].ACLR
rst => regs[15][16].ACLR
rst => regs[15][17].ACLR
rst => regs[15][18].ACLR
rst => regs[15][19].ACLR
rst => regs[15][20].ACLR
rst => regs[15][21].ACLR
rst => regs[15][22].ACLR
rst => regs[15][23].ACLR
rst => regs[15][24].ACLR
rst => regs[15][25].ACLR
rst => regs[15][26].ACLR
rst => regs[15][27].ACLR
rst => regs[15][28].ACLR
rst => regs[15][29].ACLR
rst => regs[15][30].ACLR
rst => regs[15][31].ACLR
rst => regs[14][0].ACLR
rst => regs[14][1].ACLR
rst => regs[14][2].ACLR
rst => regs[14][3].ACLR
rst => regs[14][4].ACLR
rst => regs[14][5].ACLR
rst => regs[14][6].ACLR
rst => regs[14][7].ACLR
rst => regs[14][8].ACLR
rst => regs[14][9].ACLR
rst => regs[14][10].ACLR
rst => regs[14][11].ACLR
rst => regs[14][12].ACLR
rst => regs[14][13].ACLR
rst => regs[14][14].ACLR
rst => regs[14][15].ACLR
rst => regs[14][16].ACLR
rst => regs[14][17].ACLR
rst => regs[14][18].ACLR
rst => regs[14][19].ACLR
rst => regs[14][20].ACLR
rst => regs[14][21].ACLR
rst => regs[14][22].ACLR
rst => regs[14][23].ACLR
rst => regs[14][24].ACLR
rst => regs[14][25].ACLR
rst => regs[14][26].ACLR
rst => regs[14][27].ACLR
rst => regs[14][28].ACLR
rst => regs[14][29].ACLR
rst => regs[14][30].ACLR
rst => regs[14][31].ACLR
rst => regs[13][0].ACLR
rst => regs[13][1].ACLR
rst => regs[13][2].ACLR
rst => regs[13][3].ACLR
rst => regs[13][4].ACLR
rst => regs[13][5].ACLR
rst => regs[13][6].ACLR
rst => regs[13][7].ACLR
rst => regs[13][8].ACLR
rst => regs[13][9].ACLR
rst => regs[13][10].ACLR
rst => regs[13][11].ACLR
rst => regs[13][12].ACLR
rst => regs[13][13].ACLR
rst => regs[13][14].ACLR
rst => regs[13][15].ACLR
rst => regs[13][16].ACLR
rst => regs[13][17].ACLR
rst => regs[13][18].ACLR
rst => regs[13][19].ACLR
rst => regs[13][20].ACLR
rst => regs[13][21].ACLR
rst => regs[13][22].ACLR
rst => regs[13][23].ACLR
rst => regs[13][24].ACLR
rst => regs[13][25].ACLR
rst => regs[13][26].ACLR
rst => regs[13][27].ACLR
rst => regs[13][28].ACLR
rst => regs[13][29].ACLR
rst => regs[13][30].ACLR
rst => regs[13][31].ACLR
rst => regs[12][0].ACLR
rst => regs[12][1].ACLR
rst => regs[12][2].ACLR
rst => regs[12][3].ACLR
rst => regs[12][4].ACLR
rst => regs[12][5].ACLR
rst => regs[12][6].ACLR
rst => regs[12][7].ACLR
rst => regs[12][8].ACLR
rst => regs[12][9].ACLR
rst => regs[12][10].ACLR
rst => regs[12][11].ACLR
rst => regs[12][12].ACLR
rst => regs[12][13].ACLR
rst => regs[12][14].ACLR
rst => regs[12][15].ACLR
rst => regs[12][16].ACLR
rst => regs[12][17].ACLR
rst => regs[12][18].ACLR
rst => regs[12][19].ACLR
rst => regs[12][20].ACLR
rst => regs[12][21].ACLR
rst => regs[12][22].ACLR
rst => regs[12][23].ACLR
rst => regs[12][24].ACLR
rst => regs[12][25].ACLR
rst => regs[12][26].ACLR
rst => regs[12][27].ACLR
rst => regs[12][28].ACLR
rst => regs[12][29].ACLR
rst => regs[12][30].ACLR
rst => regs[12][31].ACLR
rst => regs[11][0].ACLR
rst => regs[11][1].ACLR
rst => regs[11][2].ACLR
rst => regs[11][3].ACLR
rst => regs[11][4].ACLR
rst => regs[11][5].ACLR
rst => regs[11][6].ACLR
rst => regs[11][7].ACLR
rst => regs[11][8].ACLR
rst => regs[11][9].ACLR
rst => regs[11][10].ACLR
rst => regs[11][11].ACLR
rst => regs[11][12].ACLR
rst => regs[11][13].ACLR
rst => regs[11][14].ACLR
rst => regs[11][15].ACLR
rst => regs[11][16].ACLR
rst => regs[11][17].ACLR
rst => regs[11][18].ACLR
rst => regs[11][19].ACLR
rst => regs[11][20].ACLR
rst => regs[11][21].ACLR
rst => regs[11][22].ACLR
rst => regs[11][23].ACLR
rst => regs[11][24].ACLR
rst => regs[11][25].ACLR
rst => regs[11][26].ACLR
rst => regs[11][27].ACLR
rst => regs[11][28].ACLR
rst => regs[11][29].ACLR
rst => regs[11][30].ACLR
rst => regs[11][31].ACLR
rst => regs[10][0].ACLR
rst => regs[10][1].ACLR
rst => regs[10][2].ACLR
rst => regs[10][3].ACLR
rst => regs[10][4].ACLR
rst => regs[10][5].ACLR
rst => regs[10][6].ACLR
rst => regs[10][7].ACLR
rst => regs[10][8].ACLR
rst => regs[10][9].ACLR
rst => regs[10][10].ACLR
rst => regs[10][11].ACLR
rst => regs[10][12].ACLR
rst => regs[10][13].ACLR
rst => regs[10][14].ACLR
rst => regs[10][15].ACLR
rst => regs[10][16].ACLR
rst => regs[10][17].ACLR
rst => regs[10][18].ACLR
rst => regs[10][19].ACLR
rst => regs[10][20].ACLR
rst => regs[10][21].ACLR
rst => regs[10][22].ACLR
rst => regs[10][23].ACLR
rst => regs[10][24].ACLR
rst => regs[10][25].ACLR
rst => regs[10][26].ACLR
rst => regs[10][27].ACLR
rst => regs[10][28].ACLR
rst => regs[10][29].ACLR
rst => regs[10][30].ACLR
rst => regs[10][31].ACLR
rst => regs[9][0].ACLR
rst => regs[9][1].ACLR
rst => regs[9][2].ACLR
rst => regs[9][3].ACLR
rst => regs[9][4].ACLR
rst => regs[9][5].ACLR
rst => regs[9][6].ACLR
rst => regs[9][7].ACLR
rst => regs[9][8].ACLR
rst => regs[9][9].ACLR
rst => regs[9][10].ACLR
rst => regs[9][11].ACLR
rst => regs[9][12].ACLR
rst => regs[9][13].ACLR
rst => regs[9][14].ACLR
rst => regs[9][15].ACLR
rst => regs[9][16].ACLR
rst => regs[9][17].ACLR
rst => regs[9][18].ACLR
rst => regs[9][19].ACLR
rst => regs[9][20].ACLR
rst => regs[9][21].ACLR
rst => regs[9][22].ACLR
rst => regs[9][23].ACLR
rst => regs[9][24].ACLR
rst => regs[9][25].ACLR
rst => regs[9][26].ACLR
rst => regs[9][27].ACLR
rst => regs[9][28].ACLR
rst => regs[9][29].ACLR
rst => regs[9][30].ACLR
rst => regs[9][31].ACLR
rst => regs[8][0].ACLR
rst => regs[8][1].ACLR
rst => regs[8][2].ACLR
rst => regs[8][3].ACLR
rst => regs[8][4].ACLR
rst => regs[8][5].ACLR
rst => regs[8][6].ACLR
rst => regs[8][7].ACLR
rst => regs[8][8].ACLR
rst => regs[8][9].ACLR
rst => regs[8][10].ACLR
rst => regs[8][11].ACLR
rst => regs[8][12].ACLR
rst => regs[8][13].ACLR
rst => regs[8][14].ACLR
rst => regs[8][15].ACLR
rst => regs[8][16].ACLR
rst => regs[8][17].ACLR
rst => regs[8][18].ACLR
rst => regs[8][19].ACLR
rst => regs[8][20].ACLR
rst => regs[8][21].ACLR
rst => regs[8][22].ACLR
rst => regs[8][23].ACLR
rst => regs[8][24].ACLR
rst => regs[8][25].ACLR
rst => regs[8][26].ACLR
rst => regs[8][27].ACLR
rst => regs[8][28].ACLR
rst => regs[8][29].ACLR
rst => regs[8][30].ACLR
rst => regs[8][31].ACLR
rst => regs[7][0].ACLR
rst => regs[7][1].ACLR
rst => regs[7][2].ACLR
rst => regs[7][3].ACLR
rst => regs[7][4].ACLR
rst => regs[7][5].ACLR
rst => regs[7][6].ACLR
rst => regs[7][7].ACLR
rst => regs[7][8].ACLR
rst => regs[7][9].ACLR
rst => regs[7][10].ACLR
rst => regs[7][11].ACLR
rst => regs[7][12].ACLR
rst => regs[7][13].ACLR
rst => regs[7][14].ACLR
rst => regs[7][15].ACLR
rst => regs[7][16].ACLR
rst => regs[7][17].ACLR
rst => regs[7][18].ACLR
rst => regs[7][19].ACLR
rst => regs[7][20].ACLR
rst => regs[7][21].ACLR
rst => regs[7][22].ACLR
rst => regs[7][23].ACLR
rst => regs[7][24].ACLR
rst => regs[7][25].ACLR
rst => regs[7][26].ACLR
rst => regs[7][27].ACLR
rst => regs[7][28].ACLR
rst => regs[7][29].ACLR
rst => regs[7][30].ACLR
rst => regs[7][31].ACLR
rst => regs[6][0].ACLR
rst => regs[6][1].ACLR
rst => regs[6][2].ACLR
rst => regs[6][3].ACLR
rst => regs[6][4].ACLR
rst => regs[6][5].ACLR
rst => regs[6][6].ACLR
rst => regs[6][7].ACLR
rst => regs[6][8].ACLR
rst => regs[6][9].ACLR
rst => regs[6][10].ACLR
rst => regs[6][11].ACLR
rst => regs[6][12].ACLR
rst => regs[6][13].ACLR
rst => regs[6][14].ACLR
rst => regs[6][15].ACLR
rst => regs[6][16].ACLR
rst => regs[6][17].ACLR
rst => regs[6][18].ACLR
rst => regs[6][19].ACLR
rst => regs[6][20].ACLR
rst => regs[6][21].ACLR
rst => regs[6][22].ACLR
rst => regs[6][23].ACLR
rst => regs[6][24].ACLR
rst => regs[6][25].ACLR
rst => regs[6][26].ACLR
rst => regs[6][27].ACLR
rst => regs[6][28].ACLR
rst => regs[6][29].ACLR
rst => regs[6][30].ACLR
rst => regs[6][31].ACLR
rst => regs[5][0].ACLR
rst => regs[5][1].ACLR
rst => regs[5][2].ACLR
rst => regs[5][3].ACLR
rst => regs[5][4].ACLR
rst => regs[5][5].ACLR
rst => regs[5][6].ACLR
rst => regs[5][7].ACLR
rst => regs[5][8].ACLR
rst => regs[5][9].ACLR
rst => regs[5][10].ACLR
rst => regs[5][11].ACLR
rst => regs[5][12].ACLR
rst => regs[5][13].ACLR
rst => regs[5][14].ACLR
rst => regs[5][15].ACLR
rst => regs[5][16].ACLR
rst => regs[5][17].ACLR
rst => regs[5][18].ACLR
rst => regs[5][19].ACLR
rst => regs[5][20].ACLR
rst => regs[5][21].ACLR
rst => regs[5][22].ACLR
rst => regs[5][23].ACLR
rst => regs[5][24].ACLR
rst => regs[5][25].ACLR
rst => regs[5][26].ACLR
rst => regs[5][27].ACLR
rst => regs[5][28].ACLR
rst => regs[5][29].ACLR
rst => regs[5][30].ACLR
rst => regs[5][31].ACLR
rst => regs[4][0].ACLR
rst => regs[4][1].ACLR
rst => regs[4][2].ACLR
rst => regs[4][3].ACLR
rst => regs[4][4].ACLR
rst => regs[4][5].ACLR
rst => regs[4][6].ACLR
rst => regs[4][7].ACLR
rst => regs[4][8].ACLR
rst => regs[4][9].ACLR
rst => regs[4][10].ACLR
rst => regs[4][11].ACLR
rst => regs[4][12].ACLR
rst => regs[4][13].ACLR
rst => regs[4][14].ACLR
rst => regs[4][15].ACLR
rst => regs[4][16].ACLR
rst => regs[4][17].ACLR
rst => regs[4][18].ACLR
rst => regs[4][19].ACLR
rst => regs[4][20].ACLR
rst => regs[4][21].ACLR
rst => regs[4][22].ACLR
rst => regs[4][23].ACLR
rst => regs[4][24].ACLR
rst => regs[4][25].ACLR
rst => regs[4][26].ACLR
rst => regs[4][27].ACLR
rst => regs[4][28].ACLR
rst => regs[4][29].ACLR
rst => regs[4][30].ACLR
rst => regs[4][31].ACLR
rst => regs[3][0].ACLR
rst => regs[3][1].ACLR
rst => regs[3][2].ACLR
rst => regs[3][3].ACLR
rst => regs[3][4].ACLR
rst => regs[3][5].ACLR
rst => regs[3][6].ACLR
rst => regs[3][7].ACLR
rst => regs[3][8].ACLR
rst => regs[3][9].ACLR
rst => regs[3][10].ACLR
rst => regs[3][11].ACLR
rst => regs[3][12].ACLR
rst => regs[3][13].ACLR
rst => regs[3][14].ACLR
rst => regs[3][15].ACLR
rst => regs[3][16].ACLR
rst => regs[3][17].ACLR
rst => regs[3][18].ACLR
rst => regs[3][19].ACLR
rst => regs[3][20].ACLR
rst => regs[3][21].ACLR
rst => regs[3][22].ACLR
rst => regs[3][23].ACLR
rst => regs[3][24].ACLR
rst => regs[3][25].ACLR
rst => regs[3][26].ACLR
rst => regs[3][27].ACLR
rst => regs[3][28].ACLR
rst => regs[3][29].ACLR
rst => regs[3][30].ACLR
rst => regs[3][31].ACLR
rst => regs[2][0].ACLR
rst => regs[2][1].ACLR
rst => regs[2][2].ACLR
rst => regs[2][3].ACLR
rst => regs[2][4].ACLR
rst => regs[2][5].ACLR
rst => regs[2][6].ACLR
rst => regs[2][7].ACLR
rst => regs[2][8].ACLR
rst => regs[2][9].ACLR
rst => regs[2][10].ACLR
rst => regs[2][11].ACLR
rst => regs[2][12].ACLR
rst => regs[2][13].ACLR
rst => regs[2][14].ACLR
rst => regs[2][15].ACLR
rst => regs[2][16].ACLR
rst => regs[2][17].ACLR
rst => regs[2][18].ACLR
rst => regs[2][19].ACLR
rst => regs[2][20].ACLR
rst => regs[2][21].ACLR
rst => regs[2][22].ACLR
rst => regs[2][23].ACLR
rst => regs[2][24].ACLR
rst => regs[2][25].ACLR
rst => regs[2][26].ACLR
rst => regs[2][27].ACLR
rst => regs[2][28].ACLR
rst => regs[2][29].ACLR
rst => regs[2][30].ACLR
rst => regs[2][31].ACLR
rst => regs[1][0].ACLR
rst => regs[1][1].ACLR
rst => regs[1][2].ACLR
rst => regs[1][3].ACLR
rst => regs[1][4].ACLR
rst => regs[1][5].ACLR
rst => regs[1][6].ACLR
rst => regs[1][7].ACLR
rst => regs[1][8].ACLR
rst => regs[1][9].ACLR
rst => regs[1][10].ACLR
rst => regs[1][11].ACLR
rst => regs[1][12].ACLR
rst => regs[1][13].ACLR
rst => regs[1][14].ACLR
rst => regs[1][15].ACLR
rst => regs[1][16].ACLR
rst => regs[1][17].ACLR
rst => regs[1][18].ACLR
rst => regs[1][19].ACLR
rst => regs[1][20].ACLR
rst => regs[1][21].ACLR
rst => regs[1][22].ACLR
rst => regs[1][23].ACLR
rst => regs[1][24].ACLR
rst => regs[1][25].ACLR
rst => regs[1][26].ACLR
rst => regs[1][27].ACLR
rst => regs[1][28].ACLR
rst => regs[1][29].ACLR
rst => regs[1][30].ACLR
rst => regs[1][31].ACLR
rst => regs[0][0].ACLR
rst => regs[0][1].ACLR
rst => regs[0][2].ACLR
rst => regs[0][3].ACLR
rst => regs[0][4].ACLR
rst => regs[0][5].ACLR
rst => regs[0][6].ACLR
rst => regs[0][7].ACLR
rst => regs[0][8].ACLR
rst => regs[0][9].ACLR
rst => regs[0][10].ACLR
rst => regs[0][11].ACLR
rst => regs[0][12].ACLR
rst => regs[0][13].ACLR
rst => regs[0][14].ACLR
rst => regs[0][15].ACLR
rst => regs[0][16].ACLR
rst => regs[0][17].ACLR
rst => regs[0][18].ACLR
rst => regs[0][19].ACLR
rst => regs[0][20].ACLR
rst => regs[0][21].ACLR
rst => regs[0][22].ACLR
rst => regs[0][23].ACLR
rst => regs[0][24].ACLR
rst => regs[0][25].ACLR
rst => regs[0][26].ACLR
rst => regs[0][27].ACLR
rst => regs[0][28].ACLR
rst => regs[0][29].ACLR
rst => regs[0][30].ACLR
rst => regs[0][31].ACLR
rst => rd_data1[0]~reg0.ENA
rst => rd_data0[31]~reg0.ENA
rst => rd_data0[30]~reg0.ENA
rst => rd_data0[29]~reg0.ENA
rst => rd_data0[28]~reg0.ENA
rst => rd_data0[27]~reg0.ENA
rst => rd_data0[26]~reg0.ENA
rst => rd_data0[25]~reg0.ENA
rst => rd_data0[24]~reg0.ENA
rst => rd_data0[23]~reg0.ENA
rst => rd_data0[22]~reg0.ENA
rst => rd_data0[21]~reg0.ENA
rst => rd_data0[20]~reg0.ENA
rst => rd_data0[19]~reg0.ENA
rst => rd_data0[18]~reg0.ENA
rst => rd_data0[17]~reg0.ENA
rst => rd_data0[16]~reg0.ENA
rst => rd_data0[15]~reg0.ENA
rst => rd_data0[14]~reg0.ENA
rst => rd_data0[13]~reg0.ENA
rst => rd_data0[12]~reg0.ENA
rst => rd_data0[11]~reg0.ENA
rst => rd_data0[10]~reg0.ENA
rst => rd_data0[9]~reg0.ENA
rst => rd_data0[8]~reg0.ENA
rst => rd_data0[7]~reg0.ENA
rst => rd_data0[6]~reg0.ENA
rst => rd_data0[5]~reg0.ENA
rst => rd_data0[4]~reg0.ENA
rst => rd_data0[3]~reg0.ENA
rst => rd_data0[2]~reg0.ENA
rst => rd_data0[1]~reg0.ENA
rst => rd_data0[0]~reg0.ENA
rst => rd_data1[31]~reg0.ENA
rst => rd_data1[30]~reg0.ENA
rst => rd_data1[29]~reg0.ENA
rst => rd_data1[28]~reg0.ENA
rst => rd_data1[27]~reg0.ENA
rst => rd_data1[26]~reg0.ENA
rst => rd_data1[25]~reg0.ENA
rst => rd_data1[24]~reg0.ENA
rst => rd_data1[23]~reg0.ENA
rst => rd_data1[22]~reg0.ENA
rst => rd_data1[21]~reg0.ENA
rst => rd_data1[20]~reg0.ENA
rst => rd_data1[19]~reg0.ENA
rst => rd_data1[18]~reg0.ENA
rst => rd_data1[17]~reg0.ENA
rst => rd_data1[16]~reg0.ENA
rst => rd_data1[15]~reg0.ENA
rst => rd_data1[14]~reg0.ENA
rst => rd_data1[13]~reg0.ENA
rst => rd_data1[12]~reg0.ENA
rst => rd_data1[11]~reg0.ENA
rst => rd_data1[10]~reg0.ENA
rst => rd_data1[9]~reg0.ENA
rst => rd_data1[8]~reg0.ENA
rst => rd_data1[7]~reg0.ENA
rst => rd_data1[6]~reg0.ENA
rst => rd_data1[5]~reg0.ENA
rst => rd_data1[4]~reg0.ENA
rst => rd_data1[3]~reg0.ENA
rst => rd_data1[2]~reg0.ENA
rst => rd_data1[1]~reg0.ENA
rd_addr0[0] => Mux0.IN4
rd_addr0[0] => Mux1.IN4
rd_addr0[0] => Mux2.IN4
rd_addr0[0] => Mux3.IN4
rd_addr0[0] => Mux4.IN4
rd_addr0[0] => Mux5.IN4
rd_addr0[0] => Mux6.IN4
rd_addr0[0] => Mux7.IN4
rd_addr0[0] => Mux8.IN4
rd_addr0[0] => Mux9.IN4
rd_addr0[0] => Mux10.IN4
rd_addr0[0] => Mux11.IN4
rd_addr0[0] => Mux12.IN4
rd_addr0[0] => Mux13.IN4
rd_addr0[0] => Mux14.IN4
rd_addr0[0] => Mux15.IN4
rd_addr0[0] => Mux16.IN4
rd_addr0[0] => Mux17.IN4
rd_addr0[0] => Mux18.IN4
rd_addr0[0] => Mux19.IN4
rd_addr0[0] => Mux20.IN4
rd_addr0[0] => Mux21.IN4
rd_addr0[0] => Mux22.IN4
rd_addr0[0] => Mux23.IN4
rd_addr0[0] => Mux24.IN4
rd_addr0[0] => Mux25.IN4
rd_addr0[0] => Mux26.IN4
rd_addr0[0] => Mux27.IN4
rd_addr0[0] => Mux28.IN4
rd_addr0[0] => Mux29.IN4
rd_addr0[0] => Mux30.IN4
rd_addr0[0] => Mux31.IN4
rd_addr0[1] => Mux0.IN3
rd_addr0[1] => Mux1.IN3
rd_addr0[1] => Mux2.IN3
rd_addr0[1] => Mux3.IN3
rd_addr0[1] => Mux4.IN3
rd_addr0[1] => Mux5.IN3
rd_addr0[1] => Mux6.IN3
rd_addr0[1] => Mux7.IN3
rd_addr0[1] => Mux8.IN3
rd_addr0[1] => Mux9.IN3
rd_addr0[1] => Mux10.IN3
rd_addr0[1] => Mux11.IN3
rd_addr0[1] => Mux12.IN3
rd_addr0[1] => Mux13.IN3
rd_addr0[1] => Mux14.IN3
rd_addr0[1] => Mux15.IN3
rd_addr0[1] => Mux16.IN3
rd_addr0[1] => Mux17.IN3
rd_addr0[1] => Mux18.IN3
rd_addr0[1] => Mux19.IN3
rd_addr0[1] => Mux20.IN3
rd_addr0[1] => Mux21.IN3
rd_addr0[1] => Mux22.IN3
rd_addr0[1] => Mux23.IN3
rd_addr0[1] => Mux24.IN3
rd_addr0[1] => Mux25.IN3
rd_addr0[1] => Mux26.IN3
rd_addr0[1] => Mux27.IN3
rd_addr0[1] => Mux28.IN3
rd_addr0[1] => Mux29.IN3
rd_addr0[1] => Mux30.IN3
rd_addr0[1] => Mux31.IN3
rd_addr0[2] => Mux0.IN2
rd_addr0[2] => Mux1.IN2
rd_addr0[2] => Mux2.IN2
rd_addr0[2] => Mux3.IN2
rd_addr0[2] => Mux4.IN2
rd_addr0[2] => Mux5.IN2
rd_addr0[2] => Mux6.IN2
rd_addr0[2] => Mux7.IN2
rd_addr0[2] => Mux8.IN2
rd_addr0[2] => Mux9.IN2
rd_addr0[2] => Mux10.IN2
rd_addr0[2] => Mux11.IN2
rd_addr0[2] => Mux12.IN2
rd_addr0[2] => Mux13.IN2
rd_addr0[2] => Mux14.IN2
rd_addr0[2] => Mux15.IN2
rd_addr0[2] => Mux16.IN2
rd_addr0[2] => Mux17.IN2
rd_addr0[2] => Mux18.IN2
rd_addr0[2] => Mux19.IN2
rd_addr0[2] => Mux20.IN2
rd_addr0[2] => Mux21.IN2
rd_addr0[2] => Mux22.IN2
rd_addr0[2] => Mux23.IN2
rd_addr0[2] => Mux24.IN2
rd_addr0[2] => Mux25.IN2
rd_addr0[2] => Mux26.IN2
rd_addr0[2] => Mux27.IN2
rd_addr0[2] => Mux28.IN2
rd_addr0[2] => Mux29.IN2
rd_addr0[2] => Mux30.IN2
rd_addr0[2] => Mux31.IN2
rd_addr0[3] => Mux0.IN1
rd_addr0[3] => Mux1.IN1
rd_addr0[3] => Mux2.IN1
rd_addr0[3] => Mux3.IN1
rd_addr0[3] => Mux4.IN1
rd_addr0[3] => Mux5.IN1
rd_addr0[3] => Mux6.IN1
rd_addr0[3] => Mux7.IN1
rd_addr0[3] => Mux8.IN1
rd_addr0[3] => Mux9.IN1
rd_addr0[3] => Mux10.IN1
rd_addr0[3] => Mux11.IN1
rd_addr0[3] => Mux12.IN1
rd_addr0[3] => Mux13.IN1
rd_addr0[3] => Mux14.IN1
rd_addr0[3] => Mux15.IN1
rd_addr0[3] => Mux16.IN1
rd_addr0[3] => Mux17.IN1
rd_addr0[3] => Mux18.IN1
rd_addr0[3] => Mux19.IN1
rd_addr0[3] => Mux20.IN1
rd_addr0[3] => Mux21.IN1
rd_addr0[3] => Mux22.IN1
rd_addr0[3] => Mux23.IN1
rd_addr0[3] => Mux24.IN1
rd_addr0[3] => Mux25.IN1
rd_addr0[3] => Mux26.IN1
rd_addr0[3] => Mux27.IN1
rd_addr0[3] => Mux28.IN1
rd_addr0[3] => Mux29.IN1
rd_addr0[3] => Mux30.IN1
rd_addr0[3] => Mux31.IN1
rd_addr0[4] => Mux0.IN0
rd_addr0[4] => Mux1.IN0
rd_addr0[4] => Mux2.IN0
rd_addr0[4] => Mux3.IN0
rd_addr0[4] => Mux4.IN0
rd_addr0[4] => Mux5.IN0
rd_addr0[4] => Mux6.IN0
rd_addr0[4] => Mux7.IN0
rd_addr0[4] => Mux8.IN0
rd_addr0[4] => Mux9.IN0
rd_addr0[4] => Mux10.IN0
rd_addr0[4] => Mux11.IN0
rd_addr0[4] => Mux12.IN0
rd_addr0[4] => Mux13.IN0
rd_addr0[4] => Mux14.IN0
rd_addr0[4] => Mux15.IN0
rd_addr0[4] => Mux16.IN0
rd_addr0[4] => Mux17.IN0
rd_addr0[4] => Mux18.IN0
rd_addr0[4] => Mux19.IN0
rd_addr0[4] => Mux20.IN0
rd_addr0[4] => Mux21.IN0
rd_addr0[4] => Mux22.IN0
rd_addr0[4] => Mux23.IN0
rd_addr0[4] => Mux24.IN0
rd_addr0[4] => Mux25.IN0
rd_addr0[4] => Mux26.IN0
rd_addr0[4] => Mux27.IN0
rd_addr0[4] => Mux28.IN0
rd_addr0[4] => Mux29.IN0
rd_addr0[4] => Mux30.IN0
rd_addr0[4] => Mux31.IN0
rd_addr1[0] => Mux32.IN4
rd_addr1[0] => Mux33.IN4
rd_addr1[0] => Mux34.IN4
rd_addr1[0] => Mux35.IN4
rd_addr1[0] => Mux36.IN4
rd_addr1[0] => Mux37.IN4
rd_addr1[0] => Mux38.IN4
rd_addr1[0] => Mux39.IN4
rd_addr1[0] => Mux40.IN4
rd_addr1[0] => Mux41.IN4
rd_addr1[0] => Mux42.IN4
rd_addr1[0] => Mux43.IN4
rd_addr1[0] => Mux44.IN4
rd_addr1[0] => Mux45.IN4
rd_addr1[0] => Mux46.IN4
rd_addr1[0] => Mux47.IN4
rd_addr1[0] => Mux48.IN4
rd_addr1[0] => Mux49.IN4
rd_addr1[0] => Mux50.IN4
rd_addr1[0] => Mux51.IN4
rd_addr1[0] => Mux52.IN4
rd_addr1[0] => Mux53.IN4
rd_addr1[0] => Mux54.IN4
rd_addr1[0] => Mux55.IN4
rd_addr1[0] => Mux56.IN4
rd_addr1[0] => Mux57.IN4
rd_addr1[0] => Mux58.IN4
rd_addr1[0] => Mux59.IN4
rd_addr1[0] => Mux60.IN4
rd_addr1[0] => Mux61.IN4
rd_addr1[0] => Mux62.IN4
rd_addr1[0] => Mux63.IN4
rd_addr1[1] => Mux32.IN3
rd_addr1[1] => Mux33.IN3
rd_addr1[1] => Mux34.IN3
rd_addr1[1] => Mux35.IN3
rd_addr1[1] => Mux36.IN3
rd_addr1[1] => Mux37.IN3
rd_addr1[1] => Mux38.IN3
rd_addr1[1] => Mux39.IN3
rd_addr1[1] => Mux40.IN3
rd_addr1[1] => Mux41.IN3
rd_addr1[1] => Mux42.IN3
rd_addr1[1] => Mux43.IN3
rd_addr1[1] => Mux44.IN3
rd_addr1[1] => Mux45.IN3
rd_addr1[1] => Mux46.IN3
rd_addr1[1] => Mux47.IN3
rd_addr1[1] => Mux48.IN3
rd_addr1[1] => Mux49.IN3
rd_addr1[1] => Mux50.IN3
rd_addr1[1] => Mux51.IN3
rd_addr1[1] => Mux52.IN3
rd_addr1[1] => Mux53.IN3
rd_addr1[1] => Mux54.IN3
rd_addr1[1] => Mux55.IN3
rd_addr1[1] => Mux56.IN3
rd_addr1[1] => Mux57.IN3
rd_addr1[1] => Mux58.IN3
rd_addr1[1] => Mux59.IN3
rd_addr1[1] => Mux60.IN3
rd_addr1[1] => Mux61.IN3
rd_addr1[1] => Mux62.IN3
rd_addr1[1] => Mux63.IN3
rd_addr1[2] => Mux32.IN2
rd_addr1[2] => Mux33.IN2
rd_addr1[2] => Mux34.IN2
rd_addr1[2] => Mux35.IN2
rd_addr1[2] => Mux36.IN2
rd_addr1[2] => Mux37.IN2
rd_addr1[2] => Mux38.IN2
rd_addr1[2] => Mux39.IN2
rd_addr1[2] => Mux40.IN2
rd_addr1[2] => Mux41.IN2
rd_addr1[2] => Mux42.IN2
rd_addr1[2] => Mux43.IN2
rd_addr1[2] => Mux44.IN2
rd_addr1[2] => Mux45.IN2
rd_addr1[2] => Mux46.IN2
rd_addr1[2] => Mux47.IN2
rd_addr1[2] => Mux48.IN2
rd_addr1[2] => Mux49.IN2
rd_addr1[2] => Mux50.IN2
rd_addr1[2] => Mux51.IN2
rd_addr1[2] => Mux52.IN2
rd_addr1[2] => Mux53.IN2
rd_addr1[2] => Mux54.IN2
rd_addr1[2] => Mux55.IN2
rd_addr1[2] => Mux56.IN2
rd_addr1[2] => Mux57.IN2
rd_addr1[2] => Mux58.IN2
rd_addr1[2] => Mux59.IN2
rd_addr1[2] => Mux60.IN2
rd_addr1[2] => Mux61.IN2
rd_addr1[2] => Mux62.IN2
rd_addr1[2] => Mux63.IN2
rd_addr1[3] => Mux32.IN1
rd_addr1[3] => Mux33.IN1
rd_addr1[3] => Mux34.IN1
rd_addr1[3] => Mux35.IN1
rd_addr1[3] => Mux36.IN1
rd_addr1[3] => Mux37.IN1
rd_addr1[3] => Mux38.IN1
rd_addr1[3] => Mux39.IN1
rd_addr1[3] => Mux40.IN1
rd_addr1[3] => Mux41.IN1
rd_addr1[3] => Mux42.IN1
rd_addr1[3] => Mux43.IN1
rd_addr1[3] => Mux44.IN1
rd_addr1[3] => Mux45.IN1
rd_addr1[3] => Mux46.IN1
rd_addr1[3] => Mux47.IN1
rd_addr1[3] => Mux48.IN1
rd_addr1[3] => Mux49.IN1
rd_addr1[3] => Mux50.IN1
rd_addr1[3] => Mux51.IN1
rd_addr1[3] => Mux52.IN1
rd_addr1[3] => Mux53.IN1
rd_addr1[3] => Mux54.IN1
rd_addr1[3] => Mux55.IN1
rd_addr1[3] => Mux56.IN1
rd_addr1[3] => Mux57.IN1
rd_addr1[3] => Mux58.IN1
rd_addr1[3] => Mux59.IN1
rd_addr1[3] => Mux60.IN1
rd_addr1[3] => Mux61.IN1
rd_addr1[3] => Mux62.IN1
rd_addr1[3] => Mux63.IN1
rd_addr1[4] => Mux32.IN0
rd_addr1[4] => Mux33.IN0
rd_addr1[4] => Mux34.IN0
rd_addr1[4] => Mux35.IN0
rd_addr1[4] => Mux36.IN0
rd_addr1[4] => Mux37.IN0
rd_addr1[4] => Mux38.IN0
rd_addr1[4] => Mux39.IN0
rd_addr1[4] => Mux40.IN0
rd_addr1[4] => Mux41.IN0
rd_addr1[4] => Mux42.IN0
rd_addr1[4] => Mux43.IN0
rd_addr1[4] => Mux44.IN0
rd_addr1[4] => Mux45.IN0
rd_addr1[4] => Mux46.IN0
rd_addr1[4] => Mux47.IN0
rd_addr1[4] => Mux48.IN0
rd_addr1[4] => Mux49.IN0
rd_addr1[4] => Mux50.IN0
rd_addr1[4] => Mux51.IN0
rd_addr1[4] => Mux52.IN0
rd_addr1[4] => Mux53.IN0
rd_addr1[4] => Mux54.IN0
rd_addr1[4] => Mux55.IN0
rd_addr1[4] => Mux56.IN0
rd_addr1[4] => Mux57.IN0
rd_addr1[4] => Mux58.IN0
rd_addr1[4] => Mux59.IN0
rd_addr1[4] => Mux60.IN0
rd_addr1[4] => Mux61.IN0
rd_addr1[4] => Mux62.IN0
rd_addr1[4] => Mux63.IN0
wr_addr[0] => Decoder0.IN4
wr_addr[1] => Decoder0.IN3
wr_addr[2] => Decoder0.IN2
wr_addr[3] => Decoder0.IN1
wr_addr[4] => Decoder0.IN0
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs[0][31].ENA
wr_en => regs[0][30].ENA
wr_en => regs[0][29].ENA
wr_en => regs[0][28].ENA
wr_en => regs[0][27].ENA
wr_en => regs[0][26].ENA
wr_en => regs[0][25].ENA
wr_en => regs[0][24].ENA
wr_en => regs[0][23].ENA
wr_en => regs[0][22].ENA
wr_en => regs[0][21].ENA
wr_en => regs[0][20].ENA
wr_en => regs[0][19].ENA
wr_en => regs[0][18].ENA
wr_en => regs[0][17].ENA
wr_en => regs[0][16].ENA
wr_en => regs[0][15].ENA
wr_en => regs[0][14].ENA
wr_en => regs[0][13].ENA
wr_en => regs[0][12].ENA
wr_en => regs[0][11].ENA
wr_en => regs[0][10].ENA
wr_en => regs[0][9].ENA
wr_en => regs[0][8].ENA
wr_en => regs[0][7].ENA
wr_en => regs[0][6].ENA
wr_en => regs[0][5].ENA
wr_en => regs[0][4].ENA
wr_en => regs[0][3].ENA
wr_en => regs[0][2].ENA
wr_en => regs[0][1].ENA
wr_en => regs[0][0].ENA
wr_en => regs[1][31].ENA
wr_en => regs[1][30].ENA
wr_en => regs[1][29].ENA
wr_en => regs[1][28].ENA
wr_en => regs[1][27].ENA
wr_en => regs[1][26].ENA
wr_en => regs[1][25].ENA
wr_en => regs[1][24].ENA
wr_en => regs[1][23].ENA
wr_en => regs[1][22].ENA
wr_en => regs[1][21].ENA
wr_en => regs[1][20].ENA
wr_en => regs[1][19].ENA
wr_en => regs[1][18].ENA
wr_en => regs[1][17].ENA
wr_en => regs[1][16].ENA
wr_en => regs[1][15].ENA
wr_en => regs[1][14].ENA
wr_en => regs[1][13].ENA
wr_en => regs[1][12].ENA
wr_en => regs[1][11].ENA
wr_en => regs[1][10].ENA
wr_en => regs[1][9].ENA
wr_en => regs[1][8].ENA
wr_en => regs[1][7].ENA
wr_en => regs[1][6].ENA
wr_en => regs[1][5].ENA
wr_en => regs[1][4].ENA
wr_en => regs[1][3].ENA
wr_en => regs[1][2].ENA
wr_en => regs[1][1].ENA
wr_en => regs[1][0].ENA
wr_en => regs[2][31].ENA
wr_en => regs[2][30].ENA
wr_en => regs[2][29].ENA
wr_en => regs[2][28].ENA
wr_en => regs[2][27].ENA
wr_en => regs[2][26].ENA
wr_en => regs[2][25].ENA
wr_en => regs[2][24].ENA
wr_en => regs[2][23].ENA
wr_en => regs[2][22].ENA
wr_en => regs[2][21].ENA
wr_en => regs[2][20].ENA
wr_en => regs[2][19].ENA
wr_en => regs[2][18].ENA
wr_en => regs[2][17].ENA
wr_en => regs[2][16].ENA
wr_en => regs[2][15].ENA
wr_en => regs[2][14].ENA
wr_en => regs[2][13].ENA
wr_en => regs[2][12].ENA
wr_en => regs[2][11].ENA
wr_en => regs[2][10].ENA
wr_en => regs[2][9].ENA
wr_en => regs[2][8].ENA
wr_en => regs[2][7].ENA
wr_en => regs[2][6].ENA
wr_en => regs[2][5].ENA
wr_en => regs[2][4].ENA
wr_en => regs[2][3].ENA
wr_en => regs[2][2].ENA
wr_en => regs[2][1].ENA
wr_en => regs[2][0].ENA
wr_en => regs[3][31].ENA
wr_en => regs[3][30].ENA
wr_en => regs[3][29].ENA
wr_en => regs[3][28].ENA
wr_en => regs[3][27].ENA
wr_en => regs[3][26].ENA
wr_en => regs[3][25].ENA
wr_en => regs[3][24].ENA
wr_en => regs[3][23].ENA
wr_en => regs[3][22].ENA
wr_en => regs[3][21].ENA
wr_en => regs[3][20].ENA
wr_en => regs[3][19].ENA
wr_en => regs[3][18].ENA
wr_en => regs[3][17].ENA
wr_en => regs[3][16].ENA
wr_en => regs[3][15].ENA
wr_en => regs[3][14].ENA
wr_en => regs[3][13].ENA
wr_en => regs[3][12].ENA
wr_en => regs[3][11].ENA
wr_en => regs[3][10].ENA
wr_en => regs[3][9].ENA
wr_en => regs[3][8].ENA
wr_en => regs[3][7].ENA
wr_en => regs[3][6].ENA
wr_en => regs[3][5].ENA
wr_en => regs[3][4].ENA
wr_en => regs[3][3].ENA
wr_en => regs[3][2].ENA
wr_en => regs[3][1].ENA
wr_en => regs[3][0].ENA
wr_en => regs[4][31].ENA
wr_en => regs[4][30].ENA
wr_en => regs[4][29].ENA
wr_en => regs[4][28].ENA
wr_en => regs[4][27].ENA
wr_en => regs[4][26].ENA
wr_en => regs[4][25].ENA
wr_en => regs[4][24].ENA
wr_en => regs[4][23].ENA
wr_en => regs[4][22].ENA
wr_en => regs[4][21].ENA
wr_en => regs[4][20].ENA
wr_en => regs[4][19].ENA
wr_en => regs[4][18].ENA
wr_en => regs[4][17].ENA
wr_en => regs[4][16].ENA
wr_en => regs[4][15].ENA
wr_en => regs[4][14].ENA
wr_en => regs[4][13].ENA
wr_en => regs[4][12].ENA
wr_en => regs[4][11].ENA
wr_en => regs[4][10].ENA
wr_en => regs[4][9].ENA
wr_en => regs[4][8].ENA
wr_en => regs[4][7].ENA
wr_en => regs[4][6].ENA
wr_en => regs[4][5].ENA
wr_en => regs[4][4].ENA
wr_en => regs[4][3].ENA
wr_en => regs[4][2].ENA
wr_en => regs[4][1].ENA
wr_en => regs[4][0].ENA
wr_en => regs[5][31].ENA
wr_en => regs[5][30].ENA
wr_en => regs[5][29].ENA
wr_en => regs[5][28].ENA
wr_en => regs[5][27].ENA
wr_en => regs[5][26].ENA
wr_en => regs[5][25].ENA
wr_en => regs[5][24].ENA
wr_en => regs[5][23].ENA
wr_en => regs[5][22].ENA
wr_en => regs[5][21].ENA
wr_en => regs[5][20].ENA
wr_en => regs[5][19].ENA
wr_en => regs[5][18].ENA
wr_en => regs[5][17].ENA
wr_en => regs[5][16].ENA
wr_en => regs[5][15].ENA
wr_en => regs[5][14].ENA
wr_en => regs[5][13].ENA
wr_en => regs[5][12].ENA
wr_en => regs[5][11].ENA
wr_en => regs[5][10].ENA
wr_en => regs[5][9].ENA
wr_en => regs[5][8].ENA
wr_en => regs[5][7].ENA
wr_en => regs[5][6].ENA
wr_en => regs[5][5].ENA
wr_en => regs[5][4].ENA
wr_en => regs[5][3].ENA
wr_en => regs[5][2].ENA
wr_en => regs[5][1].ENA
wr_en => regs[5][0].ENA
wr_en => regs[6][31].ENA
wr_en => regs[6][30].ENA
wr_en => regs[6][29].ENA
wr_en => regs[6][28].ENA
wr_en => regs[6][27].ENA
wr_en => regs[6][26].ENA
wr_en => regs[6][25].ENA
wr_en => regs[6][24].ENA
wr_en => regs[6][23].ENA
wr_en => regs[6][22].ENA
wr_en => regs[6][21].ENA
wr_en => regs[6][20].ENA
wr_en => regs[6][19].ENA
wr_en => regs[6][18].ENA
wr_en => regs[6][17].ENA
wr_en => regs[6][16].ENA
wr_en => regs[6][15].ENA
wr_en => regs[6][14].ENA
wr_en => regs[6][13].ENA
wr_en => regs[6][12].ENA
wr_en => regs[6][11].ENA
wr_en => regs[6][10].ENA
wr_en => regs[6][9].ENA
wr_en => regs[6][8].ENA
wr_en => regs[6][7].ENA
wr_en => regs[6][6].ENA
wr_en => regs[6][5].ENA
wr_en => regs[6][4].ENA
wr_en => regs[6][3].ENA
wr_en => regs[6][2].ENA
wr_en => regs[6][1].ENA
wr_en => regs[6][0].ENA
wr_en => regs[7][31].ENA
wr_en => regs[7][30].ENA
wr_en => regs[7][29].ENA
wr_en => regs[7][28].ENA
wr_en => regs[7][27].ENA
wr_en => regs[7][26].ENA
wr_en => regs[7][25].ENA
wr_en => regs[7][24].ENA
wr_en => regs[7][23].ENA
wr_en => regs[7][22].ENA
wr_en => regs[7][21].ENA
wr_en => regs[7][20].ENA
wr_en => regs[7][19].ENA
wr_en => regs[7][18].ENA
wr_en => regs[7][17].ENA
wr_en => regs[7][16].ENA
wr_en => regs[7][15].ENA
wr_en => regs[7][14].ENA
wr_en => regs[7][13].ENA
wr_en => regs[7][12].ENA
wr_en => regs[7][11].ENA
wr_en => regs[7][10].ENA
wr_en => regs[7][9].ENA
wr_en => regs[7][8].ENA
wr_en => regs[7][7].ENA
wr_en => regs[7][6].ENA
wr_en => regs[7][5].ENA
wr_en => regs[7][4].ENA
wr_en => regs[7][3].ENA
wr_en => regs[7][2].ENA
wr_en => regs[7][1].ENA
wr_en => regs[7][0].ENA
wr_en => regs[8][31].ENA
wr_en => regs[8][30].ENA
wr_en => regs[8][29].ENA
wr_en => regs[8][28].ENA
wr_en => regs[8][27].ENA
wr_en => regs[8][26].ENA
wr_en => regs[8][25].ENA
wr_en => regs[8][24].ENA
wr_en => regs[8][23].ENA
wr_en => regs[8][22].ENA
wr_en => regs[8][21].ENA
wr_en => regs[8][20].ENA
wr_en => regs[8][19].ENA
wr_en => regs[8][18].ENA
wr_en => regs[8][17].ENA
wr_en => regs[8][16].ENA
wr_en => regs[8][15].ENA
wr_en => regs[8][14].ENA
wr_en => regs[8][13].ENA
wr_en => regs[8][12].ENA
wr_en => regs[8][11].ENA
wr_en => regs[8][10].ENA
wr_en => regs[8][9].ENA
wr_en => regs[8][8].ENA
wr_en => regs[8][7].ENA
wr_en => regs[8][6].ENA
wr_en => regs[8][5].ENA
wr_en => regs[8][4].ENA
wr_en => regs[8][3].ENA
wr_en => regs[8][2].ENA
wr_en => regs[8][1].ENA
wr_en => regs[8][0].ENA
wr_en => regs[9][31].ENA
wr_en => regs[9][30].ENA
wr_en => regs[9][29].ENA
wr_en => regs[9][28].ENA
wr_en => regs[9][27].ENA
wr_en => regs[9][26].ENA
wr_en => regs[9][25].ENA
wr_en => regs[9][24].ENA
wr_en => regs[9][23].ENA
wr_en => regs[9][22].ENA
wr_en => regs[9][21].ENA
wr_en => regs[9][20].ENA
wr_en => regs[9][19].ENA
wr_en => regs[9][18].ENA
wr_en => regs[9][17].ENA
wr_en => regs[9][16].ENA
wr_en => regs[9][15].ENA
wr_en => regs[9][14].ENA
wr_en => regs[9][13].ENA
wr_en => regs[9][12].ENA
wr_en => regs[9][11].ENA
wr_en => regs[9][10].ENA
wr_en => regs[9][9].ENA
wr_en => regs[9][8].ENA
wr_en => regs[9][7].ENA
wr_en => regs[9][6].ENA
wr_en => regs[9][5].ENA
wr_en => regs[9][4].ENA
wr_en => regs[9][3].ENA
wr_en => regs[9][2].ENA
wr_en => regs[9][1].ENA
wr_en => regs[9][0].ENA
wr_en => regs[10][31].ENA
wr_en => regs[10][30].ENA
wr_en => regs[10][29].ENA
wr_en => regs[10][28].ENA
wr_en => regs[10][27].ENA
wr_en => regs[10][26].ENA
wr_en => regs[10][25].ENA
wr_en => regs[10][24].ENA
wr_en => regs[10][23].ENA
wr_en => regs[10][22].ENA
wr_en => regs[10][21].ENA
wr_en => regs[10][20].ENA
wr_en => regs[10][19].ENA
wr_en => regs[10][18].ENA
wr_en => regs[10][17].ENA
wr_en => regs[10][16].ENA
wr_en => regs[10][15].ENA
wr_en => regs[10][14].ENA
wr_en => regs[10][13].ENA
wr_en => regs[10][12].ENA
wr_en => regs[10][11].ENA
wr_en => regs[10][10].ENA
wr_en => regs[10][9].ENA
wr_en => regs[10][8].ENA
wr_en => regs[10][7].ENA
wr_en => regs[10][6].ENA
wr_en => regs[10][5].ENA
wr_en => regs[10][4].ENA
wr_en => regs[10][3].ENA
wr_en => regs[10][2].ENA
wr_en => regs[10][1].ENA
wr_en => regs[10][0].ENA
wr_en => regs[11][31].ENA
wr_en => regs[11][30].ENA
wr_en => regs[11][29].ENA
wr_en => regs[11][28].ENA
wr_en => regs[11][27].ENA
wr_en => regs[11][26].ENA
wr_en => regs[11][25].ENA
wr_en => regs[11][24].ENA
wr_en => regs[11][23].ENA
wr_en => regs[11][22].ENA
wr_en => regs[11][21].ENA
wr_en => regs[11][20].ENA
wr_en => regs[11][19].ENA
wr_en => regs[11][18].ENA
wr_en => regs[11][17].ENA
wr_en => regs[11][16].ENA
wr_en => regs[11][15].ENA
wr_en => regs[11][14].ENA
wr_en => regs[11][13].ENA
wr_en => regs[11][12].ENA
wr_en => regs[11][11].ENA
wr_en => regs[11][10].ENA
wr_en => regs[11][9].ENA
wr_en => regs[11][8].ENA
wr_en => regs[11][7].ENA
wr_en => regs[11][6].ENA
wr_en => regs[11][5].ENA
wr_en => regs[11][4].ENA
wr_en => regs[11][3].ENA
wr_en => regs[11][2].ENA
wr_en => regs[11][1].ENA
wr_en => regs[11][0].ENA
wr_en => regs[12][31].ENA
wr_en => regs[12][30].ENA
wr_en => regs[12][29].ENA
wr_en => regs[12][28].ENA
wr_en => regs[12][27].ENA
wr_en => regs[12][26].ENA
wr_en => regs[12][25].ENA
wr_en => regs[12][24].ENA
wr_en => regs[12][23].ENA
wr_en => regs[12][22].ENA
wr_en => regs[12][21].ENA
wr_en => regs[12][20].ENA
wr_en => regs[12][19].ENA
wr_en => regs[12][18].ENA
wr_en => regs[12][17].ENA
wr_en => regs[12][16].ENA
wr_en => regs[12][15].ENA
wr_en => regs[12][14].ENA
wr_en => regs[12][13].ENA
wr_en => regs[12][12].ENA
wr_en => regs[12][11].ENA
wr_en => regs[12][10].ENA
wr_en => regs[12][9].ENA
wr_en => regs[12][8].ENA
wr_en => regs[12][7].ENA
wr_en => regs[12][6].ENA
wr_en => regs[12][5].ENA
wr_en => regs[12][4].ENA
wr_en => regs[12][3].ENA
wr_en => regs[12][2].ENA
wr_en => regs[12][1].ENA
wr_en => regs[12][0].ENA
wr_en => regs[13][31].ENA
wr_en => regs[13][30].ENA
wr_en => regs[13][29].ENA
wr_en => regs[13][28].ENA
wr_en => regs[13][27].ENA
wr_en => regs[13][26].ENA
wr_en => regs[13][25].ENA
wr_en => regs[13][24].ENA
wr_en => regs[13][23].ENA
wr_en => regs[13][22].ENA
wr_en => regs[13][21].ENA
wr_en => regs[13][20].ENA
wr_en => regs[13][19].ENA
wr_en => regs[13][18].ENA
wr_en => regs[13][17].ENA
wr_en => regs[13][16].ENA
wr_en => regs[13][15].ENA
wr_en => regs[13][14].ENA
wr_en => regs[13][13].ENA
wr_en => regs[13][12].ENA
wr_en => regs[13][11].ENA
wr_en => regs[13][10].ENA
wr_en => regs[13][9].ENA
wr_en => regs[13][8].ENA
wr_en => regs[13][7].ENA
wr_en => regs[13][6].ENA
wr_en => regs[13][5].ENA
wr_en => regs[13][4].ENA
wr_en => regs[13][3].ENA
wr_en => regs[13][2].ENA
wr_en => regs[13][1].ENA
wr_en => regs[13][0].ENA
wr_en => regs[14][31].ENA
wr_en => regs[14][30].ENA
wr_en => regs[14][29].ENA
wr_en => regs[14][28].ENA
wr_en => regs[14][27].ENA
wr_en => regs[14][26].ENA
wr_en => regs[14][25].ENA
wr_en => regs[14][24].ENA
wr_en => regs[14][23].ENA
wr_en => regs[14][22].ENA
wr_en => regs[14][21].ENA
wr_en => regs[14][20].ENA
wr_en => regs[14][19].ENA
wr_en => regs[14][18].ENA
wr_en => regs[14][17].ENA
wr_en => regs[14][16].ENA
wr_en => regs[14][15].ENA
wr_en => regs[14][14].ENA
wr_en => regs[14][13].ENA
wr_en => regs[14][12].ENA
wr_en => regs[14][11].ENA
wr_en => regs[14][10].ENA
wr_en => regs[14][9].ENA
wr_en => regs[14][8].ENA
wr_en => regs[14][7].ENA
wr_en => regs[14][6].ENA
wr_en => regs[14][5].ENA
wr_en => regs[14][4].ENA
wr_en => regs[14][3].ENA
wr_en => regs[14][2].ENA
wr_en => regs[14][1].ENA
wr_en => regs[14][0].ENA
wr_en => regs[15][31].ENA
wr_en => regs[15][30].ENA
wr_en => regs[15][29].ENA
wr_en => regs[15][28].ENA
wr_en => regs[15][27].ENA
wr_en => regs[15][26].ENA
wr_en => regs[15][25].ENA
wr_en => regs[15][24].ENA
wr_en => regs[15][23].ENA
wr_en => regs[15][22].ENA
wr_en => regs[15][21].ENA
wr_en => regs[15][20].ENA
wr_en => regs[15][19].ENA
wr_en => regs[15][18].ENA
wr_en => regs[15][17].ENA
wr_en => regs[15][16].ENA
wr_en => regs[15][15].ENA
wr_en => regs[15][14].ENA
wr_en => regs[15][13].ENA
wr_en => regs[15][12].ENA
wr_en => regs[15][11].ENA
wr_en => regs[15][10].ENA
wr_en => regs[15][9].ENA
wr_en => regs[15][8].ENA
wr_en => regs[15][7].ENA
wr_en => regs[15][6].ENA
wr_en => regs[15][5].ENA
wr_en => regs[15][4].ENA
wr_en => regs[15][3].ENA
wr_en => regs[15][2].ENA
wr_en => regs[15][1].ENA
wr_en => regs[15][0].ENA
wr_en => regs[16][31].ENA
wr_en => regs[16][30].ENA
wr_en => regs[16][29].ENA
wr_en => regs[16][28].ENA
wr_en => regs[16][27].ENA
wr_en => regs[16][26].ENA
wr_en => regs[16][25].ENA
wr_en => regs[16][24].ENA
wr_en => regs[16][23].ENA
wr_en => regs[16][22].ENA
wr_en => regs[16][21].ENA
wr_en => regs[16][20].ENA
wr_en => regs[16][19].ENA
wr_en => regs[16][18].ENA
wr_en => regs[16][17].ENA
wr_en => regs[16][16].ENA
wr_en => regs[16][15].ENA
wr_en => regs[16][14].ENA
wr_en => regs[16][13].ENA
wr_en => regs[16][12].ENA
wr_en => regs[16][11].ENA
wr_en => regs[16][10].ENA
wr_en => regs[16][9].ENA
wr_en => regs[16][8].ENA
wr_en => regs[16][7].ENA
wr_en => regs[16][6].ENA
wr_en => regs[16][5].ENA
wr_en => regs[16][4].ENA
wr_en => regs[16][3].ENA
wr_en => regs[16][2].ENA
wr_en => regs[16][1].ENA
wr_en => regs[16][0].ENA
wr_en => regs[17][31].ENA
wr_en => regs[17][30].ENA
wr_en => regs[17][29].ENA
wr_en => regs[17][28].ENA
wr_en => regs[17][27].ENA
wr_en => regs[17][26].ENA
wr_en => regs[17][25].ENA
wr_en => regs[17][24].ENA
wr_en => regs[17][23].ENA
wr_en => regs[17][22].ENA
wr_en => regs[17][21].ENA
wr_en => regs[17][20].ENA
wr_en => regs[17][19].ENA
wr_en => regs[17][18].ENA
wr_en => regs[17][17].ENA
wr_en => regs[17][16].ENA
wr_en => regs[17][15].ENA
wr_en => regs[17][14].ENA
wr_en => regs[17][13].ENA
wr_en => regs[17][12].ENA
wr_en => regs[17][11].ENA
wr_en => regs[17][10].ENA
wr_en => regs[17][9].ENA
wr_en => regs[17][8].ENA
wr_en => regs[17][7].ENA
wr_en => regs[17][6].ENA
wr_en => regs[17][5].ENA
wr_en => regs[17][4].ENA
wr_en => regs[17][3].ENA
wr_en => regs[17][2].ENA
wr_en => regs[17][1].ENA
wr_en => regs[17][0].ENA
wr_en => regs[18][31].ENA
wr_en => regs[18][30].ENA
wr_en => regs[18][29].ENA
wr_en => regs[18][28].ENA
wr_en => regs[18][27].ENA
wr_en => regs[18][26].ENA
wr_en => regs[18][25].ENA
wr_en => regs[18][24].ENA
wr_en => regs[18][23].ENA
wr_en => regs[18][22].ENA
wr_en => regs[18][21].ENA
wr_en => regs[18][20].ENA
wr_en => regs[18][19].ENA
wr_en => regs[18][18].ENA
wr_en => regs[18][17].ENA
wr_en => regs[18][16].ENA
wr_en => regs[18][15].ENA
wr_en => regs[18][14].ENA
wr_en => regs[18][13].ENA
wr_en => regs[18][12].ENA
wr_en => regs[18][11].ENA
wr_en => regs[18][10].ENA
wr_en => regs[18][9].ENA
wr_en => regs[18][8].ENA
wr_en => regs[18][7].ENA
wr_en => regs[18][6].ENA
wr_en => regs[18][5].ENA
wr_en => regs[18][4].ENA
wr_en => regs[18][3].ENA
wr_en => regs[18][2].ENA
wr_en => regs[18][1].ENA
wr_en => regs[18][0].ENA
wr_en => regs[19][31].ENA
wr_en => regs[19][30].ENA
wr_en => regs[19][29].ENA
wr_en => regs[19][28].ENA
wr_en => regs[19][27].ENA
wr_en => regs[19][26].ENA
wr_en => regs[19][25].ENA
wr_en => regs[19][24].ENA
wr_en => regs[19][23].ENA
wr_en => regs[19][22].ENA
wr_en => regs[19][21].ENA
wr_en => regs[19][20].ENA
wr_en => regs[19][19].ENA
wr_en => regs[19][18].ENA
wr_en => regs[19][17].ENA
wr_en => regs[19][16].ENA
wr_en => regs[19][15].ENA
wr_en => regs[19][14].ENA
wr_en => regs[19][13].ENA
wr_en => regs[19][12].ENA
wr_en => regs[19][11].ENA
wr_en => regs[19][10].ENA
wr_en => regs[19][9].ENA
wr_en => regs[19][8].ENA
wr_en => regs[19][7].ENA
wr_en => regs[19][6].ENA
wr_en => regs[19][5].ENA
wr_en => regs[19][4].ENA
wr_en => regs[19][3].ENA
wr_en => regs[19][2].ENA
wr_en => regs[19][1].ENA
wr_en => regs[19][0].ENA
wr_en => regs[20][31].ENA
wr_en => regs[20][30].ENA
wr_en => regs[20][29].ENA
wr_en => regs[20][28].ENA
wr_en => regs[20][27].ENA
wr_en => regs[20][26].ENA
wr_en => regs[20][25].ENA
wr_en => regs[20][24].ENA
wr_en => regs[20][23].ENA
wr_en => regs[20][22].ENA
wr_en => regs[20][21].ENA
wr_en => regs[20][20].ENA
wr_en => regs[20][19].ENA
wr_en => regs[20][18].ENA
wr_en => regs[20][17].ENA
wr_en => regs[20][16].ENA
wr_en => regs[20][15].ENA
wr_en => regs[20][14].ENA
wr_en => regs[20][13].ENA
wr_en => regs[20][12].ENA
wr_en => regs[20][11].ENA
wr_en => regs[20][10].ENA
wr_en => regs[20][9].ENA
wr_en => regs[20][8].ENA
wr_en => regs[20][7].ENA
wr_en => regs[20][6].ENA
wr_en => regs[20][5].ENA
wr_en => regs[20][4].ENA
wr_en => regs[20][3].ENA
wr_en => regs[20][2].ENA
wr_en => regs[20][1].ENA
wr_en => regs[20][0].ENA
wr_en => regs[21][31].ENA
wr_en => regs[21][30].ENA
wr_en => regs[21][29].ENA
wr_en => regs[21][28].ENA
wr_en => regs[21][27].ENA
wr_en => regs[21][26].ENA
wr_en => regs[21][25].ENA
wr_en => regs[21][24].ENA
wr_en => regs[21][23].ENA
wr_en => regs[21][22].ENA
wr_en => regs[21][21].ENA
wr_en => regs[21][20].ENA
wr_en => regs[21][19].ENA
wr_en => regs[21][18].ENA
wr_en => regs[21][17].ENA
wr_en => regs[21][16].ENA
wr_en => regs[21][15].ENA
wr_en => regs[21][14].ENA
wr_en => regs[21][13].ENA
wr_en => regs[21][12].ENA
wr_en => regs[21][11].ENA
wr_en => regs[21][10].ENA
wr_en => regs[21][9].ENA
wr_en => regs[21][8].ENA
wr_en => regs[21][7].ENA
wr_en => regs[21][6].ENA
wr_en => regs[21][5].ENA
wr_en => regs[21][4].ENA
wr_en => regs[21][3].ENA
wr_en => regs[21][2].ENA
wr_en => regs[21][1].ENA
wr_en => regs[21][0].ENA
wr_en => regs[22][31].ENA
wr_en => regs[22][30].ENA
wr_en => regs[22][29].ENA
wr_en => regs[22][28].ENA
wr_en => regs[22][27].ENA
wr_en => regs[22][26].ENA
wr_en => regs[22][25].ENA
wr_en => regs[22][24].ENA
wr_en => regs[22][23].ENA
wr_en => regs[22][22].ENA
wr_en => regs[22][21].ENA
wr_en => regs[22][20].ENA
wr_en => regs[22][19].ENA
wr_en => regs[22][18].ENA
wr_en => regs[22][17].ENA
wr_en => regs[22][16].ENA
wr_en => regs[22][15].ENA
wr_en => regs[22][14].ENA
wr_en => regs[22][13].ENA
wr_en => regs[22][12].ENA
wr_en => regs[22][11].ENA
wr_en => regs[22][10].ENA
wr_en => regs[22][9].ENA
wr_en => regs[22][8].ENA
wr_en => regs[22][7].ENA
wr_en => regs[22][6].ENA
wr_en => regs[22][5].ENA
wr_en => regs[22][4].ENA
wr_en => regs[22][3].ENA
wr_en => regs[22][2].ENA
wr_en => regs[22][1].ENA
wr_en => regs[22][0].ENA
wr_en => regs[23][31].ENA
wr_en => regs[23][30].ENA
wr_en => regs[23][29].ENA
wr_en => regs[23][28].ENA
wr_en => regs[23][27].ENA
wr_en => regs[23][26].ENA
wr_en => regs[23][25].ENA
wr_en => regs[23][24].ENA
wr_en => regs[23][23].ENA
wr_en => regs[23][22].ENA
wr_en => regs[23][21].ENA
wr_en => regs[23][20].ENA
wr_en => regs[23][19].ENA
wr_en => regs[23][18].ENA
wr_en => regs[23][17].ENA
wr_en => regs[23][16].ENA
wr_en => regs[23][15].ENA
wr_en => regs[23][14].ENA
wr_en => regs[23][13].ENA
wr_en => regs[23][12].ENA
wr_en => regs[23][11].ENA
wr_en => regs[23][10].ENA
wr_en => regs[23][9].ENA
wr_en => regs[23][8].ENA
wr_en => regs[23][7].ENA
wr_en => regs[23][6].ENA
wr_en => regs[23][5].ENA
wr_en => regs[23][4].ENA
wr_en => regs[23][3].ENA
wr_en => regs[23][2].ENA
wr_en => regs[23][1].ENA
wr_en => regs[23][0].ENA
wr_en => regs[24][31].ENA
wr_en => regs[24][30].ENA
wr_en => regs[24][29].ENA
wr_en => regs[24][28].ENA
wr_en => regs[24][27].ENA
wr_en => regs[24][26].ENA
wr_en => regs[24][25].ENA
wr_en => regs[24][24].ENA
wr_en => regs[24][23].ENA
wr_en => regs[24][22].ENA
wr_en => regs[24][21].ENA
wr_en => regs[24][20].ENA
wr_en => regs[24][19].ENA
wr_en => regs[24][18].ENA
wr_en => regs[24][17].ENA
wr_en => regs[24][16].ENA
wr_en => regs[24][15].ENA
wr_en => regs[24][14].ENA
wr_en => regs[24][13].ENA
wr_en => regs[24][12].ENA
wr_en => regs[24][11].ENA
wr_en => regs[24][10].ENA
wr_en => regs[24][9].ENA
wr_en => regs[24][8].ENA
wr_en => regs[24][7].ENA
wr_en => regs[24][6].ENA
wr_en => regs[24][5].ENA
wr_en => regs[24][4].ENA
wr_en => regs[24][3].ENA
wr_en => regs[24][2].ENA
wr_en => regs[24][1].ENA
wr_en => regs[24][0].ENA
wr_en => regs[25][31].ENA
wr_en => regs[25][30].ENA
wr_en => regs[25][29].ENA
wr_en => regs[25][28].ENA
wr_en => regs[25][27].ENA
wr_en => regs[25][26].ENA
wr_en => regs[25][25].ENA
wr_en => regs[25][24].ENA
wr_en => regs[25][23].ENA
wr_en => regs[25][22].ENA
wr_en => regs[25][21].ENA
wr_en => regs[25][20].ENA
wr_en => regs[25][19].ENA
wr_en => regs[25][18].ENA
wr_en => regs[25][17].ENA
wr_en => regs[25][16].ENA
wr_en => regs[25][15].ENA
wr_en => regs[25][14].ENA
wr_en => regs[25][13].ENA
wr_en => regs[25][12].ENA
wr_en => regs[25][11].ENA
wr_en => regs[25][10].ENA
wr_en => regs[25][9].ENA
wr_en => regs[25][8].ENA
wr_en => regs[25][7].ENA
wr_en => regs[25][6].ENA
wr_en => regs[25][5].ENA
wr_en => regs[25][4].ENA
wr_en => regs[25][3].ENA
wr_en => regs[25][2].ENA
wr_en => regs[25][1].ENA
wr_en => regs[25][0].ENA
wr_en => regs[26][31].ENA
wr_en => regs[26][30].ENA
wr_en => regs[26][29].ENA
wr_en => regs[26][28].ENA
wr_en => regs[26][27].ENA
wr_en => regs[26][26].ENA
wr_en => regs[26][25].ENA
wr_en => regs[26][24].ENA
wr_en => regs[26][23].ENA
wr_en => regs[26][22].ENA
wr_en => regs[26][21].ENA
wr_en => regs[26][20].ENA
wr_en => regs[26][19].ENA
wr_en => regs[26][18].ENA
wr_en => regs[26][17].ENA
wr_en => regs[26][16].ENA
wr_en => regs[26][15].ENA
wr_en => regs[26][14].ENA
wr_en => regs[26][13].ENA
wr_en => regs[26][12].ENA
wr_en => regs[26][11].ENA
wr_en => regs[26][10].ENA
wr_en => regs[26][9].ENA
wr_en => regs[26][8].ENA
wr_en => regs[26][7].ENA
wr_en => regs[26][6].ENA
wr_en => regs[26][5].ENA
wr_en => regs[26][4].ENA
wr_en => regs[26][3].ENA
wr_en => regs[26][2].ENA
wr_en => regs[26][1].ENA
wr_en => regs[26][0].ENA
wr_en => regs[27][31].ENA
wr_en => regs[27][30].ENA
wr_en => regs[27][29].ENA
wr_en => regs[27][28].ENA
wr_en => regs[27][27].ENA
wr_en => regs[27][26].ENA
wr_en => regs[27][25].ENA
wr_en => regs[27][24].ENA
wr_en => regs[27][23].ENA
wr_en => regs[27][22].ENA
wr_en => regs[27][21].ENA
wr_en => regs[27][20].ENA
wr_en => regs[27][19].ENA
wr_en => regs[27][18].ENA
wr_en => regs[27][17].ENA
wr_en => regs[27][16].ENA
wr_en => regs[27][15].ENA
wr_en => regs[27][14].ENA
wr_en => regs[27][13].ENA
wr_en => regs[27][12].ENA
wr_en => regs[27][11].ENA
wr_en => regs[27][10].ENA
wr_en => regs[27][9].ENA
wr_en => regs[27][8].ENA
wr_en => regs[27][7].ENA
wr_en => regs[27][6].ENA
wr_en => regs[27][5].ENA
wr_en => regs[27][4].ENA
wr_en => regs[27][3].ENA
wr_en => regs[27][2].ENA
wr_en => regs[27][1].ENA
wr_en => regs[27][0].ENA
wr_en => regs[28][31].ENA
wr_en => regs[28][30].ENA
wr_en => regs[28][29].ENA
wr_en => regs[28][28].ENA
wr_en => regs[28][27].ENA
wr_en => regs[28][26].ENA
wr_en => regs[28][25].ENA
wr_en => regs[28][24].ENA
wr_en => regs[28][23].ENA
wr_en => regs[28][22].ENA
wr_en => regs[28][21].ENA
wr_en => regs[28][20].ENA
wr_en => regs[28][19].ENA
wr_en => regs[28][18].ENA
wr_en => regs[28][17].ENA
wr_en => regs[28][16].ENA
wr_en => regs[28][15].ENA
wr_en => regs[28][14].ENA
wr_en => regs[28][13].ENA
wr_en => regs[28][12].ENA
wr_en => regs[28][11].ENA
wr_en => regs[28][10].ENA
wr_en => regs[28][9].ENA
wr_en => regs[28][8].ENA
wr_en => regs[28][7].ENA
wr_en => regs[28][6].ENA
wr_en => regs[28][5].ENA
wr_en => regs[28][4].ENA
wr_en => regs[28][3].ENA
wr_en => regs[28][2].ENA
wr_en => regs[28][1].ENA
wr_en => regs[28][0].ENA
wr_en => regs[29][31].ENA
wr_en => regs[29][30].ENA
wr_en => regs[29][29].ENA
wr_en => regs[29][28].ENA
wr_en => regs[29][27].ENA
wr_en => regs[29][26].ENA
wr_en => regs[29][25].ENA
wr_en => regs[29][24].ENA
wr_en => regs[29][23].ENA
wr_en => regs[29][22].ENA
wr_en => regs[29][21].ENA
wr_en => regs[29][20].ENA
wr_en => regs[29][19].ENA
wr_en => regs[29][18].ENA
wr_en => regs[29][17].ENA
wr_en => regs[29][16].ENA
wr_en => regs[29][15].ENA
wr_en => regs[29][14].ENA
wr_en => regs[29][13].ENA
wr_en => regs[29][12].ENA
wr_en => regs[29][11].ENA
wr_en => regs[29][10].ENA
wr_en => regs[29][9].ENA
wr_en => regs[29][8].ENA
wr_en => regs[29][7].ENA
wr_en => regs[29][6].ENA
wr_en => regs[29][5].ENA
wr_en => regs[29][4].ENA
wr_en => regs[29][3].ENA
wr_en => regs[29][2].ENA
wr_en => regs[29][1].ENA
wr_en => regs[29][0].ENA
wr_en => regs[30][31].ENA
wr_en => regs[30][30].ENA
wr_en => regs[30][29].ENA
wr_en => regs[30][28].ENA
wr_en => regs[30][27].ENA
wr_en => regs[30][26].ENA
wr_en => regs[30][25].ENA
wr_en => regs[30][24].ENA
wr_en => regs[30][23].ENA
wr_en => regs[30][22].ENA
wr_en => regs[30][21].ENA
wr_en => regs[30][20].ENA
wr_en => regs[30][19].ENA
wr_en => regs[30][18].ENA
wr_en => regs[30][17].ENA
wr_en => regs[30][16].ENA
wr_en => regs[30][15].ENA
wr_en => regs[30][14].ENA
wr_en => regs[30][13].ENA
wr_en => regs[30][12].ENA
wr_en => regs[30][11].ENA
wr_en => regs[30][10].ENA
wr_en => regs[30][9].ENA
wr_en => regs[30][8].ENA
wr_en => regs[30][7].ENA
wr_en => regs[30][6].ENA
wr_en => regs[30][5].ENA
wr_en => regs[30][4].ENA
wr_en => regs[30][3].ENA
wr_en => regs[30][2].ENA
wr_en => regs[30][1].ENA
wr_en => regs[30][0].ENA
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
rd_data0[0] <= rd_data0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[1] <= rd_data0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[2] <= rd_data0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[3] <= rd_data0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[4] <= rd_data0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[5] <= rd_data0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[6] <= rd_data0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[7] <= rd_data0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[8] <= rd_data0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[9] <= rd_data0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[10] <= rd_data0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[11] <= rd_data0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[12] <= rd_data0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[13] <= rd_data0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[14] <= rd_data0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[15] <= rd_data0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[16] <= rd_data0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[17] <= rd_data0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[18] <= rd_data0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[19] <= rd_data0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[20] <= rd_data0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[21] <= rd_data0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[22] <= rd_data0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[23] <= rd_data0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[24] <= rd_data0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[25] <= rd_data0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[26] <= rd_data0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[27] <= rd_data0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[28] <= rd_data0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[29] <= rd_data0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[30] <= rd_data0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[31] <= rd_data0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[0] <= rd_data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[1] <= rd_data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[2] <= rd_data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[3] <= rd_data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[4] <= rd_data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[5] <= rd_data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[6] <= rd_data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[7] <= rd_data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[8] <= rd_data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[9] <= rd_data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[10] <= rd_data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[11] <= rd_data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[12] <= rd_data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[13] <= rd_data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[14] <= rd_data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[15] <= rd_data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[16] <= rd_data1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[17] <= rd_data1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[18] <= rd_data1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[19] <= rd_data1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[20] <= rd_data1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[21] <= rd_data1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[22] <= rd_data1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[23] <= rd_data1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[24] <= rd_data1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[25] <= rd_data1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[26] <= rd_data1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[27] <= rd_data1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[28] <= rd_data1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[29] <= rd_data1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[30] <= rd_data1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[31] <= rd_data1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[0] => regs.DATAB
PC_4[1] => regs.DATAB
PC_4[2] => regs.DATAB
PC_4[3] => regs.DATAB
PC_4[4] => regs.DATAB
PC_4[5] => regs.DATAB
PC_4[6] => regs.DATAB
PC_4[7] => regs.DATAB
PC_4[8] => regs.DATAB
PC_4[9] => regs.DATAB
PC_4[10] => regs.DATAB
PC_4[11] => regs.DATAB
PC_4[12] => regs.DATAB
PC_4[13] => regs.DATAB
PC_4[14] => regs.DATAB
PC_4[15] => regs.DATAB
PC_4[16] => regs.DATAB
PC_4[17] => regs.DATAB
PC_4[18] => regs.DATAB
PC_4[19] => regs.DATAB
PC_4[20] => regs.DATAB
PC_4[21] => regs.DATAB
PC_4[22] => regs.DATAB
PC_4[23] => regs.DATAB
PC_4[24] => regs.DATAB
PC_4[25] => regs.DATAB
PC_4[26] => regs.DATAB
PC_4[27] => regs.DATAB
PC_4[28] => regs.DATAB
PC_4[29] => regs.DATAB
PC_4[30] => regs.DATAB
PC_4[31] => regs.DATAB
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT


|top_level|ctrler:controller|datapath:dp|signextend:signextender
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
isSigned => q.OUTPUTSELECT
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q.DATAB
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|reg:registerA
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|reg:registerB
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|genmux:input1mux
A[0] => Y.DATAA
A[1] => Y.DATAA
A[2] => Y.DATAA
A[3] => Y.DATAA
A[4] => Y.DATAA
A[5] => Y.DATAA
A[6] => Y.DATAA
A[7] => Y.DATAA
A[8] => Y.DATAA
A[9] => Y.DATAA
A[10] => Y.DATAA
A[11] => Y.DATAA
A[12] => Y.DATAA
A[13] => Y.DATAA
A[14] => Y.DATAA
A[15] => Y.DATAA
A[16] => Y.DATAA
A[17] => Y.DATAA
A[18] => Y.DATAA
A[19] => Y.DATAA
A[20] => Y.DATAA
A[21] => Y.DATAA
A[22] => Y.DATAA
A[23] => Y.DATAA
A[24] => Y.DATAA
A[25] => Y.DATAA
A[26] => Y.DATAA
A[27] => Y.DATAA
A[28] => Y.DATAA
A[29] => Y.DATAA
A[30] => Y.DATAA
A[31] => Y.DATAA
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
B[5] => Y.DATAB
B[6] => Y.DATAB
B[7] => Y.DATAB
B[8] => Y.DATAB
B[9] => Y.DATAB
B[10] => Y.DATAB
B[11] => Y.DATAB
B[12] => Y.DATAB
B[13] => Y.DATAB
B[14] => Y.DATAB
B[15] => Y.DATAB
B[16] => Y.DATAB
B[17] => Y.DATAB
B[18] => Y.DATAB
B[19] => Y.DATAB
B[20] => Y.DATAB
B[21] => Y.DATAB
B[22] => Y.DATAB
B[23] => Y.DATAB
B[24] => Y.DATAB
B[25] => Y.DATAB
B[26] => Y.DATAB
B[27] => Y.DATAB
B[28] => Y.DATAB
B[29] => Y.DATAB
B[30] => Y.DATAB
B[31] => Y.DATAB
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level|ctrler:controller|datapath:dp|genmux4:input2mux
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
A[16] => Y.DATAB
A[17] => Y.DATAB
A[18] => Y.DATAB
A[19] => Y.DATAB
A[20] => Y.DATAB
A[21] => Y.DATAB
A[22] => Y.DATAB
A[23] => Y.DATAB
A[24] => Y.DATAB
A[25] => Y.DATAB
A[26] => Y.DATAB
A[27] => Y.DATAB
A[28] => Y.DATAB
A[29] => Y.DATAB
A[30] => Y.DATAB
A[31] => Y.DATAB
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
B[5] => Y.DATAB
B[6] => Y.DATAB
B[7] => Y.DATAB
B[8] => Y.DATAB
B[9] => Y.DATAB
B[10] => Y.DATAB
B[11] => Y.DATAB
B[12] => Y.DATAB
B[13] => Y.DATAB
B[14] => Y.DATAB
B[15] => Y.DATAB
B[16] => Y.DATAB
B[17] => Y.DATAB
B[18] => Y.DATAB
B[19] => Y.DATAB
B[20] => Y.DATAB
B[21] => Y.DATAB
B[22] => Y.DATAB
B[23] => Y.DATAB
B[24] => Y.DATAB
B[25] => Y.DATAB
B[26] => Y.DATAB
B[27] => Y.DATAB
B[28] => Y.DATAB
B[29] => Y.DATAB
B[30] => Y.DATAB
B[31] => Y.DATAB
C[0] => Y.DATAB
C[1] => Y.DATAB
C[2] => Y.DATAB
C[3] => Y.DATAB
C[4] => Y.DATAB
C[5] => Y.DATAB
C[6] => Y.DATAB
C[7] => Y.DATAB
C[8] => Y.DATAB
C[9] => Y.DATAB
C[10] => Y.DATAB
C[11] => Y.DATAB
C[12] => Y.DATAB
C[13] => Y.DATAB
C[14] => Y.DATAB
C[15] => Y.DATAB
C[16] => Y.DATAB
C[17] => Y.DATAB
C[18] => Y.DATAB
C[19] => Y.DATAB
C[20] => Y.DATAB
C[21] => Y.DATAB
C[22] => Y.DATAB
C[23] => Y.DATAB
C[24] => Y.DATAB
C[25] => Y.DATAB
C[26] => Y.DATAB
C[27] => Y.DATAB
C[28] => Y.DATAB
C[29] => Y.DATAB
C[30] => Y.DATAB
C[31] => Y.DATAB
D[0] => Y.DATAA
D[1] => Y.DATAA
D[2] => Y.DATAA
D[3] => Y.DATAA
D[4] => Y.DATAA
D[5] => Y.DATAA
D[6] => Y.DATAA
D[7] => Y.DATAA
D[8] => Y.DATAA
D[9] => Y.DATAA
D[10] => Y.DATAA
D[11] => Y.DATAA
D[12] => Y.DATAA
D[13] => Y.DATAA
D[14] => Y.DATAA
D[15] => Y.DATAA
D[16] => Y.DATAA
D[17] => Y.DATAA
D[18] => Y.DATAA
D[19] => Y.DATAA
D[20] => Y.DATAA
D[21] => Y.DATAA
D[22] => Y.DATAA
D[23] => Y.DATAA
D[24] => Y.DATAA
D[25] => Y.DATAA
D[26] => Y.DATAA
D[27] => Y.DATAA
D[28] => Y.DATAA
D[29] => Y.DATAA
D[30] => Y.DATAA
D[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[0] => Equal0.IN0
S[0] => Equal1.IN1
S[0] => Equal2.IN1
S[1] => Equal0.IN1
S[1] => Equal1.IN0
S[1] => Equal2.IN0


|top_level|ctrler:controller|datapath:dp|alu_ns:ALU
input1[0] => xorsig[0].IN0
input1[0] => orsig[0].IN0
input1[0] => andsig[0].IN0
input1[0] => Mult1.IN31
input1[0] => Add1.IN32
input1[0] => Add0.IN64
input1[0] => Mult0.IN31
input1[0] => LessThan1.IN32
input1[0] => LessThan0.IN32
input1[0] => Equal14.IN31
input1[0] => LessThan2.IN64
input1[0] => LessThan3.IN64
input1[1] => xorsig[1].IN0
input1[1] => orsig[1].IN0
input1[1] => andsig[1].IN0
input1[1] => Mult1.IN30
input1[1] => Add1.IN31
input1[1] => Add0.IN63
input1[1] => Mult0.IN30
input1[1] => LessThan1.IN31
input1[1] => LessThan0.IN31
input1[1] => Equal14.IN30
input1[1] => LessThan2.IN63
input1[1] => LessThan3.IN63
input1[2] => xorsig[2].IN0
input1[2] => orsig[2].IN0
input1[2] => andsig[2].IN0
input1[2] => Mult1.IN29
input1[2] => Add1.IN30
input1[2] => Add0.IN62
input1[2] => Mult0.IN29
input1[2] => LessThan1.IN30
input1[2] => LessThan0.IN30
input1[2] => Equal14.IN29
input1[2] => LessThan2.IN62
input1[2] => LessThan3.IN62
input1[3] => xorsig[3].IN0
input1[3] => orsig[3].IN0
input1[3] => andsig[3].IN0
input1[3] => Mult1.IN28
input1[3] => Add1.IN29
input1[3] => Add0.IN61
input1[3] => Mult0.IN28
input1[3] => LessThan1.IN29
input1[3] => LessThan0.IN29
input1[3] => Equal14.IN28
input1[3] => LessThan2.IN61
input1[3] => LessThan3.IN61
input1[4] => xorsig[4].IN0
input1[4] => orsig[4].IN0
input1[4] => andsig[4].IN0
input1[4] => Mult1.IN27
input1[4] => Add1.IN28
input1[4] => Add0.IN60
input1[4] => Mult0.IN27
input1[4] => LessThan1.IN28
input1[4] => LessThan0.IN28
input1[4] => Equal14.IN27
input1[4] => LessThan2.IN60
input1[4] => LessThan3.IN60
input1[5] => xorsig[5].IN0
input1[5] => orsig[5].IN0
input1[5] => andsig[5].IN0
input1[5] => Mult1.IN26
input1[5] => Add1.IN27
input1[5] => Add0.IN59
input1[5] => Mult0.IN26
input1[5] => LessThan1.IN27
input1[5] => LessThan0.IN27
input1[5] => Equal14.IN26
input1[5] => LessThan2.IN59
input1[5] => LessThan3.IN59
input1[6] => xorsig[6].IN0
input1[6] => orsig[6].IN0
input1[6] => andsig[6].IN0
input1[6] => Mult1.IN25
input1[6] => Add1.IN26
input1[6] => Add0.IN58
input1[6] => Mult0.IN25
input1[6] => LessThan1.IN26
input1[6] => LessThan0.IN26
input1[6] => Equal14.IN25
input1[6] => LessThan2.IN58
input1[6] => LessThan3.IN58
input1[7] => xorsig[7].IN0
input1[7] => orsig[7].IN0
input1[7] => andsig[7].IN0
input1[7] => Mult1.IN24
input1[7] => Add1.IN25
input1[7] => Add0.IN57
input1[7] => Mult0.IN24
input1[7] => LessThan1.IN25
input1[7] => LessThan0.IN25
input1[7] => Equal14.IN24
input1[7] => LessThan2.IN57
input1[7] => LessThan3.IN57
input1[8] => xorsig[8].IN0
input1[8] => orsig[8].IN0
input1[8] => andsig[8].IN0
input1[8] => Mult1.IN23
input1[8] => Add1.IN24
input1[8] => Add0.IN56
input1[8] => Mult0.IN23
input1[8] => LessThan1.IN24
input1[8] => LessThan0.IN24
input1[8] => Equal14.IN23
input1[8] => LessThan2.IN56
input1[8] => LessThan3.IN56
input1[9] => xorsig[9].IN0
input1[9] => orsig[9].IN0
input1[9] => andsig[9].IN0
input1[9] => Mult1.IN22
input1[9] => Add1.IN23
input1[9] => Add0.IN55
input1[9] => Mult0.IN22
input1[9] => LessThan1.IN23
input1[9] => LessThan0.IN23
input1[9] => Equal14.IN22
input1[9] => LessThan2.IN55
input1[9] => LessThan3.IN55
input1[10] => xorsig[10].IN0
input1[10] => orsig[10].IN0
input1[10] => andsig[10].IN0
input1[10] => Mult1.IN21
input1[10] => Add1.IN22
input1[10] => Add0.IN54
input1[10] => Mult0.IN21
input1[10] => LessThan1.IN22
input1[10] => LessThan0.IN22
input1[10] => Equal14.IN21
input1[10] => LessThan2.IN54
input1[10] => LessThan3.IN54
input1[11] => xorsig[11].IN0
input1[11] => orsig[11].IN0
input1[11] => andsig[11].IN0
input1[11] => Mult1.IN20
input1[11] => Add1.IN21
input1[11] => Add0.IN53
input1[11] => Mult0.IN20
input1[11] => LessThan1.IN21
input1[11] => LessThan0.IN21
input1[11] => Equal14.IN20
input1[11] => LessThan2.IN53
input1[11] => LessThan3.IN53
input1[12] => xorsig[12].IN0
input1[12] => orsig[12].IN0
input1[12] => andsig[12].IN0
input1[12] => Mult1.IN19
input1[12] => Add1.IN20
input1[12] => Add0.IN52
input1[12] => Mult0.IN19
input1[12] => LessThan1.IN20
input1[12] => LessThan0.IN20
input1[12] => Equal14.IN19
input1[12] => LessThan2.IN52
input1[12] => LessThan3.IN52
input1[13] => xorsig[13].IN0
input1[13] => orsig[13].IN0
input1[13] => andsig[13].IN0
input1[13] => Mult1.IN18
input1[13] => Add1.IN19
input1[13] => Add0.IN51
input1[13] => Mult0.IN18
input1[13] => LessThan1.IN19
input1[13] => LessThan0.IN19
input1[13] => Equal14.IN18
input1[13] => LessThan2.IN51
input1[13] => LessThan3.IN51
input1[14] => xorsig[14].IN0
input1[14] => orsig[14].IN0
input1[14] => andsig[14].IN0
input1[14] => Mult1.IN17
input1[14] => Add1.IN18
input1[14] => Add0.IN50
input1[14] => Mult0.IN17
input1[14] => LessThan1.IN18
input1[14] => LessThan0.IN18
input1[14] => Equal14.IN17
input1[14] => LessThan2.IN50
input1[14] => LessThan3.IN50
input1[15] => xorsig[15].IN0
input1[15] => orsig[15].IN0
input1[15] => andsig[15].IN0
input1[15] => Mult1.IN16
input1[15] => Add1.IN17
input1[15] => Add0.IN49
input1[15] => Mult0.IN16
input1[15] => LessThan1.IN17
input1[15] => LessThan0.IN17
input1[15] => Equal14.IN16
input1[15] => LessThan2.IN49
input1[15] => LessThan3.IN49
input1[16] => xorsig[16].IN0
input1[16] => orsig[16].IN0
input1[16] => andsig[16].IN0
input1[16] => Mult1.IN15
input1[16] => Add1.IN16
input1[16] => Add0.IN48
input1[16] => Mult0.IN15
input1[16] => LessThan1.IN16
input1[16] => LessThan0.IN16
input1[16] => Equal14.IN15
input1[16] => LessThan2.IN48
input1[16] => LessThan3.IN48
input1[17] => xorsig[17].IN0
input1[17] => orsig[17].IN0
input1[17] => andsig[17].IN0
input1[17] => Mult1.IN14
input1[17] => Add1.IN15
input1[17] => Add0.IN47
input1[17] => Mult0.IN14
input1[17] => LessThan1.IN15
input1[17] => LessThan0.IN15
input1[17] => Equal14.IN14
input1[17] => LessThan2.IN47
input1[17] => LessThan3.IN47
input1[18] => xorsig[18].IN0
input1[18] => orsig[18].IN0
input1[18] => andsig[18].IN0
input1[18] => Mult1.IN13
input1[18] => Add1.IN14
input1[18] => Add0.IN46
input1[18] => Mult0.IN13
input1[18] => LessThan1.IN14
input1[18] => LessThan0.IN14
input1[18] => Equal14.IN13
input1[18] => LessThan2.IN46
input1[18] => LessThan3.IN46
input1[19] => xorsig[19].IN0
input1[19] => orsig[19].IN0
input1[19] => andsig[19].IN0
input1[19] => Mult1.IN12
input1[19] => Add1.IN13
input1[19] => Add0.IN45
input1[19] => Mult0.IN12
input1[19] => LessThan1.IN13
input1[19] => LessThan0.IN13
input1[19] => Equal14.IN12
input1[19] => LessThan2.IN45
input1[19] => LessThan3.IN45
input1[20] => xorsig[20].IN0
input1[20] => orsig[20].IN0
input1[20] => andsig[20].IN0
input1[20] => Mult1.IN11
input1[20] => Add1.IN12
input1[20] => Add0.IN44
input1[20] => Mult0.IN11
input1[20] => LessThan1.IN12
input1[20] => LessThan0.IN12
input1[20] => Equal14.IN11
input1[20] => LessThan2.IN44
input1[20] => LessThan3.IN44
input1[21] => xorsig[21].IN0
input1[21] => orsig[21].IN0
input1[21] => andsig[21].IN0
input1[21] => Mult1.IN10
input1[21] => Add1.IN11
input1[21] => Add0.IN43
input1[21] => Mult0.IN10
input1[21] => LessThan1.IN11
input1[21] => LessThan0.IN11
input1[21] => Equal14.IN10
input1[21] => LessThan2.IN43
input1[21] => LessThan3.IN43
input1[22] => xorsig[22].IN0
input1[22] => orsig[22].IN0
input1[22] => andsig[22].IN0
input1[22] => Mult1.IN9
input1[22] => Add1.IN10
input1[22] => Add0.IN42
input1[22] => Mult0.IN9
input1[22] => LessThan1.IN10
input1[22] => LessThan0.IN10
input1[22] => Equal14.IN9
input1[22] => LessThan2.IN42
input1[22] => LessThan3.IN42
input1[23] => xorsig[23].IN0
input1[23] => orsig[23].IN0
input1[23] => andsig[23].IN0
input1[23] => Mult1.IN8
input1[23] => Add1.IN9
input1[23] => Add0.IN41
input1[23] => Mult0.IN8
input1[23] => LessThan1.IN9
input1[23] => LessThan0.IN9
input1[23] => Equal14.IN8
input1[23] => LessThan2.IN41
input1[23] => LessThan3.IN41
input1[24] => xorsig[24].IN0
input1[24] => orsig[24].IN0
input1[24] => andsig[24].IN0
input1[24] => Mult1.IN7
input1[24] => Add1.IN8
input1[24] => Add0.IN40
input1[24] => Mult0.IN7
input1[24] => LessThan1.IN8
input1[24] => LessThan0.IN8
input1[24] => Equal14.IN7
input1[24] => LessThan2.IN40
input1[24] => LessThan3.IN40
input1[25] => xorsig[25].IN0
input1[25] => orsig[25].IN0
input1[25] => andsig[25].IN0
input1[25] => Mult1.IN6
input1[25] => Add1.IN7
input1[25] => Add0.IN39
input1[25] => Mult0.IN6
input1[25] => LessThan1.IN7
input1[25] => LessThan0.IN7
input1[25] => Equal14.IN6
input1[25] => LessThan2.IN39
input1[25] => LessThan3.IN39
input1[26] => xorsig[26].IN0
input1[26] => orsig[26].IN0
input1[26] => andsig[26].IN0
input1[26] => Mult1.IN5
input1[26] => Add1.IN6
input1[26] => Add0.IN38
input1[26] => Mult0.IN5
input1[26] => LessThan1.IN6
input1[26] => LessThan0.IN6
input1[26] => Equal14.IN5
input1[26] => LessThan2.IN38
input1[26] => LessThan3.IN38
input1[27] => xorsig[27].IN0
input1[27] => orsig[27].IN0
input1[27] => andsig[27].IN0
input1[27] => Mult1.IN4
input1[27] => Add1.IN5
input1[27] => Add0.IN37
input1[27] => Mult0.IN4
input1[27] => LessThan1.IN5
input1[27] => LessThan0.IN5
input1[27] => Equal14.IN4
input1[27] => LessThan2.IN37
input1[27] => LessThan3.IN37
input1[28] => xorsig[28].IN0
input1[28] => orsig[28].IN0
input1[28] => andsig[28].IN0
input1[28] => Mult1.IN3
input1[28] => Add1.IN4
input1[28] => Add0.IN36
input1[28] => Mult0.IN3
input1[28] => LessThan1.IN4
input1[28] => LessThan0.IN4
input1[28] => Equal14.IN3
input1[28] => LessThan2.IN36
input1[28] => LessThan3.IN36
input1[29] => xorsig[29].IN0
input1[29] => orsig[29].IN0
input1[29] => andsig[29].IN0
input1[29] => Mult1.IN2
input1[29] => Add1.IN3
input1[29] => Add0.IN35
input1[29] => Mult0.IN2
input1[29] => LessThan1.IN3
input1[29] => LessThan0.IN3
input1[29] => Equal14.IN2
input1[29] => LessThan2.IN35
input1[29] => LessThan3.IN35
input1[30] => xorsig[30].IN0
input1[30] => orsig[30].IN0
input1[30] => andsig[30].IN0
input1[30] => Mult1.IN1
input1[30] => Add1.IN2
input1[30] => Add0.IN34
input1[30] => Mult0.IN1
input1[30] => LessThan1.IN2
input1[30] => LessThan0.IN2
input1[30] => Equal14.IN1
input1[30] => LessThan2.IN34
input1[30] => LessThan3.IN34
input1[31] => xorsig[31].IN0
input1[31] => orsig[31].IN0
input1[31] => andsig[31].IN0
input1[31] => Mult1.IN0
input1[31] => Add1.IN1
input1[31] => Add0.IN33
input1[31] => Mult0.IN0
input1[31] => LessThan1.IN1
input1[31] => LessThan0.IN1
input1[31] => Equal14.IN0
input1[31] => LessThan2.IN33
input1[31] => LessThan3.IN33
input2[0] => xorsig[0].IN1
input2[0] => orsig[0].IN1
input2[0] => andsig[0].IN1
input2[0] => Mult1.IN63
input2[0] => Add1.IN64
input2[0] => output.DATAB
input2[0] => ShiftLeft0.IN58
input2[0] => ShiftRight0.IN58
input2[0] => Mult0.IN63
input2[0] => LessThan1.IN64
input2[0] => ShiftRight1.IN58
input2[0] => LessThan0.IN64
input2[0] => Equal14.IN63
input2[0] => overflow.DATAB
input2[0] => Add0.IN32
input2[1] => xorsig[1].IN1
input2[1] => orsig[1].IN1
input2[1] => andsig[1].IN1
input2[1] => Mult1.IN62
input2[1] => Add1.IN63
input2[1] => output.DATAB
input2[1] => ShiftLeft0.IN57
input2[1] => ShiftRight0.IN57
input2[1] => Mult0.IN62
input2[1] => LessThan1.IN63
input2[1] => ShiftRight1.IN57
input2[1] => LessThan0.IN63
input2[1] => Equal14.IN62
input2[1] => Add0.IN31
input2[2] => xorsig[2].IN1
input2[2] => orsig[2].IN1
input2[2] => andsig[2].IN1
input2[2] => Mult1.IN61
input2[2] => Add1.IN62
input2[2] => output.DATAB
input2[2] => ShiftLeft0.IN56
input2[2] => ShiftRight0.IN56
input2[2] => Mult0.IN61
input2[2] => LessThan1.IN62
input2[2] => ShiftRight1.IN56
input2[2] => LessThan0.IN62
input2[2] => Equal14.IN61
input2[2] => Add0.IN30
input2[3] => xorsig[3].IN1
input2[3] => orsig[3].IN1
input2[3] => andsig[3].IN1
input2[3] => Mult1.IN60
input2[3] => Add1.IN61
input2[3] => output.DATAB
input2[3] => ShiftLeft0.IN55
input2[3] => ShiftRight0.IN55
input2[3] => Mult0.IN60
input2[3] => LessThan1.IN61
input2[3] => ShiftRight1.IN55
input2[3] => LessThan0.IN61
input2[3] => Equal14.IN60
input2[3] => Add0.IN29
input2[4] => xorsig[4].IN1
input2[4] => orsig[4].IN1
input2[4] => andsig[4].IN1
input2[4] => Mult1.IN59
input2[4] => Add1.IN60
input2[4] => output.DATAB
input2[4] => ShiftLeft0.IN54
input2[4] => ShiftRight0.IN54
input2[4] => Mult0.IN59
input2[4] => LessThan1.IN60
input2[4] => ShiftRight1.IN54
input2[4] => LessThan0.IN60
input2[4] => Equal14.IN59
input2[4] => Add0.IN28
input2[5] => xorsig[5].IN1
input2[5] => orsig[5].IN1
input2[5] => andsig[5].IN1
input2[5] => Mult1.IN58
input2[5] => Add1.IN59
input2[5] => output.DATAB
input2[5] => ShiftLeft0.IN53
input2[5] => ShiftRight0.IN53
input2[5] => Mult0.IN58
input2[5] => LessThan1.IN59
input2[5] => ShiftRight1.IN53
input2[5] => LessThan0.IN59
input2[5] => Equal14.IN58
input2[5] => Add0.IN27
input2[6] => xorsig[6].IN1
input2[6] => orsig[6].IN1
input2[6] => andsig[6].IN1
input2[6] => Mult1.IN57
input2[6] => Add1.IN58
input2[6] => output.DATAB
input2[6] => ShiftLeft0.IN52
input2[6] => ShiftRight0.IN52
input2[6] => Mult0.IN57
input2[6] => LessThan1.IN58
input2[6] => ShiftRight1.IN52
input2[6] => LessThan0.IN58
input2[6] => Equal14.IN57
input2[6] => Add0.IN26
input2[7] => xorsig[7].IN1
input2[7] => orsig[7].IN1
input2[7] => andsig[7].IN1
input2[7] => Mult1.IN56
input2[7] => Add1.IN57
input2[7] => output.DATAB
input2[7] => ShiftLeft0.IN51
input2[7] => ShiftRight0.IN51
input2[7] => Mult0.IN56
input2[7] => LessThan1.IN57
input2[7] => ShiftRight1.IN51
input2[7] => LessThan0.IN57
input2[7] => Equal14.IN56
input2[7] => Add0.IN25
input2[8] => xorsig[8].IN1
input2[8] => orsig[8].IN1
input2[8] => andsig[8].IN1
input2[8] => Mult1.IN55
input2[8] => Add1.IN56
input2[8] => output.DATAB
input2[8] => ShiftLeft0.IN50
input2[8] => ShiftRight0.IN50
input2[8] => Mult0.IN55
input2[8] => LessThan1.IN56
input2[8] => ShiftRight1.IN50
input2[8] => LessThan0.IN56
input2[8] => Equal14.IN55
input2[8] => Add0.IN24
input2[9] => xorsig[9].IN1
input2[9] => orsig[9].IN1
input2[9] => andsig[9].IN1
input2[9] => Mult1.IN54
input2[9] => Add1.IN55
input2[9] => output.DATAB
input2[9] => ShiftLeft0.IN49
input2[9] => ShiftRight0.IN49
input2[9] => Mult0.IN54
input2[9] => LessThan1.IN55
input2[9] => ShiftRight1.IN49
input2[9] => LessThan0.IN55
input2[9] => Equal14.IN54
input2[9] => Add0.IN23
input2[10] => xorsig[10].IN1
input2[10] => orsig[10].IN1
input2[10] => andsig[10].IN1
input2[10] => Mult1.IN53
input2[10] => Add1.IN54
input2[10] => output.DATAB
input2[10] => ShiftLeft0.IN48
input2[10] => ShiftRight0.IN48
input2[10] => Mult0.IN53
input2[10] => LessThan1.IN54
input2[10] => ShiftRight1.IN48
input2[10] => LessThan0.IN54
input2[10] => Equal14.IN53
input2[10] => Add0.IN22
input2[11] => xorsig[11].IN1
input2[11] => orsig[11].IN1
input2[11] => andsig[11].IN1
input2[11] => Mult1.IN52
input2[11] => Add1.IN53
input2[11] => output.DATAB
input2[11] => ShiftLeft0.IN47
input2[11] => ShiftRight0.IN47
input2[11] => Mult0.IN52
input2[11] => LessThan1.IN53
input2[11] => ShiftRight1.IN47
input2[11] => LessThan0.IN53
input2[11] => Equal14.IN52
input2[11] => Add0.IN21
input2[12] => xorsig[12].IN1
input2[12] => orsig[12].IN1
input2[12] => andsig[12].IN1
input2[12] => Mult1.IN51
input2[12] => Add1.IN52
input2[12] => output.DATAB
input2[12] => ShiftLeft0.IN46
input2[12] => ShiftRight0.IN46
input2[12] => Mult0.IN51
input2[12] => LessThan1.IN52
input2[12] => ShiftRight1.IN46
input2[12] => LessThan0.IN52
input2[12] => Equal14.IN51
input2[12] => Add0.IN20
input2[13] => xorsig[13].IN1
input2[13] => orsig[13].IN1
input2[13] => andsig[13].IN1
input2[13] => Mult1.IN50
input2[13] => Add1.IN51
input2[13] => output.DATAB
input2[13] => ShiftLeft0.IN45
input2[13] => ShiftRight0.IN45
input2[13] => Mult0.IN50
input2[13] => LessThan1.IN51
input2[13] => ShiftRight1.IN45
input2[13] => LessThan0.IN51
input2[13] => Equal14.IN50
input2[13] => Add0.IN19
input2[14] => xorsig[14].IN1
input2[14] => orsig[14].IN1
input2[14] => andsig[14].IN1
input2[14] => Mult1.IN49
input2[14] => Add1.IN50
input2[14] => output.DATAB
input2[14] => ShiftLeft0.IN44
input2[14] => ShiftRight0.IN44
input2[14] => Mult0.IN49
input2[14] => LessThan1.IN50
input2[14] => ShiftRight1.IN44
input2[14] => LessThan0.IN50
input2[14] => Equal14.IN49
input2[14] => Add0.IN18
input2[15] => xorsig[15].IN1
input2[15] => orsig[15].IN1
input2[15] => andsig[15].IN1
input2[15] => Mult1.IN48
input2[15] => Add1.IN49
input2[15] => output.DATAB
input2[15] => ShiftLeft0.IN43
input2[15] => ShiftRight0.IN43
input2[15] => Mult0.IN48
input2[15] => LessThan1.IN49
input2[15] => ShiftRight1.IN43
input2[15] => LessThan0.IN49
input2[15] => Equal14.IN48
input2[15] => Add0.IN17
input2[16] => xorsig[16].IN1
input2[16] => orsig[16].IN1
input2[16] => andsig[16].IN1
input2[16] => Mult1.IN47
input2[16] => Add1.IN48
input2[16] => output.DATAB
input2[16] => ShiftLeft0.IN42
input2[16] => ShiftRight0.IN42
input2[16] => Mult0.IN47
input2[16] => LessThan1.IN48
input2[16] => ShiftRight1.IN42
input2[16] => LessThan0.IN48
input2[16] => Equal14.IN47
input2[16] => Add0.IN16
input2[17] => xorsig[17].IN1
input2[17] => orsig[17].IN1
input2[17] => andsig[17].IN1
input2[17] => Mult1.IN46
input2[17] => Add1.IN47
input2[17] => output.DATAB
input2[17] => ShiftLeft0.IN41
input2[17] => ShiftRight0.IN41
input2[17] => Mult0.IN46
input2[17] => LessThan1.IN47
input2[17] => ShiftRight1.IN41
input2[17] => LessThan0.IN47
input2[17] => Equal14.IN46
input2[17] => Add0.IN15
input2[18] => xorsig[18].IN1
input2[18] => orsig[18].IN1
input2[18] => andsig[18].IN1
input2[18] => Mult1.IN45
input2[18] => Add1.IN46
input2[18] => output.DATAB
input2[18] => ShiftLeft0.IN40
input2[18] => ShiftRight0.IN40
input2[18] => Mult0.IN45
input2[18] => LessThan1.IN46
input2[18] => ShiftRight1.IN40
input2[18] => LessThan0.IN46
input2[18] => Equal14.IN45
input2[18] => Add0.IN14
input2[19] => xorsig[19].IN1
input2[19] => orsig[19].IN1
input2[19] => andsig[19].IN1
input2[19] => Mult1.IN44
input2[19] => Add1.IN45
input2[19] => output.DATAB
input2[19] => ShiftLeft0.IN39
input2[19] => ShiftRight0.IN39
input2[19] => Mult0.IN44
input2[19] => LessThan1.IN45
input2[19] => ShiftRight1.IN39
input2[19] => LessThan0.IN45
input2[19] => Equal14.IN44
input2[19] => Add0.IN13
input2[20] => xorsig[20].IN1
input2[20] => orsig[20].IN1
input2[20] => andsig[20].IN1
input2[20] => Mult1.IN43
input2[20] => Add1.IN44
input2[20] => output.DATAB
input2[20] => ShiftLeft0.IN38
input2[20] => ShiftRight0.IN38
input2[20] => Mult0.IN43
input2[20] => LessThan1.IN44
input2[20] => ShiftRight1.IN38
input2[20] => LessThan0.IN44
input2[20] => Equal14.IN43
input2[20] => Add0.IN12
input2[21] => xorsig[21].IN1
input2[21] => orsig[21].IN1
input2[21] => andsig[21].IN1
input2[21] => Mult1.IN42
input2[21] => Add1.IN43
input2[21] => output.DATAB
input2[21] => ShiftLeft0.IN37
input2[21] => ShiftRight0.IN37
input2[21] => Mult0.IN42
input2[21] => LessThan1.IN43
input2[21] => ShiftRight1.IN37
input2[21] => LessThan0.IN43
input2[21] => Equal14.IN42
input2[21] => Add0.IN11
input2[22] => xorsig[22].IN1
input2[22] => orsig[22].IN1
input2[22] => andsig[22].IN1
input2[22] => Mult1.IN41
input2[22] => Add1.IN42
input2[22] => output.DATAB
input2[22] => ShiftLeft0.IN36
input2[22] => ShiftRight0.IN36
input2[22] => Mult0.IN41
input2[22] => LessThan1.IN42
input2[22] => ShiftRight1.IN36
input2[22] => LessThan0.IN42
input2[22] => Equal14.IN41
input2[22] => Add0.IN10
input2[23] => xorsig[23].IN1
input2[23] => orsig[23].IN1
input2[23] => andsig[23].IN1
input2[23] => Mult1.IN40
input2[23] => Add1.IN41
input2[23] => output.DATAB
input2[23] => ShiftLeft0.IN35
input2[23] => ShiftRight0.IN35
input2[23] => Mult0.IN40
input2[23] => LessThan1.IN41
input2[23] => ShiftRight1.IN35
input2[23] => LessThan0.IN41
input2[23] => Equal14.IN40
input2[23] => Add0.IN9
input2[24] => xorsig[24].IN1
input2[24] => orsig[24].IN1
input2[24] => andsig[24].IN1
input2[24] => Mult1.IN39
input2[24] => Add1.IN40
input2[24] => output.DATAB
input2[24] => ShiftLeft0.IN34
input2[24] => ShiftRight0.IN34
input2[24] => Mult0.IN39
input2[24] => LessThan1.IN40
input2[24] => ShiftRight1.IN34
input2[24] => LessThan0.IN40
input2[24] => Equal14.IN39
input2[24] => Add0.IN8
input2[25] => xorsig[25].IN1
input2[25] => orsig[25].IN1
input2[25] => andsig[25].IN1
input2[25] => Mult1.IN38
input2[25] => Add1.IN39
input2[25] => output.DATAB
input2[25] => ShiftLeft0.IN33
input2[25] => ShiftRight0.IN33
input2[25] => Mult0.IN38
input2[25] => LessThan1.IN39
input2[25] => ShiftRight1.IN33
input2[25] => LessThan0.IN39
input2[25] => Equal14.IN38
input2[25] => Add0.IN7
input2[26] => xorsig[26].IN1
input2[26] => orsig[26].IN1
input2[26] => andsig[26].IN1
input2[26] => Mult1.IN37
input2[26] => Add1.IN38
input2[26] => output.DATAB
input2[26] => ShiftLeft0.IN32
input2[26] => ShiftRight0.IN32
input2[26] => Mult0.IN37
input2[26] => LessThan1.IN38
input2[26] => ShiftRight1.IN32
input2[26] => LessThan0.IN38
input2[26] => Equal14.IN37
input2[26] => Add0.IN6
input2[27] => xorsig[27].IN1
input2[27] => orsig[27].IN1
input2[27] => andsig[27].IN1
input2[27] => Mult1.IN36
input2[27] => Add1.IN37
input2[27] => output.DATAB
input2[27] => ShiftLeft0.IN31
input2[27] => ShiftRight0.IN31
input2[27] => Mult0.IN36
input2[27] => LessThan1.IN37
input2[27] => ShiftRight1.IN31
input2[27] => LessThan0.IN37
input2[27] => Equal14.IN36
input2[27] => Add0.IN5
input2[28] => xorsig[28].IN1
input2[28] => orsig[28].IN1
input2[28] => andsig[28].IN1
input2[28] => Mult1.IN35
input2[28] => Add1.IN36
input2[28] => output.DATAB
input2[28] => ShiftLeft0.IN30
input2[28] => ShiftRight0.IN30
input2[28] => Mult0.IN35
input2[28] => LessThan1.IN36
input2[28] => ShiftRight1.IN30
input2[28] => LessThan0.IN36
input2[28] => Equal14.IN35
input2[28] => Add0.IN4
input2[29] => xorsig[29].IN1
input2[29] => orsig[29].IN1
input2[29] => andsig[29].IN1
input2[29] => Mult1.IN34
input2[29] => Add1.IN35
input2[29] => output.DATAB
input2[29] => ShiftLeft0.IN29
input2[29] => ShiftRight0.IN29
input2[29] => Mult0.IN34
input2[29] => LessThan1.IN35
input2[29] => ShiftRight1.IN29
input2[29] => LessThan0.IN35
input2[29] => Equal14.IN34
input2[29] => Add0.IN3
input2[30] => xorsig[30].IN1
input2[30] => orsig[30].IN1
input2[30] => andsig[30].IN1
input2[30] => Mult1.IN33
input2[30] => Add1.IN34
input2[30] => output.DATAB
input2[30] => ShiftLeft0.IN28
input2[30] => ShiftRight0.IN28
input2[30] => Mult0.IN33
input2[30] => LessThan1.IN34
input2[30] => ShiftRight1.IN28
input2[30] => LessThan0.IN34
input2[30] => Equal14.IN33
input2[30] => Add0.IN2
input2[31] => xorsig[31].IN1
input2[31] => orsig[31].IN1
input2[31] => andsig[31].IN1
input2[31] => Mult1.IN32
input2[31] => Add1.IN33
input2[31] => output.DATAB
input2[31] => ShiftLeft0.IN27
input2[31] => ShiftRight0.IN27
input2[31] => Mult0.IN32
input2[31] => LessThan1.IN33
input2[31] => ShiftRight1.IN26
input2[31] => ShiftRight1.IN27
input2[31] => LessThan0.IN33
input2[31] => Equal14.IN32
input2[31] => overflow.DATAB
input2[31] => Add0.IN1
sel[0] => Equal1.IN5
sel[0] => Equal2.IN3
sel[0] => Equal3.IN1
sel[0] => Equal4.IN5
sel[0] => Equal5.IN5
sel[0] => Equal6.IN2
sel[0] => Equal7.IN5
sel[0] => Equal8.IN2
sel[0] => Equal9.IN1
sel[0] => Equal10.IN5
sel[0] => Equal11.IN2
sel[0] => Equal12.IN5
sel[0] => Equal13.IN5
sel[0] => Equal15.IN1
sel[0] => Equal16.IN2
sel[0] => Equal17.IN5
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2
sel[1] => Equal3.IN0
sel[1] => Equal4.IN0
sel[1] => Equal5.IN4
sel[1] => Equal6.IN5
sel[1] => Equal7.IN4
sel[1] => Equal8.IN1
sel[1] => Equal9.IN5
sel[1] => Equal10.IN4
sel[1] => Equal11.IN5
sel[1] => Equal12.IN2
sel[1] => Equal13.IN4
sel[1] => Equal15.IN5
sel[1] => Equal16.IN1
sel[1] => Equal17.IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN4
sel[2] => Equal2.IN5
sel[2] => Equal3.IN5
sel[2] => Equal4.IN4
sel[2] => Equal5.IN3
sel[2] => Equal6.IN4
sel[2] => Equal7.IN3
sel[2] => Equal8.IN5
sel[2] => Equal9.IN4
sel[2] => Equal10.IN1
sel[2] => Equal11.IN1
sel[2] => Equal12.IN1
sel[2] => Equal13.IN0
sel[2] => Equal15.IN0
sel[2] => Equal16.IN0
sel[2] => Equal17.IN0
sel[3] => Equal0.IN3
sel[3] => Equal1.IN1
sel[3] => Equal2.IN1
sel[3] => Equal3.IN4
sel[3] => Equal4.IN3
sel[3] => Equal5.IN2
sel[3] => Equal6.IN1
sel[3] => Equal7.IN1
sel[3] => Equal8.IN4
sel[3] => Equal9.IN3
sel[3] => Equal10.IN3
sel[3] => Equal11.IN4
sel[3] => Equal12.IN4
sel[3] => Equal13.IN3
sel[3] => Equal15.IN4
sel[3] => Equal16.IN5
sel[3] => Equal17.IN4
sel[4] => Equal0.IN2
sel[4] => Equal1.IN3
sel[4] => Equal2.IN4
sel[4] => Equal3.IN3
sel[4] => Equal4.IN2
sel[4] => Equal5.IN1
sel[4] => Equal6.IN0
sel[4] => Equal7.IN0
sel[4] => Equal8.IN3
sel[4] => Equal9.IN2
sel[4] => Equal10.IN2
sel[4] => Equal11.IN3
sel[4] => Equal12.IN3
sel[4] => Equal13.IN2
sel[4] => Equal15.IN3
sel[4] => Equal16.IN4
sel[4] => Equal17.IN3
sel[5] => Equal0.IN1
sel[5] => Equal1.IN0
sel[5] => Equal2.IN0
sel[5] => Equal3.IN2
sel[5] => Equal4.IN1
sel[5] => Equal5.IN0
sel[5] => Equal6.IN3
sel[5] => Equal7.IN2
sel[5] => Equal8.IN0
sel[5] => Equal9.IN0
sel[5] => Equal10.IN0
sel[5] => Equal11.IN0
sel[5] => Equal12.IN0
sel[5] => Equal13.IN1
sel[5] => Equal15.IN2
sel[5] => Equal16.IN3
sel[5] => Equal17.IN2
shift_amt[0] => ShiftLeft0.IN63
shift_amt[0] => ShiftRight0.IN63
shift_amt[0] => ShiftRight1.IN63
shift_amt[1] => ShiftLeft0.IN62
shift_amt[1] => ShiftRight0.IN62
shift_amt[1] => ShiftRight1.IN62
shift_amt[2] => ShiftLeft0.IN61
shift_amt[2] => ShiftRight0.IN61
shift_amt[2] => ShiftRight1.IN61
shift_amt[3] => ShiftLeft0.IN60
shift_amt[3] => ShiftRight0.IN60
shift_amt[3] => ShiftRight1.IN60
shift_amt[4] => ShiftLeft0.IN59
shift_amt[4] => ShiftRight0.IN59
shift_amt[4] => ShiftRight1.IN59
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE
output_hi[0] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[1] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[2] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[3] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[4] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[5] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[6] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[7] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[8] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[9] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[10] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[11] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[12] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[13] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[14] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[15] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[16] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[17] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[18] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[19] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[20] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[21] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[22] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[23] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[24] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[25] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[26] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[27] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[28] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[29] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[30] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
output_hi[31] <= output_hi.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
branch_taken <= branch_taken.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|ALUcontroller:alucard
ALUOp[0] => Equal0.IN1
ALUOp[1] => Equal0.IN0
fn[0] => OpSelect.DATAA
fn[0] => OpSelect.DATAB
fn[0] => Equal8.IN3
fn[0] => Equal9.IN5
fn[0] => Equal10.IN4
fn[0] => Equal11.IN3
fn[1] => OpSelect.DATAA
fn[1] => OpSelect.DATAB
fn[1] => Equal8.IN2
fn[1] => Equal9.IN2
fn[1] => Equal10.IN3
fn[1] => Equal11.IN5
fn[2] => OpSelect.DATAA
fn[2] => OpSelect.DATAB
fn[2] => Equal8.IN1
fn[2] => Equal9.IN1
fn[2] => Equal10.IN2
fn[2] => Equal11.IN2
fn[3] => OpSelect.DATAA
fn[3] => OpSelect.DATAB
fn[3] => Equal8.IN5
fn[3] => Equal9.IN4
fn[3] => Equal10.IN1
fn[3] => Equal11.IN1
fn[4] => OpSelect.DATAA
fn[4] => OpSelect.DATAB
fn[4] => Equal8.IN4
fn[4] => Equal9.IN3
fn[4] => Equal10.IN5
fn[4] => Equal11.IN4
fn[5] => OpSelect.DATAA
fn[5] => OpSelect.DATAB
fn[5] => Equal8.IN0
fn[5] => Equal9.IN0
fn[5] => Equal10.IN0
fn[5] => Equal11.IN0
Opcode[0] => OpSelect.DATAB
Opcode[0] => Equal1.IN5
Opcode[0] => Equal2.IN5
Opcode[0] => Equal3.IN4
Opcode[0] => Equal4.IN3
Opcode[0] => Equal5.IN2
Opcode[0] => Equal6.IN5
Opcode[1] => OpSelect.DATAB
Opcode[1] => Equal1.IN4
Opcode[1] => Equal2.IN3
Opcode[1] => Equal3.IN3
Opcode[1] => Equal4.IN2
Opcode[1] => Equal5.IN5
Opcode[1] => Equal6.IN2
Opcode[2] => OpSelect.DATAB
Opcode[2] => Equal1.IN3
Opcode[2] => Equal2.IN2
Opcode[2] => Equal3.IN2
Opcode[2] => Equal4.IN5
Opcode[2] => Equal5.IN4
Opcode[2] => Equal6.IN4
Opcode[2] => Equal7.IN3
Opcode[3] => OpSelect.DATAB
Opcode[3] => Equal1.IN2
Opcode[3] => Equal2.IN4
Opcode[3] => Equal3.IN1
Opcode[3] => Equal4.IN4
Opcode[3] => Equal5.IN3
Opcode[3] => Equal6.IN3
Opcode[3] => Equal7.IN2
Opcode[4] => OpSelect.DATAB
Opcode[4] => Equal1.IN1
Opcode[4] => Equal2.IN1
Opcode[4] => Equal3.IN5
Opcode[4] => Equal4.IN1
Opcode[4] => Equal5.IN1
Opcode[4] => Equal6.IN1
Opcode[4] => Equal7.IN1
Opcode[5] => OpSelect.DATAB
Opcode[5] => Equal1.IN0
Opcode[5] => Equal2.IN0
Opcode[5] => Equal3.IN0
Opcode[5] => Equal4.IN0
Opcode[5] => Equal5.IN0
Opcode[5] => Equal6.IN0
Opcode[5] => Equal7.IN0
OpSelect[0] <= OpSelect.DB_MAX_OUTPUT_PORT_TYPE
OpSelect[1] <= OpSelect.DB_MAX_OUTPUT_PORT_TYPE
OpSelect[2] <= OpSelect.DB_MAX_OUTPUT_PORT_TYPE
OpSelect[3] <= OpSelect.DB_MAX_OUTPUT_PORT_TYPE
OpSelect[4] <= OpSelect.DB_MAX_OUTPUT_PORT_TYPE
OpSelect[5] <= OpSelect.DB_MAX_OUTPUT_PORT_TYPE
ALU_LO_HI[0] <= ALU_LO_HI.DB_MAX_OUTPUT_PORT_TYPE
ALU_LO_HI[1] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
HI_en <= process_0.DB_MAX_OUTPUT_PORT_TYPE
LO_en <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|reg:ALUoutReg
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|reg:LOReg
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|reg:HIReg
clk => DATA[0].CLK
clk => DATA[1].CLK
clk => DATA[2].CLK
clk => DATA[3].CLK
clk => DATA[4].CLK
clk => DATA[5].CLK
clk => DATA[6].CLK
clk => DATA[7].CLK
clk => DATA[8].CLK
clk => DATA[9].CLK
clk => DATA[10].CLK
clk => DATA[11].CLK
clk => DATA[12].CLK
clk => DATA[13].CLK
clk => DATA[14].CLK
clk => DATA[15].CLK
clk => DATA[16].CLK
clk => DATA[17].CLK
clk => DATA[18].CLK
clk => DATA[19].CLK
clk => DATA[20].CLK
clk => DATA[21].CLK
clk => DATA[22].CLK
clk => DATA[23].CLK
clk => DATA[24].CLK
clk => DATA[25].CLK
clk => DATA[26].CLK
clk => DATA[27].CLK
clk => DATA[28].CLK
clk => DATA[29].CLK
clk => DATA[30].CLK
clk => DATA[31].CLK
rst => DATA[0].ACLR
rst => DATA[1].ACLR
rst => DATA[2].ACLR
rst => DATA[3].ACLR
rst => DATA[4].ACLR
rst => DATA[5].ACLR
rst => DATA[6].ACLR
rst => DATA[7].ACLR
rst => DATA[8].ACLR
rst => DATA[9].ACLR
rst => DATA[10].ACLR
rst => DATA[11].ACLR
rst => DATA[12].ACLR
rst => DATA[13].ACLR
rst => DATA[14].ACLR
rst => DATA[15].ACLR
rst => DATA[16].ACLR
rst => DATA[17].ACLR
rst => DATA[18].ACLR
rst => DATA[19].ACLR
rst => DATA[20].ACLR
rst => DATA[21].ACLR
rst => DATA[22].ACLR
rst => DATA[23].ACLR
rst => DATA[24].ACLR
rst => DATA[25].ACLR
rst => DATA[26].ACLR
rst => DATA[27].ACLR
rst => DATA[28].ACLR
rst => DATA[29].ACLR
rst => DATA[30].ACLR
rst => DATA[31].ACLR
en => DATA[0].ENA
en => DATA[1].ENA
en => DATA[2].ENA
en => DATA[3].ENA
en => DATA[4].ENA
en => DATA[5].ENA
en => DATA[6].ENA
en => DATA[7].ENA
en => DATA[8].ENA
en => DATA[9].ENA
en => DATA[10].ENA
en => DATA[11].ENA
en => DATA[12].ENA
en => DATA[13].ENA
en => DATA[14].ENA
en => DATA[15].ENA
en => DATA[16].ENA
en => DATA[17].ENA
en => DATA[18].ENA
en => DATA[19].ENA
en => DATA[20].ENA
en => DATA[21].ENA
en => DATA[22].ENA
en => DATA[23].ENA
en => DATA[24].ENA
en => DATA[25].ENA
en => DATA[26].ENA
en => DATA[27].ENA
en => DATA[28].ENA
en => DATA[29].ENA
en => DATA[30].ENA
en => DATA[31].ENA
d[0] => DATA[0].DATAIN
d[1] => DATA[1].DATAIN
d[2] => DATA[2].DATAIN
d[3] => DATA[3].DATAIN
d[4] => DATA[4].DATAIN
d[5] => DATA[5].DATAIN
d[6] => DATA[6].DATAIN
d[7] => DATA[7].DATAIN
d[8] => DATA[8].DATAIN
d[9] => DATA[9].DATAIN
d[10] => DATA[10].DATAIN
d[11] => DATA[11].DATAIN
d[12] => DATA[12].DATAIN
d[13] => DATA[13].DATAIN
d[14] => DATA[14].DATAIN
d[15] => DATA[15].DATAIN
d[16] => DATA[16].DATAIN
d[17] => DATA[17].DATAIN
d[18] => DATA[18].DATAIN
d[19] => DATA[19].DATAIN
d[20] => DATA[20].DATAIN
d[21] => DATA[21].DATAIN
d[22] => DATA[22].DATAIN
d[23] => DATA[23].DATAIN
d[24] => DATA[24].DATAIN
d[25] => DATA[25].DATAIN
d[26] => DATA[26].DATAIN
d[27] => DATA[27].DATAIN
d[28] => DATA[28].DATAIN
d[29] => DATA[29].DATAIN
d[30] => DATA[30].DATAIN
d[31] => DATA[31].DATAIN
q[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ctrler:controller|datapath:dp|genmux4:HILOmux
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
A[16] => Y.DATAB
A[17] => Y.DATAB
A[18] => Y.DATAB
A[19] => Y.DATAB
A[20] => Y.DATAB
A[21] => Y.DATAB
A[22] => Y.DATAB
A[23] => Y.DATAB
A[24] => Y.DATAB
A[25] => Y.DATAB
A[26] => Y.DATAB
A[27] => Y.DATAB
A[28] => Y.DATAB
A[29] => Y.DATAB
A[30] => Y.DATAB
A[31] => Y.DATAB
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
B[5] => Y.DATAB
B[6] => Y.DATAB
B[7] => Y.DATAB
B[8] => Y.DATAB
B[9] => Y.DATAB
B[10] => Y.DATAB
B[11] => Y.DATAB
B[12] => Y.DATAB
B[13] => Y.DATAB
B[14] => Y.DATAB
B[15] => Y.DATAB
B[16] => Y.DATAB
B[17] => Y.DATAB
B[18] => Y.DATAB
B[19] => Y.DATAB
B[20] => Y.DATAB
B[21] => Y.DATAB
B[22] => Y.DATAB
B[23] => Y.DATAB
B[24] => Y.DATAB
B[25] => Y.DATAB
B[26] => Y.DATAB
B[27] => Y.DATAB
B[28] => Y.DATAB
B[29] => Y.DATAB
B[30] => Y.DATAB
B[31] => Y.DATAB
C[0] => Y.DATAB
C[1] => Y.DATAB
C[2] => Y.DATAB
C[3] => Y.DATAB
C[4] => Y.DATAB
C[5] => Y.DATAB
C[6] => Y.DATAB
C[7] => Y.DATAB
C[8] => Y.DATAB
C[9] => Y.DATAB
C[10] => Y.DATAB
C[11] => Y.DATAB
C[12] => Y.DATAB
C[13] => Y.DATAB
C[14] => Y.DATAB
C[15] => Y.DATAB
C[16] => Y.DATAB
C[17] => Y.DATAB
C[18] => Y.DATAB
C[19] => Y.DATAB
C[20] => Y.DATAB
C[21] => Y.DATAB
C[22] => Y.DATAB
C[23] => Y.DATAB
C[24] => Y.DATAB
C[25] => Y.DATAB
C[26] => Y.DATAB
C[27] => Y.DATAB
C[28] => Y.DATAB
C[29] => Y.DATAB
C[30] => Y.DATAB
C[31] => Y.DATAB
D[0] => Y.DATAA
D[1] => Y.DATAA
D[2] => Y.DATAA
D[3] => Y.DATAA
D[4] => Y.DATAA
D[5] => Y.DATAA
D[6] => Y.DATAA
D[7] => Y.DATAA
D[8] => Y.DATAA
D[9] => Y.DATAA
D[10] => Y.DATAA
D[11] => Y.DATAA
D[12] => Y.DATAA
D[13] => Y.DATAA
D[14] => Y.DATAA
D[15] => Y.DATAA
D[16] => Y.DATAA
D[17] => Y.DATAA
D[18] => Y.DATAA
D[19] => Y.DATAA
D[20] => Y.DATAA
D[21] => Y.DATAA
D[22] => Y.DATAA
D[23] => Y.DATAA
D[24] => Y.DATAA
D[25] => Y.DATAA
D[26] => Y.DATAA
D[27] => Y.DATAA
D[28] => Y.DATAA
D[29] => Y.DATAA
D[30] => Y.DATAA
D[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[0] => Equal0.IN0
S[0] => Equal1.IN1
S[0] => Equal2.IN1
S[1] => Equal0.IN1
S[1] => Equal1.IN0
S[1] => Equal2.IN0


|top_level|ctrler:controller|datapath:dp|genmux4:PCsourceMux
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
A[16] => Y.DATAB
A[17] => Y.DATAB
A[18] => Y.DATAB
A[19] => Y.DATAB
A[20] => Y.DATAB
A[21] => Y.DATAB
A[22] => Y.DATAB
A[23] => Y.DATAB
A[24] => Y.DATAB
A[25] => Y.DATAB
A[26] => Y.DATAB
A[27] => Y.DATAB
A[28] => Y.DATAB
A[29] => Y.DATAB
A[30] => Y.DATAB
A[31] => Y.DATAB
B[0] => Y.DATAB
B[1] => Y.DATAB
B[2] => Y.DATAB
B[3] => Y.DATAB
B[4] => Y.DATAB
B[5] => Y.DATAB
B[6] => Y.DATAB
B[7] => Y.DATAB
B[8] => Y.DATAB
B[9] => Y.DATAB
B[10] => Y.DATAB
B[11] => Y.DATAB
B[12] => Y.DATAB
B[13] => Y.DATAB
B[14] => Y.DATAB
B[15] => Y.DATAB
B[16] => Y.DATAB
B[17] => Y.DATAB
B[18] => Y.DATAB
B[19] => Y.DATAB
B[20] => Y.DATAB
B[21] => Y.DATAB
B[22] => Y.DATAB
B[23] => Y.DATAB
B[24] => Y.DATAB
B[25] => Y.DATAB
B[26] => Y.DATAB
B[27] => Y.DATAB
B[28] => Y.DATAB
B[29] => Y.DATAB
B[30] => Y.DATAB
B[31] => Y.DATAB
C[0] => Y.DATAB
C[1] => Y.DATAB
C[2] => Y.DATAB
C[3] => Y.DATAB
C[4] => Y.DATAB
C[5] => Y.DATAB
C[6] => Y.DATAB
C[7] => Y.DATAB
C[8] => Y.DATAB
C[9] => Y.DATAB
C[10] => Y.DATAB
C[11] => Y.DATAB
C[12] => Y.DATAB
C[13] => Y.DATAB
C[14] => Y.DATAB
C[15] => Y.DATAB
C[16] => Y.DATAB
C[17] => Y.DATAB
C[18] => Y.DATAB
C[19] => Y.DATAB
C[20] => Y.DATAB
C[21] => Y.DATAB
C[22] => Y.DATAB
C[23] => Y.DATAB
C[24] => Y.DATAB
C[25] => Y.DATAB
C[26] => Y.DATAB
C[27] => Y.DATAB
C[28] => Y.DATAB
C[29] => Y.DATAB
C[30] => Y.DATAB
C[31] => Y.DATAB
D[0] => Y.DATAA
D[1] => Y.DATAA
D[2] => Y.DATAA
D[3] => Y.DATAA
D[4] => Y.DATAA
D[5] => Y.DATAA
D[6] => Y.DATAA
D[7] => Y.DATAA
D[8] => Y.DATAA
D[9] => Y.DATAA
D[10] => Y.DATAA
D[11] => Y.DATAA
D[12] => Y.DATAA
D[13] => Y.DATAA
D[14] => Y.DATAA
D[15] => Y.DATAA
D[16] => Y.DATAA
D[17] => Y.DATAA
D[18] => Y.DATAA
D[19] => Y.DATAA
D[20] => Y.DATAA
D[21] => Y.DATAA
D[22] => Y.DATAA
D[23] => Y.DATAA
D[24] => Y.DATAA
D[25] => Y.DATAA
D[26] => Y.DATAA
D[27] => Y.DATAA
D[28] => Y.DATAA
D[29] => Y.DATAA
D[30] => Y.DATAA
D[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[0] => Equal0.IN0
S[0] => Equal1.IN1
S[0] => Equal2.IN1
S[1] => Equal0.IN1
S[1] => Equal1.IN0
S[1] => Equal2.IN0


|top_level|decoder7seg:decoder0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:decoder1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:decoder2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:decoder3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:decoder4
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:decoder5
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


