
*** Running vivado
    with args -log exdes_video_frame_crc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source exdes_video_frame_crc_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source exdes_video_frame_crc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.926 ; gain = 126.547
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: exdes_video_frame_crc_0
Command: synth_design -top exdes_video_frame_crc_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18908
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2525.629 ; gain = 338.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exdes_video_frame_crc_0' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/synth/exdes_video_frame_crc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'video_frame_crc_v1_0_4' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:447]
INFO: [Synth 8-6157] synthesizing module 'video_frame_crc_v1_0_4_S_AXI' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_frame_crc_v1_0_4_S_AXI' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'crc_16_comp' [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:1421]
INFO: [Synth 8-6155] done synthesizing module 'crc_16_comp' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:1421]
INFO: [Synth 8-6155] done synthesizing module 'video_frame_crc_v1_0_4' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:447]
INFO: [Synth 8-6155] done synthesizing module 'exdes_video_frame_crc_0' (0#1) [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/synth/exdes_video_frame_crc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:241]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:242]
WARNING: [Synth 8-3936] Found unconnected internal register 'vid_in_axis_tdata3_reg' and it is trimmed from '96' to '64' bits. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:795]
WARNING: [Synth 8-3936] Found unconnected internal register 'vid_in_axis_tdata2_reg' and it is trimmed from '96' to '64' bits. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:1009]
WARNING: [Synth 8-3936] Found unconnected internal register 'vid_in_axis_tdata1_reg' and it is trimmed from '96' to '64' bits. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:1003]
WARNING: [Synth 8-3848] Net crcg0_4p_tmp2 in module/entity video_frame_crc_v1_0_4 does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:1261]
WARNING: [Synth 8-3848] Net crcr0_4p_tmp2 in module/entity video_frame_crc_v1_0_4 does not have driver. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ipshared/1be1/hdl/video_frame_crc_v1_0_vl_rfs.v:1259]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module video_frame_crc_v1_0_4_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module video_frame_crc_v1_0_4_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module video_frame_crc_v1_0_4_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module video_frame_crc_v1_0_4_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module video_frame_crc_v1_0_4_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module video_frame_crc_v1_0_4_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_in_axis_aresetn in module video_frame_crc_v1_0_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2628.043 ; gain = 440.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.945 ; gain = 458.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.945 ; gain = 458.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2645.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2769.500 ; gain = 0.043
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_video_frame_crc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_video_frame_crc_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/video_frame_crc_xdc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/video_frame_crc_xdc.xdc] for cell 'inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_video_frame_crc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_video_frame_crc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_video_frame_crc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_video_frame_crc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exdes_video_frame_crc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exdes_video_frame_crc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 5 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2769.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2769.500 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2769.500 ; gain = 582.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2769.500 ; gain = 582.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_video_frame_crc_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_bpc_depth_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_array_pixel_mode_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_clear_crc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_tready_drive_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_single_y422_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2769.500 ; gain = 582.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2769.500 ; gain = 582.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   5 Input      1 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 216   
	  11 Input      1 Bit         XORs := 18    
	  10 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 9     
	   9 Input      1 Bit         XORs := 9     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 31    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 30    
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module video_frame_crc_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module video_frame_crc_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module video_frame_crc_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module video_frame_crc_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module video_frame_crc_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module video_frame_crc_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_in_axis_aresetn in module video_frame_crc_v1_0_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 2769.500 ; gain = 582.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:22 . Memory (MB): peak = 3198.566 ; gain = 1011.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|video_frame_crc_v1_0_4 | vid_in_axis_tlast3_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_frame_crc_v1_0_4 | vid_in_axis_tready3_reg    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_frame_crc_v1_0_4 | vid_in_axis_tvalid3_reg    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_frame_crc_v1_0_4 | vid_in_axis_tuser3_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_frame_crc_v1_0_4 | vid_in_axis_tdata3_reg[63] | 3      | 56    | NO           | NO                 | YES               | 56     | 0       | 
+-----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |    10|
|3     |LUT2   |    14|
|4     |LUT3   |   165|
|5     |LUT4   |    55|
|6     |LUT5   |   139|
|7     |LUT6   |   239|
|8     |MUXF7  |     6|
|9     |SRL16E |    60|
|10    |FDRE   |   587|
|11    |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 3307.852 ; gain = 997.230
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3307.852 ; gain = 1120.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3310.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'exdes_video_frame_crc_0' is not ideal for floorplanning, since the cellview 'video_frame_crc_v1_0_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d0726c1
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3326.809 ; gain = 2244.613
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_video_frame_crc_0_synth_1/exdes_video_frame_crc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP exdes_video_frame_crc_0, cache-ID = 75b99f300b8fb7a1
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_video_frame_crc_0_synth_1/exdes_video_frame_crc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exdes_video_frame_crc_0_utilization_synth.rpt -pb exdes_video_frame_crc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 09:38:35 2024...
