Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 16 17:22:49 2025
| Host         : Saraa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FrecDiv/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.101        0.000                      0                  647        0.101        0.000                      0                  647        4.020        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.101        0.000                      0                  647        0.101        0.000                      0                  647        4.020        0.000                       0                   296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.007ns (25.210%)  route 2.987ns (74.790%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.900     9.244    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.509    14.931    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y101        FDRE (Setup_fdre_C_R)       -0.731    14.345    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.007ns (25.011%)  route 3.019ns (74.989%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.931     9.276    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.525    14.948    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
                         clock pessimism              0.302    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.731    14.483    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.007ns (25.011%)  route 3.019ns (74.989%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.931     9.276    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.525    14.948    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]/C
                         clock pessimism              0.302    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.731    14.483    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.007ns (25.011%)  route 3.019ns (74.989%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.931     9.276    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.525    14.948    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                         clock pessimism              0.302    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.731    14.483    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.007ns (25.011%)  route 3.019ns (74.989%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.931     9.276    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.525    14.948    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[15]/C
                         clock pessimism              0.302    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.731    14.483    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[15]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.007ns (26.139%)  route 2.846ns (73.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.758     9.102    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.509    14.931    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.731    14.345    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.007ns (26.139%)  route 2.846ns (73.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.758     9.102    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.509    14.931    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.731    14.345    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.007ns (26.139%)  route 2.846ns (73.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.758     9.102    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.509    14.931    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.731    14.345    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.007ns (26.139%)  route 2.846ns (73.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.758     9.102    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.509    14.931    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.731    14.345    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.007ns (25.600%)  route 2.927ns (74.400%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.795     6.563    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.405     7.092    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10/O
                         net (fo=1, routed)           0.594     7.809    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_10_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=2, routed)           0.294     8.228    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.117     8.345 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.839     9.183    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.525    14.948    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.731    14.458    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1_n_7
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1_n_5
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.032 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1_n_6
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.131%)  route 0.087ns (31.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.603     1.522    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[0]/Q
                         net (fo=8, routed)           0.087     1.750    Accelerometer/ADXL_Control/Cnt_SS_Inactive[0]
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  Accelerometer/ADXL_Control/Cnt_SS_Inactive[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Accelerometer/ADXL_Control/Cnt_SS_Inactive_0[5]
    SLICE_X6Y95          FDRE                                         r  Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.874     2.039    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.121     1.656    Accelerometer/ADXL_Control/Cnt_SS_Inactive_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.034 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1_n_4
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.575     1.494    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  Accelerometer/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Accelerometer/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.087     1.722    Accelerometer/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.846     2.011    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120     1.627    Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.571     1.490    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X35Y97         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/Q
                         net (fo=2, routed)           0.098     1.730    Accelerometer/ADXL_Control/SPI_Interface/MISO_REG[3]
    SLICE_X34Y97         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.842     2.007    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.085     1.588    Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]_i_1_n_7
    SLICE_X12Y101        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X35Y96         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/Q
                         net (fo=2, routed)           0.102     1.733    Accelerometer/ADXL_Control/SPI_Interface/MISO_REG[5]
    SLICE_X34Y96         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X34Y96         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.085     1.587    Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.572     1.491    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.110     1.765    Accelerometer/ADXL_Control/Dout[2]
    SLICE_X30Y96         SRL16E                                       r  Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.842     2.007    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y96         SRL16E                                       r  Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X30Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.615    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y97    Accelerometer/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y97    Accelerometer/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y98    Accelerometer/cnt_acc_reset_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y97    Accelerometer/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y97    Accelerometer/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y97    Accelerometer/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y97    Accelerometer/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y97    Accelerometer/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y98    Accelerometer/cnt_acc_reset_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.489ns  (logic 4.675ns (37.436%)  route 7.814ns (62.564%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 r  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.708     2.700    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.326     3.026 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.681     3.706    RingCount/sel0[2]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.830 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.103     8.934    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.489 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.489    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.293ns  (logic 4.933ns (40.130%)  route 7.360ns (59.870%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 r  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.708     2.700    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.326     3.026 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     3.692    RingCount/sel0[2]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.153     3.845 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.663     8.509    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    12.293 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.293    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 4.681ns (38.606%)  route 7.444ns (61.394%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 r  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.686     2.677    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I3_O)        0.326     3.003 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.821     3.824    RingCount/sel0[1]
    SLICE_X58Y113        LUT4 (Prop_lut4_I3_O)        0.124     3.948 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.615     8.564    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.124 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.124    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.814ns  (logic 4.906ns (41.522%)  route 6.909ns (58.478%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 f  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.686     2.677    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I3_O)        0.326     3.003 f  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.821     3.824    RingCount/sel0[1]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.152     3.976 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.080     8.057    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.758    11.814 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.814    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.364ns  (logic 4.657ns (40.982%)  route 6.707ns (59.018%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 r  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.686     2.677    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I3_O)        0.326     3.003 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.832    RingCount/sel0[1]
    SLICE_X58Y113        LUT4 (Prop_lut4_I3_O)        0.124     3.956 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.871     7.827    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.364 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.364    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 4.839ns (44.390%)  route 6.062ns (55.610%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 r  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.686     2.677    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I3_O)        0.326     3.003 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.832    RingCount/sel0[1]
    SLICE_X58Y113        LUT4 (Prop_lut4_I2_O)        0.146     3.978 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.226     7.204    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    10.901 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.901    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.603ns  (logic 4.216ns (39.764%)  route 6.387ns (60.236%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.494     2.012    RingCount/Q[0]
    SLICE_X58Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.136 r  RingCount/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.893     7.029    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.603 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.603    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 4.670ns (44.114%)  route 5.917ns (55.886%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.322     1.840    RingCount/Q[0]
    SLICE_X59Y113        LUT4 (Prop_lut4_I0_O)        0.152     1.992 r  RingCount/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.708     2.700    RingCount/SEGMENTS_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.326     3.026 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     3.692    RingCount/sel0[2]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.816 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.220     7.037    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.587 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.587    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.540ns  (logic 4.431ns (42.045%)  route 6.108ns (57.955%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.246     1.764    RingCount/Q[0]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.153     1.917 r  RingCount/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.863     6.779    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760    10.540 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.540    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 4.178ns (43.970%)  route 5.323ns (56.030%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          1.504     2.022    RingCount/Q[0]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124     2.146 r  RingCount/AN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.819     5.965    punto_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.501 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.501    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=21, routed)          0.175     0.339    RingCount/Q[0]
    SLICE_X60Y117        LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  RingCount/ring_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    RingCount/ring_counter[0]_i_1_n_0
    SLICE_X60Y117        FDCE                                         r  RingCount/ring_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.202     0.343    RingCount/ring_counter[1]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.042     0.385 r  RingCount/ring_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.385    RingCount/ring_counter[2]_i_1_n_0
    SLICE_X59Y114        FDCE                                         r  RingCount/ring_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.202     0.343    RingCount/ring_counter[1]
    SLICE_X59Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.388 r  RingCount/ring_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    RingCount/ring_counter[1]_i_1_n_0
    SLICE_X59Y114        FDCE                                         r  RingCount/ring_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 0.320ns (15.547%)  route 1.736ns (84.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.781     2.056    RingCount/RESET0_out
    SLICE_X59Y114        FDCE                                         f  RingCount/ring_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 0.320ns (15.547%)  route 1.736ns (84.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.781     2.056    RingCount/RESET0_out
    SLICE_X59Y114        FDCE                                         f  RingCount/ring_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 0.320ns (14.806%)  route 1.839ns (85.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.883     2.158    RingCount/RESET0_out
    SLICE_X60Y117        FDCE                                         f  RingCount/ring_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.498ns (58.844%)  route 1.048ns (41.156%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.280     0.421    RingCount/ring_counter[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.048     0.469 r  RingCount/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.768     1.237    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.546 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.546    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            punto
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.426ns (50.303%)  route 1.408ns (49.697%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.352     0.493    RingCount/ring_counter[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I0_O)        0.045     0.538 r  RingCount/AN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.057     1.594    punto_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     2.834 r  punto_OBUF_inst/O
                         net (fo=0)                   0.000     2.834    punto
    H15                                                               r  punto (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.482ns (51.832%)  route 1.377ns (48.168%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.133     0.274    RingCount/ring_counter[1]
    SLICE_X58Y114        LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.222     0.540    RingCount/sel0[3]
    SLICE_X58Y113        LUT4 (Prop_lut4_I0_O)        0.045     0.585 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.023     1.608    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.859 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.859    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.503ns (52.470%)  route 1.361ns (47.530%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.352     0.493    RingCount/ring_counter[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I0_O)        0.043     0.536 r  RingCount/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.010     1.545    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     2.864 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.864    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        139.381ns  (logic 53.907ns (38.676%)  route 85.473ns (61.324%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 r  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 r  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.906   135.842    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I2_O)        0.124   135.966 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.103   141.069    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555   144.624 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000   144.624    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        139.189ns  (logic 54.165ns (38.915%)  route 85.024ns (61.085%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 r  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 r  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.897   135.833    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I2_O)        0.153   135.986 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.663   140.649    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784   144.433 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000   144.433    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        139.042ns  (logic 53.913ns (38.774%)  route 85.129ns (61.226%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 r  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 r  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050   135.986    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I2_O)        0.124   136.110 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.615   140.725    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561   144.286 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000   144.286    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        138.732ns  (logic 54.138ns (39.023%)  route 84.594ns (60.977%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 r  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 r  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050   135.986    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I3_O)        0.152   136.138 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.080   140.218    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.758   143.976 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000   143.976    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        138.284ns  (logic 53.889ns (38.970%)  route 84.395ns (61.030%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 r  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 r  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.060   135.996    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.124   136.120 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.871   139.990    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537   143.528 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000   143.528    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        137.825ns  (logic 54.075ns (39.235%)  route 83.750ns (60.765%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 f  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 f  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 f  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 f  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 f  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.060   135.996    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.150   136.146 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.226   139.372    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697   143.069 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000   143.069    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        137.483ns  (logic 53.902ns (39.206%)  route 83.581ns (60.794%))
  Logic Levels:           172  (CARRY4=125 DSP48E1=1 LUT1=12 LUT2=7 LUT3=10 LUT4=6 LUT5=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.641     5.244    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.419     5.663 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[7]/Q
                         net (fo=12, routed)          1.779     7.441    <hidden>
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.740 r  <hidden>
                         net (fo=1, routed)           0.000     7.740    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.120 r  <hidden>
                         net (fo=1, routed)           0.000     8.120    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  <hidden>
                         net (fo=1, routed)           0.000     8.237    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.456 r  <hidden>
                         net (fo=51, routed)          1.581    10.037    <hidden>
    SLICE_X34Y84         LUT4 (Prop_lut4_I3_O)        0.328    10.365 r  <hidden>
                         net (fo=1, routed)           0.823    11.189    <hidden>
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.355    11.544 r  <hidden>
                         net (fo=1, routed)           0.000    11.544    <hidden>
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.945 r  <hidden>
                         net (fo=1, routed)           0.000    11.945    <hidden>
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.059 r  <hidden>
                         net (fo=1, routed)           0.000    12.059    <hidden>
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.372 f  <hidden>
                         net (fo=51, routed)          1.868    14.239    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.334    14.573 r  <hidden>
                         net (fo=1, routed)           0.494    15.067    <hidden>
    SLICE_X37Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.849 r  <hidden>
                         net (fo=1, routed)           0.000    15.849    <hidden>
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  <hidden>
                         net (fo=1, routed)           0.000    15.963    <hidden>
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  <hidden>
                         net (fo=1, routed)           0.000    16.191    <hidden>
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.504 f  <hidden>
                         net (fo=59, routed)          1.179    17.684    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    17.990 r  <hidden>
                         net (fo=1, routed)           0.544    18.533    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.128 r  <hidden>
                         net (fo=1, routed)           0.000    19.128    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.245 r  <hidden>
                         net (fo=1, routed)           0.000    19.245    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.362 r  <hidden>
                         net (fo=1, routed)           0.000    19.362    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.479 r  <hidden>
                         net (fo=1, routed)           0.000    19.479    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.794 f  <hidden>
                         net (fo=58, routed)          1.758    21.553    <hidden>
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.307    21.860 r  <hidden>
                         net (fo=1, routed)           0.539    22.399    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.994 r  <hidden>
                         net (fo=1, routed)           0.000    22.994    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  <hidden>
                         net (fo=1, routed)           0.000    23.111    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  <hidden>
                         net (fo=1, routed)           0.000    23.228    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.345 r  <hidden>
                         net (fo=1, routed)           0.000    23.345    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.660 f  <hidden>
                         net (fo=57, routed)          1.552    25.212    <hidden>
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.307    25.519 r  <hidden>
                         net (fo=1, routed)           0.617    26.135    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.715 r  <hidden>
                         net (fo=1, routed)           0.000    26.715    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.829 r  <hidden>
                         net (fo=1, routed)           0.000    26.829    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.943 r  <hidden>
                         net (fo=1, routed)           0.000    26.943    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  <hidden>
                         net (fo=1, routed)           0.000    27.057    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.370 r  <hidden>
                         net (fo=56, routed)          2.549    29.919    <hidden>
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.306    30.225 r  <hidden>
                         net (fo=1, routed)           0.000    30.225    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.626 r  <hidden>
                         net (fo=1, routed)           0.000    30.626    <hidden>
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.939 f  <hidden>
                         net (fo=55, routed)          1.253    32.192    <hidden>
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.306    32.498 r  <hidden>
                         net (fo=1, routed)           0.664    33.162    <hidden>
    SLICE_X44Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.742 r  <hidden>
                         net (fo=1, routed)           0.000    33.742    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.856 r  <hidden>
                         net (fo=1, routed)           0.000    33.856    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.970 r  <hidden>
                         net (fo=1, routed)           0.000    33.970    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  <hidden>
                         net (fo=1, routed)           0.000    34.084    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.397 f  <hidden>
                         net (fo=54, routed)          1.533    35.930    <hidden>
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.306    36.236 r  <hidden>
                         net (fo=1, routed)           0.666    36.902    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.497 r  <hidden>
                         net (fo=1, routed)           0.000    37.497    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.614 r  <hidden>
                         net (fo=1, routed)           0.000    37.614    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.731 r  <hidden>
                         net (fo=1, routed)           0.000    37.731    <hidden>
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.848 r  <hidden>
                         net (fo=1, routed)           0.000    37.848    <hidden>
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.163 r  <hidden>
                         net (fo=53, routed)          1.221    39.384    <hidden>
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.307    39.691 r  <hidden>
                         net (fo=1, routed)           0.000    39.691    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.223 r  <hidden>
                         net (fo=1, routed)           0.000    40.223    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.337 r  <hidden>
                         net (fo=1, routed)           0.000    40.337    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.451 r  <hidden>
                         net (fo=1, routed)           0.000    40.451    <hidden>
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.565 r  <hidden>
                         net (fo=1, routed)           0.000    40.565    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.878 f  <hidden>
                         net (fo=52, routed)          1.720    42.598    <hidden>
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.306    42.904 r  <hidden>
                         net (fo=1, routed)           0.498    43.401    <hidden>
    SLICE_X45Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.981 r  <hidden>
                         net (fo=1, routed)           0.000    43.981    <hidden>
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.095 r  <hidden>
                         net (fo=1, routed)           0.000    44.095    <hidden>
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.636 f  <hidden>
                         net (fo=51, routed)          0.982    45.619    <hidden>
    SLICE_X41Y87         LUT1 (Prop_lut1_I0_O)        0.306    45.925 r  <hidden>
                         net (fo=1, routed)           0.351    46.276    <hidden>
    SLICE_X43Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.856 r  <hidden>
                         net (fo=1, routed)           0.000    46.856    <hidden>
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.970 r  <hidden>
                         net (fo=1, routed)           0.000    46.970    <hidden>
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.084 r  <hidden>
                         net (fo=1, routed)           0.000    47.084    <hidden>
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.198 r  <hidden>
                         net (fo=1, routed)           0.000    47.198    <hidden>
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.511 f  <hidden>
                         net (fo=50, routed)          1.840    49.350    <hidden>
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.306    49.656 r  <hidden>
                         net (fo=1, routed)           0.331    49.987    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    50.582 r  <hidden>
                         net (fo=1, routed)           0.000    50.582    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.699 r  <hidden>
                         net (fo=1, routed)           0.000    50.699    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.816 r  <hidden>
                         net (fo=1, routed)           0.000    50.816    <hidden>
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.933 r  <hidden>
                         net (fo=1, routed)           0.000    50.933    <hidden>
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    51.248 f  <hidden>
                         net (fo=49, routed)          1.370    52.619    <hidden>
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.307    52.926 r  <hidden>
                         net (fo=1, routed)           0.496    53.421    <hidden>
    SLICE_X49Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.001 r  <hidden>
                         net (fo=1, routed)           0.000    54.001    <hidden>
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  <hidden>
                         net (fo=1, routed)           0.000    54.115    <hidden>
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  <hidden>
                         net (fo=1, routed)           0.000    54.229    <hidden>
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  <hidden>
                         net (fo=1, routed)           0.000    54.343    <hidden>
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.656 f  <hidden>
                         net (fo=41, routed)          1.223    55.879    <hidden>
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.306    56.185 r  <hidden>
                         net (fo=1, routed)           0.189    56.375    <hidden>
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    56.970 r  <hidden>
                         net (fo=1, routed)           0.000    56.970    <hidden>
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.087 r  <hidden>
                         net (fo=1, routed)           0.000    57.087    <hidden>
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.204 r  <hidden>
                         net (fo=1, routed)           0.000    57.204    <hidden>
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.321 r  <hidden>
                         net (fo=1, routed)           0.000    57.321    <hidden>
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.636 r  <hidden>
                         net (fo=21, routed)          1.443    59.079    <hidden>
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.307    59.386 r  <hidden>
                         net (fo=1, routed)           0.000    59.386    <hidden>
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.936 r  <hidden>
                         net (fo=1, routed)           0.000    59.936    <hidden>
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.050 r  <hidden>
                         net (fo=1, routed)           0.000    60.050    <hidden>
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.164 r  <hidden>
                         net (fo=1, routed)           0.000    60.164    <hidden>
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.278 r  <hidden>
                         net (fo=1, routed)           0.000    60.278    <hidden>
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.591 r  <hidden>
                         net (fo=2, routed)           0.765    61.356    <hidden>
    SLICE_X56Y87         LUT3 (Prop_lut3_I0_O)        0.306    61.662 r  <hidden>
                         net (fo=21, routed)          1.403    63.065    <hidden>
    SLICE_X57Y83         LUT2 (Prop_lut2_I0_O)        0.124    63.189 r  <hidden>
                         net (fo=1, routed)           0.000    63.189    <hidden>
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.590 r  <hidden>
                         net (fo=1, routed)           0.000    63.590    <hidden>
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.704 r  <hidden>
                         net (fo=1, routed)           0.000    63.704    <hidden>
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.932 r  <hidden>
                         net (fo=1, routed)           0.000    63.932    <hidden>
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.245 r  <hidden>
                         net (fo=2, routed)           1.122    65.368    <hidden>
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.306    65.674 r  <hidden>
                         net (fo=1, routed)           0.189    65.863    <hidden>
    SLICE_X58Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.458 r  <hidden>
                         net (fo=1, routed)           0.000    66.458    <hidden>
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.575 r  <hidden>
                         net (fo=1, routed)           0.000    66.575    <hidden>
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.692 r  <hidden>
                         net (fo=1, routed)           0.000    66.692    <hidden>
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  <hidden>
                         net (fo=1, routed)           0.000    66.809    <hidden>
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.124 r  <hidden>
                         net (fo=49, routed)          0.945    68.069    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      4.024    72.093 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.034    73.128    converter_x/GRADOS_INT3_n_105
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    73.252 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.338    73.589    converter_x/i__carry_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    74.169 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.169    converter_x/_inferred__1/i__carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.619 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.257    75.876    converter_x/GRADOS_INT3__0[13]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.299    76.175 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.354    76.529    converter_x/i__carry_i_1__0_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    77.011 r  converter_x/_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.096    78.107    converter_x/GRADOS_INT1[1]
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.299    78.406 r  converter_x/SEGMENTS_OBUF[6]_inst_i_335/O
                         net (fo=1, routed)           0.000    78.406    converter_x/SEGMENTS_OBUF[6]_inst_i_335_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.939 r  converter_x/SEGMENTS_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    78.939    converter_x/SEGMENTS_OBUF[6]_inst_i_180_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.056 r  converter_x/SEGMENTS_OBUF[6]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.056    converter_x/SEGMENTS_OBUF[6]_inst_i_189_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.173 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1458/CO[3]
                         net (fo=1, routed)           0.000    79.173    converter_x/SEGMENTS_OBUF[6]_inst_i_1458_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.290 r  converter_x/SEGMENTS_OBUF[6]_inst_i_742/CO[3]
                         net (fo=1, routed)           0.000    79.290    converter_x/SEGMENTS_OBUF[6]_inst_i_742_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.407 r  converter_x/SEGMENTS_OBUF[6]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    79.407    converter_x/SEGMENTS_OBUF[6]_inst_i_354_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.524 r  converter_x/SEGMENTS_OBUF[6]_inst_i_184/CO[3]
                         net (fo=1, routed)           0.000    79.524    converter_x/SEGMENTS_OBUF[6]_inst_i_184_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.641 r  converter_x/SEGMENTS_OBUF[6]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    79.641    converter_x/SEGMENTS_OBUF[6]_inst_i_102_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.956 r  converter_x/SEGMENTS_OBUF[6]_inst_i_48/O[3]
                         net (fo=1199, routed)       12.441    92.396    converter_x/GRADOS_INT3_0[1]
    SLICE_X58Y89         LUT3 (Prop_lut3_I0_O)        0.307    92.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2921/O
                         net (fo=43, routed)          2.711    95.415    converter_x/SEGMENTS_OBUF[6]_inst_i_405_0[3]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.124    95.539 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3887/O
                         net (fo=1, routed)           0.000    95.539    converter_x/SEGMENTS_OBUF[6]_inst_i_3887_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.940 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2460/CO[3]
                         net (fo=1, routed)           0.000    95.940    converter_x/SEGMENTS_OBUF[6]_inst_i_2460_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1157/CO[3]
                         net (fo=1, routed)           0.000    96.054    converter_x/SEGMENTS_OBUF[6]_inst_i_1157_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.293 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1154/O[2]
                         net (fo=2, routed)           1.253    97.546    converter_x/SEGMENTS_OBUF[6]_inst_i_1154_n_5
    SLICE_X56Y105        LUT3 (Prop_lut3_I0_O)        0.302    97.848 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1113/O
                         net (fo=2, routed)           0.988    98.836    converter_x/SEGMENTS_OBUF[6]_inst_i_1113_n_0
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.124    98.960 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1117/O
                         net (fo=1, routed)           0.000    98.960    converter_x/SEGMENTS_OBUF[6]_inst_i_1117_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    99.473 r  converter_x/SEGMENTS_OBUF[6]_inst_i_568/CO[3]
                         net (fo=1, routed)           0.000    99.473    converter_x/SEGMENTS_OBUF[6]_inst_i_568_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.796 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2362/O[1]
                         net (fo=19, routed)          1.763   101.559    converter_x/SEGMENTS_OBUF[6]_inst_i_2362_n_6
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.332   101.891 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6316/O
                         net (fo=1, routed)           0.615   102.506    converter_x/SEGMENTS_OBUF[6]_inst_i_6316_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602   103.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5983/CO[3]
                         net (fo=1, routed)           0.000   103.108    converter_x/SEGMENTS_OBUF[6]_inst_i_5983_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.330 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5129/O[0]
                         net (fo=3, routed)           0.989   104.320    converter_x/SEGMENTS_OBUF[6]_inst_i_5129_n_7
    SLICE_X62Y108        LUT3 (Prop_lut3_I0_O)        0.324   104.644 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5121/O
                         net (fo=1, routed)           0.553   105.197    converter_x/SEGMENTS_OBUF[6]_inst_i_5121_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.627   105.824 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3909/CO[3]
                         net (fo=1, routed)           0.000   105.824    converter_x/SEGMENTS_OBUF[6]_inst_i_3909_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.063 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2521/O[2]
                         net (fo=3, routed)           1.307   107.369    converter_x/SEGMENTS_OBUF[6]_inst_i_2521_n_5
    SLICE_X60Y105        LUT4 (Prop_lut4_I1_O)        0.330   107.699 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3929/O
                         net (fo=1, routed)           0.921   108.620    converter_x/SEGMENTS_OBUF[6]_inst_i_3929_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605   109.225 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2539/CO[3]
                         net (fo=1, routed)           0.000   109.225    converter_x/SEGMENTS_OBUF[6]_inst_i_2539_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.339 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1186/CO[3]
                         net (fo=1, routed)           0.000   109.339    converter_x/SEGMENTS_OBUF[6]_inst_i_1186_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.453 r  converter_x/SEGMENTS_OBUF[6]_inst_i_611/CO[3]
                         net (fo=1, routed)           0.000   109.453    converter_x/SEGMENTS_OBUF[6]_inst_i_611_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.681 r  converter_x/SEGMENTS_OBUF[6]_inst_i_288/CO[2]
                         net (fo=45, routed)          1.178   110.859    converter_x/SEGMENTS_OBUF[6]_inst_i_288_n_1
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.313   111.172 r  converter_x/SEGMENTS_OBUF[6]_inst_i_563/O
                         net (fo=1, routed)           0.332   111.505    converter_x/SEGMENTS_OBUF[6]_inst_i_563_n_0
    SLICE_X67Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   112.085 r  converter_x/SEGMENTS_OBUF[6]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000   112.085    converter_x/SEGMENTS_OBUF[6]_inst_i_271_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.398 f  converter_x/SEGMENTS_OBUF[6]_inst_i_1160/O[3]
                         net (fo=2, routed)           1.141   113.539    converter_x/split_x/centenas4[8]
    SLICE_X66Y112        LUT5 (Prop_lut5_I4_O)        0.306   113.845 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5942/O
                         net (fo=1, routed)           0.000   113.845    converter_x/SEGMENTS_OBUF[6]_inst_i_5942_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   114.221 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5054/CO[3]
                         net (fo=1, routed)           0.000   114.221    converter_x/SEGMENTS_OBUF[6]_inst_i_5054_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.338 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5048/CO[3]
                         net (fo=1, routed)           0.000   114.338    converter_x/SEGMENTS_OBUF[6]_inst_i_5048_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.455 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5046/CO[3]
                         net (fo=1, routed)           0.000   114.455    converter_x/SEGMENTS_OBUF[6]_inst_i_5046_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.778 f  converter_x/SEGMENTS_OBUF[6]_inst_i_5031/O[1]
                         net (fo=1, routed)           0.809   115.587    converter_x/split_x/centenas5[18]
    SLICE_X68Y115        LUT5 (Prop_lut5_I3_O)        0.306   115.893 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3846/O
                         net (fo=21, routed)          1.951   117.844    converter_x/SEGMENTS_OBUF[6]_inst_i_3846_n_0
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.119   117.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2442/O
                         net (fo=2, routed)           0.894   118.857    converter_x/SEGMENTS_OBUF[6]_inst_i_2442_n_0
    SLICE_X71Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593   119.450 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3805/CO[3]
                         net (fo=1, routed)           0.000   119.450    converter_x/SEGMENTS_OBUF[6]_inst_i_3805_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.564 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2381/CO[3]
                         net (fo=1, routed)           0.000   119.564    converter_x/SEGMENTS_OBUF[6]_inst_i_2381_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.786 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3864/O[0]
                         net (fo=3, routed)           1.015   120.801    converter_x/SEGMENTS_OBUF[6]_inst_i_3864_n_7
    SLICE_X68Y118        LUT4 (Prop_lut4_I0_O)        0.327   121.128 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2413/O
                         net (fo=1, routed)           0.572   121.700    converter_x/SEGMENTS_OBUF[6]_inst_i_2413_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709   122.409 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1136/CO[3]
                         net (fo=1, routed)           0.000   122.409    converter_x/SEGMENTS_OBUF[6]_inst_i_1136_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1142/O[0]
                         net (fo=3, routed)           1.357   123.988    converter_x/SEGMENTS_OBUF[6]_inst_i_1142_n_7
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.299   124.287 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1133/O
                         net (fo=2, routed)           0.861   125.147    converter_x/SEGMENTS_OBUF[6]_inst_i_1133_n_0
    SLICE_X72Y121        LUT5 (Prop_lut5_I1_O)        0.152   125.299 r  converter_x/SEGMENTS_OBUF[6]_inst_i_578/O
                         net (fo=2, routed)           0.654   125.953    converter_x/SEGMENTS_OBUF[6]_inst_i_578_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.332   126.285 r  converter_x/SEGMENTS_OBUF[6]_inst_i_582/O
                         net (fo=1, routed)           0.000   126.285    converter_x/SEGMENTS_OBUF[6]_inst_i_582_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.686 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000   126.686    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.020 r  converter_x/SEGMENTS_OBUF[6]_inst_i_574/O[1]
                         net (fo=2, routed)           1.202   128.222    converter_x/SEGMENTS_OBUF[6]_inst_i_574_n_6
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.303   128.525 r  converter_x/SEGMENTS_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.000   128.525    converter_x/SEGMENTS_OBUF[6]_inst_i_576_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   128.752 r  converter_x/SEGMENTS_OBUF[6]_inst_i_276/O[1]
                         net (fo=1, routed)           0.738   129.490    converter_x/SEGMENTS_OBUF[6]_inst_i_276_n_6
    SLICE_X65Y118        LUT2 (Prop_lut2_I1_O)        0.303   129.793 r  converter_x/SEGMENTS_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000   129.793    converter_x/SEGMENTS_OBUF[6]_inst_i_160_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.194 r  converter_x/SEGMENTS_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000   130.194    converter_x/SEGMENTS_OBUF[6]_inst_i_73_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.416 r  converter_x/SEGMENTS_OBUF[6]_inst_i_156/O[0]
                         net (fo=4, routed)           0.996   131.412    converter_x/SEGMENTS_OBUF[6]_inst_i_156_n_7
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.291   131.703 r  converter_x/SEGMENTS_OBUF[6]_inst_i_86/O
                         net (fo=3, routed)           0.715   132.418    converter_x/SEGMENTS_OBUF[6]_inst_i_86_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.328   132.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.798   133.544    converter_x/SEGMENTS_OBUF[6]_inst_i_38_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.124   133.668 r  converter_x/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.144   134.812    RingCount/SEGMENTS_OBUF[4]_inst_i_1_7
    SLICE_X59Y114        LUT5 (Prop_lut5_I2_O)        0.124   134.936 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.897   135.833    RingCount/sel0[0]
    SLICE_X58Y113        LUT4 (Prop_lut4_I2_O)        0.124   135.957 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.220   139.177    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   142.727 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000   142.727    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.118ns (46.418%)  route 4.754ns (53.582%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.642     5.245    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y97         FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDSE (Prop_fdse_C_Q)         0.456     5.701 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          1.768     7.469    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.593 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.985    10.579    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.117 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    14.117    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 4.398ns (51.293%)  route 4.176ns (48.707%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.648     5.251    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518     5.769 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           1.431     7.200    Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.148     7.348 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.745    10.093    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.732    13.825 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.825    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.194ns (55.552%)  route 3.356ns (44.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.646     5.249    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.478     5.727 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           3.356     9.083    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.716    12.799 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    12.799    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.444ns (56.541%)  route 1.110ns (43.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.575     1.494    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.148     1.642 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           1.110     2.752    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.296     4.048 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.048    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.448ns (56.469%)  route 1.116ns (43.531%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.575     1.494    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/Q
                         net (fo=16, routed)          0.170     1.828    Accelerometer/ADXL_Control/SPI_Interface/StC_Spi_Trans[0]
    SLICE_X8Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.946     2.820    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     4.059 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     4.059    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.505ns (57.384%)  route 1.117ns (42.616%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     1.659 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/Q
                         net (fo=15, routed)          0.280     1.939    Accelerometer/ADXL_Control/SPI_Interface/StC[0]
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.046     1.985 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.838     2.823    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.295     4.118 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.118    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.829ns  (logic 1.527ns (39.881%)  route 2.302ns (60.119%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.769     2.380    converter_x/STATE[0]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.045     2.425 r  converter_x/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.277     2.702    RingCount/SEGMENTS_OBUF[4]_inst_i_1_1
    SLICE_X59Y113        LUT5 (Prop_lut5_I1_O)        0.045     2.747 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.979    RingCount/sel0[2]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.045     3.024 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.023     4.047    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     5.298 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.298    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.880ns  (logic 1.537ns (39.621%)  route 2.343ns (60.379%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.976     2.587    converter_x/STATE[0]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.045     2.632 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.101     2.733    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.045     2.778 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.224     3.001    RingCount/sel0[3]
    SLICE_X58Y113        LUT4 (Prop_lut4_I0_O)        0.046     3.047 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.042     4.089    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.260     5.349 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.349    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.160ns  (logic 1.514ns (36.402%)  route 2.645ns (63.598%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.976     2.587    converter_x/STATE[0]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.045     2.632 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.101     2.733    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.045     2.778 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.224     3.001    RingCount/sel0[3]
    SLICE_X58Y113        LUT4 (Prop_lut4_I0_O)        0.045     3.046 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.345     4.391    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.629 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.629    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.309ns  (logic 1.585ns (36.795%)  route 2.723ns (63.205%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.976     2.587    converter_x/STATE[0]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.045     2.632 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.101     2.733    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.045     2.778 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.223     3.000    RingCount/sel0[3]
    SLICE_X58Y113        LUT4 (Prop_lut4_I0_O)        0.047     3.047 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.423     4.471    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.307     5.778 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.778    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.547ns  (logic 1.537ns (33.806%)  route 3.010ns (66.194%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.976     2.587    converter_x/STATE[0]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.045     2.632 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.101     2.733    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.045     2.778 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.223     3.000    RingCount/sel0[3]
    SLICE_X58Y113        LUT4 (Prop_lut4_I0_O)        0.045     3.045 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.710     4.756    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     6.017 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.017    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.639ns  (logic 1.621ns (34.951%)  route 3.018ns (65.049%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.769     2.380    converter_x/STATE[0]
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.045     2.425 r  converter_x/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.277     2.702    RingCount/SEGMENTS_OBUF[4]_inst_i_1_1
    SLICE_X59Y113        LUT5 (Prop_lut5_I1_O)        0.045     2.747 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.979    RingCount/sel0[2]
    SLICE_X58Y113        LUT4 (Prop_lut4_I1_O)        0.045     3.024 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.739     4.763    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.345     6.109 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.109    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.673ns  (logic 1.577ns (33.747%)  route 3.096ns (66.253%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.550     1.469    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fsm_inst/current_state_reg/Q
                         net (fo=21, routed)          0.436     2.047    split_y/STATE[0]
    SLICE_X62Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.092 r  split_y/SEGMENTS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.324     2.416    converter_x/SEGMENTS_OBUF[6]_inst_i_5_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.045     2.461 r  converter_x/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.270     2.731    RingCount/SEGMENTS_OBUF[4]_inst_i_1_4
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.045     2.776 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.133     2.908    RingCount/sel0[1]
    SLICE_X58Y113        LUT4 (Prop_lut4_I3_O)        0.045     2.953 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.933     4.887    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     6.143 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.143    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 1.631ns (20.800%)  route 6.210ns (79.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.927     7.841    FrecDiv/RESET0_out
    SLICE_X72Y131        FDCE                                         f  FrecDiv/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.569     4.991    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y131        FDCE                                         r  FrecDiv/counter_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 1.631ns (20.800%)  route 6.210ns (79.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.927     7.841    FrecDiv/RESET0_out
    SLICE_X72Y131        FDCE                                         f  FrecDiv/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.569     4.991    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y131        FDCE                                         r  FrecDiv/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 1.631ns (20.800%)  route 6.210ns (79.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.927     7.841    FrecDiv/RESET0_out
    SLICE_X72Y131        FDCE                                         f  FrecDiv/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.569     4.991    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y131        FDCE                                         r  FrecDiv/counter_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 1.631ns (20.800%)  route 6.210ns (79.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.927     7.841    FrecDiv/RESET0_out
    SLICE_X72Y131        FDCE                                         f  FrecDiv/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.569     4.991    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y131        FDCE                                         r  FrecDiv/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.703ns  (logic 1.631ns (21.174%)  route 6.072ns (78.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.788     7.703    FrecDiv/RESET0_out
    SLICE_X72Y130        FDCE                                         f  FrecDiv/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.568     4.990    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  FrecDiv/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.703ns  (logic 1.631ns (21.174%)  route 6.072ns (78.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.788     7.703    FrecDiv/RESET0_out
    SLICE_X72Y130        FDCE                                         f  FrecDiv/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.568     4.990    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  FrecDiv/counter_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.703ns  (logic 1.631ns (21.174%)  route 6.072ns (78.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.788     7.703    FrecDiv/RESET0_out
    SLICE_X72Y130        FDCE                                         f  FrecDiv/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.568     4.990    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  FrecDiv/counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.703ns  (logic 1.631ns (21.174%)  route 6.072ns (78.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.788     7.703    FrecDiv/RESET0_out
    SLICE_X72Y130        FDCE                                         f  FrecDiv/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.568     4.990    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  FrecDiv/counter_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.555ns  (logic 1.631ns (21.590%)  route 5.924ns (78.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.640     7.555    FrecDiv/RESET0_out
    SLICE_X72Y129        FDCE                                         f  FrecDiv/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.568     4.990    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y129        FDCE                                         r  FrecDiv/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.555ns  (logic 1.631ns (21.590%)  route 5.924ns (78.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.283     3.790    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.124     3.914 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          3.640     7.555    FrecDiv/RESET0_out
    SLICE_X72Y129        FDCE                                         f  FrecDiv/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.568     4.990    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X72Y129        FDCE                                         r  FrecDiv/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.247ns (17.990%)  route 1.128ns (82.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.376    Accelerometer/ADXL_Control/SPI_Interface/D[0]
    SLICE_X28Y98         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            INS_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.244ns (12.443%)  route 1.720ns (87.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF_inst/O
                         net (fo=1, routed)           1.720     1.965    INS_SYNCHRNZR/BTN_IBUF
    SLICE_X67Y123        FDRE                                         r  INS_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.819     1.984    INS_SYNCHRNZR/SYSCLK_IBUF_BUFG
    SLICE_X67Y123        FDRE                                         r  INS_SYNCHRNZR/sreg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.320ns (15.834%)  route 1.699ns (84.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.743     2.018    Accelerometer/RESET0_out
    SLICE_X33Y97         FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y97         FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.320ns (15.834%)  route 1.699ns (84.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.743     2.018    Accelerometer/RESET0_out
    SLICE_X33Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.320ns (15.834%)  route 1.699ns (84.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.743     2.018    Accelerometer/RESET0_out
    SLICE_X33Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.320ns (15.834%)  route 1.699ns (84.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.743     2.018    Accelerometer/RESET0_out
    SLICE_X33Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.320ns (15.800%)  route 1.703ns (84.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.748     2.023    Accelerometer/RESET0_out
    SLICE_X32Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.320ns (15.800%)  route 1.703ns (84.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.748     2.023    Accelerometer/RESET0_out
    SLICE_X32Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.320ns (15.800%)  route 1.703ns (84.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.748     2.023    Accelerometer/RESET0_out
    SLICE_X32Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y97         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.320ns (15.371%)  route 1.760ns (84.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.230    FrecDiv/RESET_IBUF
    SLICE_X28Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=34, routed)          0.804     2.079    Accelerometer/RESET0_out
    SLICE_X33Y98         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C





