--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y11.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X57Y11.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y11.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X57Y11.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y11.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X57Y11.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y11.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X57Y11.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.855ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.778ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X97Y187.G1     net (fanout=5)        0.461   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y185.F3     net (fanout=11)       0.637   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X93Y191.G3     net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (4.564ns logic, 3.214ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.778ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X97Y187.G2     net (fanout=5)        0.389   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y185.F3     net (fanout=11)       0.637   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X93Y191.G3     net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (4.636ns logic, 3.142ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X97Y187.G3     net (fanout=5)        0.458   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y185.F3     net (fanout=11)       0.637   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X93Y191.G3     net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (4.535ns logic, 3.211ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.270 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X97Y187.F2     net (fanout=11)       0.881   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y185.F3     net (fanout=11)       0.637   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X93Y191.G3     net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.592ns (4.000ns logic, 3.592ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X97Y187.G1     net (fanout=5)        0.461   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y184.F4     net (fanout=11)       0.874   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y184.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X95Y195.G2     net (fanout=9)        0.832   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X94Y191.F4     net (fanout=5)        0.807   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X94Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (3.987ns logic, 3.619ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X97Y187.G2     net (fanout=5)        0.389   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y184.F4     net (fanout=11)       0.874   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y184.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X95Y195.G2     net (fanout=9)        0.832   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X94Y191.F4     net (fanout=5)        0.807   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X94Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (4.059ns logic, 3.547ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X97Y187.G3     net (fanout=5)        0.458   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y184.F4     net (fanout=11)       0.874   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y184.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X95Y195.G2     net (fanout=9)        0.832   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X94Y191.F4     net (fanout=5)        0.807   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X94Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (3.958ns logic, 3.616ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.270 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X101Y184.F1    net (fanout=11)       0.907   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X96Y189.G2     net (fanout=8)        0.902   ftop/gbe0/gmac/gmac/N361
    SLICE_X96Y189.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X96Y189.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X96Y189.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X93Y191.G2     net (fanout=8)        0.633   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (4.094ns logic, 3.388ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.730 - 0.699)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y187.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O2               net (fanout=2)        2.400   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK2           Tioock                0.708   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.229ns logic, 2.400ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.541 - 0.668)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X97Y187.G1     net (fanout=5)        0.461   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F3     net (fanout=11)       0.641   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X93Y194.G4     net (fanout=9)        1.226   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X90Y192.F1     net (fanout=3)        0.416   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X90Y192.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (4.026ns logic, 3.389ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.541 - 0.668)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X97Y187.G2     net (fanout=5)        0.389   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F3     net (fanout=11)       0.641   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X93Y194.G4     net (fanout=9)        1.226   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X90Y192.F1     net (fanout=3)        0.416   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X90Y192.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (4.098ns logic, 3.317ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (0.270 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X97Y187.F2     net (fanout=11)       0.881   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y184.F4     net (fanout=11)       0.874   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y184.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X95Y195.G2     net (fanout=9)        0.832   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X95Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X94Y191.F4     net (fanout=5)        0.807   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X94Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (3.423ns logic, 3.997ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X97Y187.G1     net (fanout=5)        0.461   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y189.F2     net (fanout=11)       0.191   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y189.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X93Y191.G2     net (fanout=8)        0.633   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (4.603ns logic, 2.855ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X97Y187.G2     net (fanout=5)        0.389   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y189.F2     net (fanout=11)       0.191   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y189.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X93Y191.G2     net (fanout=8)        0.633   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (4.675ns logic, 2.783ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.053 - 0.041)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/full_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y63.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_outF_FULL_N
                                                       ftop/gbe0/gmac/rxfun_outF/full_reg
    SLICE_X110Y67.F2     net (fanout=6)        1.647   ftop/gbe0/gmac/rxfun_outF_FULL_N
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.G1     net (fanout=7)        0.578   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X113Y66.G2     net (fanout=40)       1.402   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X113Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N46
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<30>_SW0
    SLICE_X112Y67.SR     net (fanout=1)        1.103   ftop/gbe0/gmac/rxfun_outF/N32
    SLICE_X112Y67.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (2.807ns logic, 4.730ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (0.403 - 0.509)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/full_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y63.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_outF_FULL_N
                                                       ftop/gbe0/gmac/rxfun_outF/full_reg
    SLICE_X110Y67.F2     net (fanout=6)        1.647   ftop/gbe0/gmac/rxfun_outF_FULL_N
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.G1     net (fanout=7)        0.578   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y43.G2     net (fanout=40)       1.438   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y43.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N68
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<4>_SW0
    SLICE_X106Y42.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/rxfun_outF/N10
    SLICE_X106Y42.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (2.807ns logic, 4.604ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.383ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.541 - 0.668)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X97Y187.G3     net (fanout=5)        0.458   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y185.F3     net (fanout=11)       0.641   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X93Y194.G4     net (fanout=9)        1.226   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X93Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X90Y192.F1     net (fanout=3)        0.416   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X90Y192.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.383ns (3.997ns logic, 3.386ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.431 - 0.509)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/full_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y63.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_outF_FULL_N
                                                       ftop/gbe0/gmac/rxfun_outF/full_reg
    SLICE_X110Y67.F2     net (fanout=6)        1.647   ftop/gbe0/gmac/rxfun_outF_FULL_N
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.G1     net (fanout=7)        0.578   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X108Y43.G3     net (fanout=40)       1.379   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X108Y43.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X109Y42.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X109Y42.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.862ns logic, 4.569ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.270 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X97Y187.G3     net (fanout=5)        0.458   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X97Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X97Y187.F4     net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X97Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X97Y188.G2     net (fanout=10)       0.603   ftop/gbe0/gmac/gmac/N34
    SLICE_X97Y188.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y189.F2     net (fanout=11)       0.191   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y189.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X93Y191.G2     net (fanout=8)        0.633   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X93Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y191.F1     net (fanout=4)        0.630   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X94Y191.G3     net (fanout=1)        0.295   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X94Y191.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (4.574ns logic, 2.852ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (0.369 - 0.509)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/full_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y63.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_outF_FULL_N
                                                       ftop/gbe0/gmac/rxfun_outF/full_reg
    SLICE_X110Y67.F2     net (fanout=6)        1.647   ftop/gbe0/gmac/rxfun_outF_FULL_N
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.G1     net (fanout=7)        0.578   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y59.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y50.F3     net (fanout=40)       1.359   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y50.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF/N72
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<12>_SW0
    SLICE_X107Y51.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N72
    SLICE_X107Y51.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (2.808ns logic, 4.549ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_5 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.933 - 0.714)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_5 to ftop/gbe0/gmac/txfun_inF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y103.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txF/dDoutReg_5
    SLICE_X102Y104.BX    net (fanout=2)        0.351   ftop/gbe0/gmac/txF_dD_OUT<5>
    SLICE_X102Y104.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<5>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.498ns logic, 0.351ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.321 - 0.297)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y181.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X97Y180.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X97Y180.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.441 - 0.396)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_outF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y52.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X109Y52.BX     net (fanout=3)        0.330   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X109Y52.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y181.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X95Y180.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X95Y180.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.133 - 0.100)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_18 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y44.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_18
    SLICE_X110Y40.BY     net (fanout=2)        0.507   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
    SLICE_X110Y40.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.289ns logic, 0.507ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.133 - 0.100)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_18 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y44.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_18
    SLICE_X110Y40.BY     net (fanout=2)        0.507   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
    SLICE_X110Y40.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.290ns logic, 0.507ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.071 - 0.035)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_13 to ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    SLICE_X108Y47.BY     net (fanout=2)        0.511   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
    SLICE_X108Y47.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<13>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.289ns logic, 0.511ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.071 - 0.035)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_13 to ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    SLICE_X108Y47.BY     net (fanout=2)        0.511   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
    SLICE_X108Y47.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<13>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.290ns logic, 0.511ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.478 - 0.430)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_3 to ftop/gbe0/gmac/rxfun_outF/data1_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y67.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<3>
                                                       ftop/gbe0/gmac/rxfun_sr_3
    SLICE_X109Y64.BX     net (fanout=3)        0.356   ftop/gbe0/gmac/rxfun_sr<3>
    SLICE_X109Y64.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.458ns logic, 0.356ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.428 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X106Y60.BY     net (fanout=2)        0.511   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X106Y60.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.289ns logic, 0.511ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.428 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X106Y60.BY     net (fanout=2)        0.511   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X106Y60.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.290ns logic, 0.511ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.305 - 0.246)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y89.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X94Y88.BX      net (fanout=1)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X94Y88.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.498ns logic, 0.333ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.045 - 0.038)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_39 to ftop/gbe0/gmac/txfun_inF/data1_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y114.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<39>
                                                       ftop/gbe0/gmac/txF/dDoutReg_39
    SLICE_X103Y114.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/txF_dD_OUT<39>
    SLICE_X103Y114.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<39>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X106Y172.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X106Y172.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.066 - 0.057)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_9 to ftop/gbe0/gmac/txfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txF/dDoutReg_9
    SLICE_X107Y113.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/txF_dD_OUT<9>
    SLICE_X107Y113.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y61.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X107Y61.BX     net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X107Y61.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.007 - 0.005)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y56.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X109Y57.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X109Y57.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.127 - 0.108)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y42.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X110Y43.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X110Y43.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.498ns logic, 0.314ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.051 - 0.044)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y69.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X102Y68.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X102Y68.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.053 - 0.025)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y51.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X106Y47.BY     net (fanout=2)        0.539   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X106Y47.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.289ns logic, 0.539ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X106Y105.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X106Y105.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X106Y105.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X106Y105.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.295ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.354 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.F2     net (fanout=4)        1.686   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X101Y113.F2    net (fanout=2)        0.788   ftop/gbe0/gmac/gmac/N30
    SLICE_X101Y113.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X101Y109.CE    net (fanout=1)        0.723   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X101Y109.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (3.020ns logic, 4.250ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.354 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y106.F3     net (fanout=20)       1.585   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X101Y113.F2    net (fanout=2)        0.788   ftop/gbe0/gmac/gmac/N30
    SLICE_X101Y113.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X101Y109.CE    net (fanout=1)        0.723   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X101Y109.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.092ns logic, 4.149ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.334 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.F2     net (fanout=4)        1.686   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y113.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (3.074ns logic, 3.801ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.334 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.F2     net (fanout=4)        1.686   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y113.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (3.074ns logic, 3.801ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.334 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y106.F3     net (fanout=20)       1.585   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y113.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (3.146ns logic, 3.700ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.334 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y106.F3     net (fanout=20)       1.585   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y113.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (3.146ns logic, 3.700ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.354 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X99Y106.F4     net (fanout=5)        1.239   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X101Y113.F2    net (fanout=2)        0.788   ftop/gbe0/gmac/gmac/N30
    SLICE_X101Y113.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X101Y109.CE    net (fanout=1)        0.723   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X101Y109.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (3.020ns logic, 3.803ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.679ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.294 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.F2     net (fanout=4)        1.686   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X98Y112.CE     net (fanout=2)        0.536   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.679ns (3.074ns logic, 3.605ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.679ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.294 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.F2     net (fanout=4)        1.686   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X98Y112.CE     net (fanout=2)        0.536   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.679ns (3.074ns logic, 3.605ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (0.294 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y106.F3     net (fanout=20)       1.585   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X98Y112.CE     net (fanout=2)        0.536   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (3.146ns logic, 3.504ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (0.294 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y106.F3     net (fanout=20)       1.585   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X98Y112.CE     net (fanout=2)        0.536   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (3.146ns logic, 3.504ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.334 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X99Y106.F4     net (fanout=5)        1.239   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y113.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (3.074ns logic, 3.354ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.334 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X99Y106.F4     net (fanout=5)        1.239   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X99Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X106Y115.G3    net (fanout=25)       1.032   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X106Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X102Y115.G2    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/N30
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y113.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (3.074ns logic, 3.354ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.690 - 0.792)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y106.F4     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.F1     net (fanout=2)        0.630   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y106.G1     net (fanout=34)       0.441   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y98.CE      net (fanout=17)       1.674   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y98.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (2.475ns logic, 3.831ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.690 - 0.792)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y106.F4     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.F1     net (fanout=2)        0.630   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y106.G1     net (fanout=34)       0.441   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y98.CE      net (fanout=17)       1.674   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y98.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (2.475ns logic, 3.831ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.354 - 0.346)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y104.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X97Y105.F2     net (fanout=3)        0.908   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X97Y105.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y107.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y107.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X101Y113.G1    net (fanout=15)       1.368   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X101Y113.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X101Y113.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X101Y109.CE    net (fanout=1)        0.723   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X101Y109.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (2.965ns logic, 3.380ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.625 - 0.792)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y106.F4     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y104.G2     net (fanout=2)        0.365   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y104.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X96Y93.F1      net (fanout=11)       1.633   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X96Y93.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X96Y86.BY      net (fanout=1)        0.774   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X96Y86.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (2.300ns logic, 3.858ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.625 - 0.792)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y106.F4     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y104.G2     net (fanout=2)        0.365   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y104.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X96Y93.F1      net (fanout=11)       1.633   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X96Y93.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X96Y86.BY      net (fanout=1)        0.774   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X96Y86.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (2.299ns logic, 3.858ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.170ns (0.622 - 0.792)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y106.F4     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.F1     net (fanout=2)        0.630   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y106.G1     net (fanout=34)       0.441   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y97.CE      net (fanout=17)       1.518   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y97.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (2.475ns logic, 3.675ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.170ns (0.622 - 0.792)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y106.F4     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.F1     net (fanout=2)        0.630   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X96Y105.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y106.G1     net (fanout=34)       0.441   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y106.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y97.CE      net (fanout=17)       1.518   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y97.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (2.475ns logic, 3.675ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.397 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y103.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X99Y101.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X99Y101.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y90.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X90Y91.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X90Y91.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.058 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y103.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X98Y101.BX     net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X98Y101.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.294 - 0.269)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y89.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X92Y89.BX      net (fanout=1)        0.343   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X92Y89.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.498ns logic, 0.343ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.330 - 0.257)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y90.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X94Y90.BY      net (fanout=4)        0.338   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X94Y90.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.556ns logic, 0.338ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y90.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X90Y91.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X90Y91.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X102Y118.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X102Y118.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.352 - 0.281)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y90.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X98Y91.G2      net (fanout=13)       0.546   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X98Y91.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.395ns logic, 0.546ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.352 - 0.281)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y90.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X98Y91.G2      net (fanout=13)       0.546   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X98Y91.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.395ns logic, 0.546ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.352 - 0.281)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y90.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X98Y90.G2      net (fanout=13)       0.546   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X98Y90.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.395ns logic, 0.546ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.352 - 0.281)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y90.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X98Y90.G2      net (fanout=13)       0.546   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X98Y90.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.395ns logic, 0.546ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.812 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y107.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X100Y103.BX    net (fanout=2)        0.486   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X100Y103.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.498ns logic, 0.486ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y92.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X92Y92.BX      net (fanout=6)        0.348   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X92Y92.CLK     Tckdi       (-Th)    -0.128   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.545ns logic, 0.348ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.058 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y103.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X98Y101.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X98Y101.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.051 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    SLICE_X98Y99.BY      net (fanout=7)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<24>
    SLICE_X98Y99.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.556ns logic, 0.356ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.071 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y96.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X96Y97.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X96Y97.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y91.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X94Y91.BX      net (fanout=4)        0.430   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X94Y91.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.498ns logic, 0.430ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.397 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y102.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X98Y100.BX     net (fanout=2)        0.483   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X98Y100.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.519ns logic, 0.483ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.330 - 0.262)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y92.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X95Y90.BX      net (fanout=7)        0.473   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X95Y90.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.539ns logic, 0.473ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.808 - 0.718)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y105.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X100Y101.BX    net (fanout=2)        0.516   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X100Y101.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.519ns logic, 0.516ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X90Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X90Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X90Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X90Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X92Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X92Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X92Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X92Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X94Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X94Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X94Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X94Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X102Y118.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X102Y118.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.357ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 0)
  Clock Path Skew:      -4.341ns (-1.400 - 2.941)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y50.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y50.SR      net (fanout=3)        0.987   ftop/clkN210/rstInD
    SLICE_X74Y50.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (1.029ns logic, 0.987ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.557ns (Levels of Logic = 0)
  Clock Path Skew:      -2.990ns (-0.637 - 2.353)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y50.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y50.SR      net (fanout=3)        0.790   ftop/clkN210/rstInD
    SLICE_X74Y50.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.767ns logic, 0.790ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y50.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y50.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y50.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3161440 paths analyzed, 49648 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.379ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.240ns (Levels of Logic = 10)
  Clock Path Skew:      -0.139ns (0.787 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     19.240ns (6.488ns logic, 12.752ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.127ns (Levels of Logic = 13)
  Clock Path Skew:      -0.108ns (0.787 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X39Y86.F1      net (fanout=36)       0.791   ftop/cp/N202
    SLICE_X39Y86.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X39Y78.G1      net (fanout=4)        0.822   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X39Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     19.127ns (7.322ns logic, 11.805ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.097ns (Levels of Logic = 10)
  Clock Path Skew:      -0.118ns (0.808 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X54Y78.F4      net (fanout=40)       1.364   ftop/cp/cpRespF/d0h
    SLICE_X54Y78.X       Tilo                  0.601   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X54Y79.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N60
    SLICE_X54Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     19.097ns (6.527ns logic, 12.570ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.103ns (0.823 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y62.F4      net (fanout=40)       1.428   ftop/cp/cpRespF/d0h
    SLICE_X61Y62.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X60Y62.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N20
    SLICE_X60Y62.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.092ns (6.488ns logic, 12.604ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.056ns (Levels of Logic = 13)
  Clock Path Skew:      -0.108ns (0.787 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X40Y90.G2      net (fanout=36)       0.398   ftop/cp/N202
    SLICE_X40Y90.Y       Tilo                  0.616   ftop/cp/N133
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X39Y78.F1      net (fanout=3)        1.073   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X39Y78.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     19.056ns (7.393ns logic, 11.663ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.984ns (Levels of Logic = 13)
  Clock Path Skew:      -0.087ns (0.808 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X39Y86.F1      net (fanout=36)       0.791   ftop/cp/N202
    SLICE_X39Y86.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X39Y78.G1      net (fanout=4)        0.822   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X39Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X54Y78.F4      net (fanout=40)       1.364   ftop/cp/cpRespF/d0h
    SLICE_X54Y78.X       Tilo                  0.601   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X54Y79.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N60
    SLICE_X54Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     18.984ns (7.361ns logic, 11.623ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.979ns (Levels of Logic = 13)
  Clock Path Skew:      -0.072ns (0.823 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X39Y86.F1      net (fanout=36)       0.791   ftop/cp/N202
    SLICE_X39Y86.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X39Y78.G1      net (fanout=4)        0.822   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X39Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y62.F4      net (fanout=40)       1.428   ftop/cp/cpRespF/d0h
    SLICE_X61Y62.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X60Y62.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N20
    SLICE_X60Y62.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.979ns (7.322ns logic, 11.657ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.913ns (Levels of Logic = 13)
  Clock Path Skew:      -0.087ns (0.808 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X40Y90.G2      net (fanout=36)       0.398   ftop/cp/N202
    SLICE_X40Y90.Y       Tilo                  0.616   ftop/cp/N133
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X39Y78.F1      net (fanout=3)        1.073   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X39Y78.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X54Y78.F4      net (fanout=40)       1.364   ftop/cp/cpRespF/d0h
    SLICE_X54Y78.X       Tilo                  0.601   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X54Y79.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N60
    SLICE_X54Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     18.913ns (7.432ns logic, 11.481ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_15 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.838ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (0.787 - 0.943)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_15 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.XQ      Tcko                  0.495   ftop/cp/cpReq<15>
                                                       ftop/cp/cpReq_15
    SLICE_X34Y79.G2      net (fanout=12)       1.985   ftop/cp/cpReq<15>
    SLICE_X34Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X34Y79.F4      net (fanout=1)        0.293   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.838ns (6.488ns logic, 12.350ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.875ns (Levels of Logic = 14)
  Clock Path Skew:      -0.108ns (0.787 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X41Y88.F3      net (fanout=36)       0.059   ftop/cp/N202
    SLICE_X41Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X39Y77.G4      net (fanout=7)        1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X39Y77.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.875ns (7.452ns logic, 11.423ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.113ns (0.813 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X55Y78.G2      net (fanout=40)       1.644   ftop/cp/cpRespF/d0h
    SLICE_X55Y78.Y       Tilo                  0.561   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X58Y78.SR      net (fanout=1)        0.502   ftop/cp/cpRespF/N12
    SLICE_X58Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     18.868ns (6.487ns logic, 12.381ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.908ns (Levels of Logic = 13)
  Clock Path Skew:      -0.072ns (0.823 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X40Y74.G2      net (fanout=13)       1.504   ftop/cp/cpReq<20>
    SLICE_X40Y74.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X40Y74.F4      net (fanout=2)        0.056   ftop/cp/wn__h36490<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X40Y90.G2      net (fanout=36)       0.398   ftop/cp/N202
    SLICE_X40Y90.Y       Tilo                  0.616   ftop/cp/N133
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X39Y78.F1      net (fanout=3)        1.073   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X39Y78.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y62.F4      net (fanout=40)       1.428   ftop/cp/cpRespF/d0h
    SLICE_X61Y62.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X60Y62.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N20
    SLICE_X60Y62.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.908ns (7.393ns logic, 11.515ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.937ns (Levels of Logic = 10)
  Clock Path Skew:      -0.037ns (0.889 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y70.F3      net (fanout=40)       1.210   ftop/cp/cpRespF/d0h
    SLICE_X62Y70.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X63Y71.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N40
    SLICE_X63Y71.CLK     Tsrck                 0.433   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     18.937ns (6.527ns logic, 12.410ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_16 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.718ns (Levels of Logic = 10)
  Clock Path Skew:      -0.238ns (0.787 - 1.025)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_16 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.XQ      Tcko                  0.495   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_16
    SLICE_X34Y78.F1      net (fanout=10)       2.058   ftop/cp/cpReq<16>
    SLICE_X34Y78.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X34Y79.F1      net (fanout=1)        0.115   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.718ns (6.473ns logic, 12.245ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.864ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.849 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y66.F4      net (fanout=40)       1.200   ftop/cp/cpRespF/d0h
    SLICE_X61Y66.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X60Y66.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X60Y66.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     18.864ns (6.488ns logic, 12.376ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 10)
  Clock Path Skew:      -0.127ns (0.799 - 0.926)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    SLICE_X32Y81.G3      net (fanout=9)        2.397   ftop/cp/cpReq<19>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X52Y75.G3      net (fanout=40)       1.072   ftop/cp/cpRespF/d0h
    SLICE_X52Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X52Y74.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N4
    SLICE_X52Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (6.542ns logic, 12.266ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.762ns (Levels of Logic = 10)
  Clock Path Skew:      -0.153ns (0.787 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.XQ      Tcko                  0.495   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X34Y79.G1      net (fanout=12)       1.909   ftop/cp/cpReq<13>
    SLICE_X34Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X34Y79.F4      net (fanout=1)        0.293   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.762ns (6.488ns logic, 12.274ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.675ns (Levels of Logic = 13)
  Clock Path Skew:      -0.238ns (0.787 - 1.025)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X41Y75.G3      net (fanout=8)        1.027   ftop/cp/cpReq<24>
    SLICE_X41Y75.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X40Y74.F1      net (fanout=2)        0.136   ftop/cp/wn___1__h37280<3>
    SLICE_X40Y74.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X36Y88.G4      net (fanout=11)       2.182   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X36Y88.Y       Tilo                  0.616   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X41Y88.G4      net (fanout=10)       1.248   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X41Y88.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X39Y86.F1      net (fanout=36)       0.791   ftop/cp/N202
    SLICE_X39Y86.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X39Y78.G1      net (fanout=4)        0.822   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X39Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X39Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X39Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.675ns (7.267ns logic, 11.408ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_17 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.751ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (0.787 - 0.943)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_17 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y55.XQ      Tcko                  0.495   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_17
    SLICE_X34Y78.F2      net (fanout=10)       2.091   ftop/cp/cpReq<17>
    SLICE_X34Y78.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X34Y79.F1      net (fanout=1)        0.115   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.751ns (6.473ns logic, 12.278ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.751ns (Levels of Logic = 10)
  Clock Path Skew:      -0.108ns (0.787 - 0.895)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y64.YQ      Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X32Y81.G4      net (fanout=57)       1.807   ftop/cp/cpReq<9>
    SLICE_X32Y81.Y       Tilo                  0.616   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.F3      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X34Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X32Y80.G4      net (fanout=5)        0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X49Y95.G3      net (fanout=18)       3.184   ftop/cp/N160
    SLICE_X49Y95.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X39Y80.F4      net (fanout=6)        1.262   ftop/cp/N143
    SLICE_X39Y80.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X39Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X39Y82.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X44Y77.G4      net (fanout=12)       1.536   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X44Y77.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X56Y73.G2      net (fanout=7)        1.149   ftop/cp/cpRespF_ENQ
    SLICE_X56Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y74.F2      net (fanout=40)       1.552   ftop/cp/cpRespF/d0h
    SLICE_X61Y74.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X61Y75.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N50
    SLICE_X61Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     18.751ns (6.589ns logic, 12.162ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_4 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.640 - 0.519)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_4 to ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_4
    SLICE_X80Y137.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_13_MData<4>
    SLICE_X80Y137.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<4>
                                                       ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_4 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.640 - 0.519)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_4 to ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_4
    SLICE_X80Y137.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_13_MData<4>
    SLICE_X80Y137.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<4>
                                                       ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.405 - 0.301)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y137.XQ     Tcko                  0.417   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X24Y138.BY     net (fanout=2)        0.329   ftop/cp/td<25>
    SLICE_X24Y138.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.405 - 0.301)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y137.XQ     Tcko                  0.417   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X24Y138.BY     net (fanout=2)        0.329   ftop/cp/td<25>
    SLICE_X24Y138.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_13 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.411 - 0.297)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_13 to ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y132.XQ     Tcko                  0.417   ftop/cp/td<13>
                                                       ftop/cp/td_13
    SLICE_X24Y133.BY     net (fanout=2)        0.340   ftop/cp/td<13>
    SLICE_X24Y133.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<45>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.287ns logic, 0.340ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_13 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.411 - 0.297)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_13 to ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y132.XQ     Tcko                  0.417   ftop/cp/td<13>
                                                       ftop/cp/td_13
    SLICE_X24Y133.BY     net (fanout=2)        0.340   ftop/cp/td<13>
    SLICE_X24Y133.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<45>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.288ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.419 - 0.324)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X28Y32.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X28Y32.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.419 - 0.324)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X28Y32.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X28Y32.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.319 - 0.252)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y141.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X86Y140.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X86Y140.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.319 - 0.252)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y141.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X86Y140.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X86Y140.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.648 - 0.567)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y135.XQ     Tcko                  0.417   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X22Y136.BY     net (fanout=2)        0.330   ftop/cp/td<17>
    SLICE_X22Y136.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.648 - 0.567)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y135.XQ     Tcko                  0.417   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X22Y136.BY     net (fanout=2)        0.330   ftop/cp/td<17>
    SLICE_X22Y136.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pat0/wsiM_reqFifo_q_0_40 (FF)
  Destination:          ftop/sma0/wsiS_reqFifo/Mram_arr41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.090 - 0.062)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pat0/wsiM_reqFifo_q_0_40 to ftop/sma0/wsiS_reqFifo/Mram_arr41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y95.XQ      Tcko                  0.396   ftop/pat0_wsiM0_MData<28>
                                                       ftop/pat0/wsiM_reqFifo_q_0_40
    SLICE_X40Y97.BY      net (fanout=2)        0.309   ftop/pat0_wsiM0_MData<28>
    SLICE_X40Y97.CLK     Tdh         (-Th)     0.130   ftop/sma0/wsiS_reqFifo/_varindex0000<40>
                                                       ftop/sma0/wsiS_reqFifo/Mram_arr41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.266ns logic, 0.309ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pat0/wsiM_reqFifo_q_0_40 (FF)
  Destination:          ftop/sma0/wsiS_reqFifo/Mram_arr41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.090 - 0.062)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pat0/wsiM_reqFifo_q_0_40 to ftop/sma0/wsiS_reqFifo/Mram_arr41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y95.XQ      Tcko                  0.396   ftop/pat0_wsiM0_MData<28>
                                                       ftop/pat0/wsiM_reqFifo_q_0_40
    SLICE_X40Y97.BY      net (fanout=2)        0.309   ftop/pat0_wsiM0_MData<28>
    SLICE_X40Y97.CLK     Tdh         (-Th)     0.129   ftop/sma0/wsiS_reqFifo/_varindex0000<40>
                                                       ftop/sma0/wsiS_reqFifo/Mram_arr41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.267ns logic, 0.309ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.400 - 0.335)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X4Y85.BY       net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X4Y85.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.018 - 0.008)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y85.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X74Y82.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X74Y82.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/doGetMAC_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.403 - 0.307)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/doGetMAC_0 to ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y32.XQ      Tcko                  0.396   ftop/pwrk/doGetMAC<0>
                                                       ftop/pwrk/doGetMAC_0
    SLICE_X86Y34.BY      net (fanout=8)        0.381   ftop/pwrk/doGetMAC<0>
    SLICE_X86Y34.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fRequest/_varindex0000<8>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.266ns logic, 0.381ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.400 - 0.335)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X4Y85.BY       net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X4Y85.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/doGetMAC_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.403 - 0.307)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/doGetMAC_0 to ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y32.XQ      Tcko                  0.396   ftop/pwrk/doGetMAC<0>
                                                       ftop/pwrk/doGetMAC_0
    SLICE_X86Y34.BY      net (fanout=8)        0.381   ftop/pwrk/doGetMAC<0>
    SLICE_X86Y34.CLK     Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fRequest/_varindex0000<8>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.267ns logic, 0.381ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_1 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.128 - 0.101)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_1 to ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y45.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_3_q_0_1
    SLICE_X68Y42.BY      net (fanout=2)        0.313   ftop/cp_wci_Vm_9_MData<1>
    SLICE_X68Y42.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.266ns logic, 0.313ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X36Y141.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X36Y141.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X30Y149.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X30Y149.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X30Y149.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X30Y149.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_7/SR
  Location pin: SLICE_X30Y157.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_7/SR
  Location pin: SLICE_X30Y157.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_6/SR
  Location pin: SLICE_X30Y157.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_6/SR
  Location pin: SLICE_X30Y157.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X30Y155.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X30Y155.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X30Y155.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X30Y155.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X22Y102.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X22Y102.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X22Y102.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X22Y102.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_9/SR
  Location pin: SLICE_X22Y106.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_9/SR
  Location pin: SLICE_X22Y106.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.690ns|            0|            0|            2|      3161441|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.357ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.379ns|          N/A|            0|            0|      3161440|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.295|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.855|         |    3.598|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.379|         |         |         |
sys0_clkp      |   19.379|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.379|         |         |         |
sys0_clkp      |   19.379|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3177724 paths, 0 nets, and 92184 connections

Design statistics:
   Minimum period:  19.379ns{1}   (Maximum frequency:  51.602MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 15 15:14:33 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



