#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000212574fee00 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000002125755b7c0_0 .var "CLK", 0 0;
v000002125755b860_0 .var "INSTRUCTION", 31 0;
v000002125755b900_0 .net "PC", 31 0, v0000021257558c00_0;  1 drivers
v000002125755bc20_0 .var "RESET", 0 0;
v000002125755aaa0 .array "instr_mem", 0 1023, 7 0;
E_00000212574f1070 .event anyedge, v0000021257558840_0;
S_00000212574d39e0 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_00000212574fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_00000212574fe410 .functor AND 1, v00000212574fba60_0, L_000002125755a640, C4<1>, C4<1>;
L_00000212574fe800 .functor OR 1, v00000212574fb9c0_0, L_00000212574fe410, C4<0>, C4<0>;
v0000021257557440_0 .net "ALUOP", 2 0, v00000212574fb600_0;  1 drivers
v0000021257557260_0 .net "ALURESULT", 7 0, v00000212574fb4c0_0;  1 drivers
v00000212575585c0_0 .net "BRANCH", 0 0, v00000212574fba60_0;  1 drivers
v0000021257557a80_0 .net "CLK", 0 0, v000002125755b7c0_0;  1 drivers
v0000021257558700_0 .net "COMPOUT", 7 0, L_000002125755a0a0;  1 drivers
v0000021257557d00_0 .net "IMMEDIATE", 7 0, L_000002125755ad20;  1 drivers
v0000021257558020_0 .net "INSTRUCTION", 31 0, v000002125755b860_0;  1 drivers
v0000021257557300_0 .net "JUMP", 0 0, v00000212574fb9c0_0;  1 drivers
v00000212575574e0_0 .net "MUXOUT1", 7 0, v00000212574fbf60_0;  1 drivers
v0000021257557620_0 .net "MUXOUT2", 7 0, v00000212574fc5a0_0;  1 drivers
v000002125755bea0_0 .net "MUXSELECT1", 0 0, v00000212574fc1e0_0;  1 drivers
v000002125755a140_0 .net "MUXSELECT2", 0 0, v00000212574faac0_0;  1 drivers
v000002125755a460_0 .net "OPCODE", 7 0, L_000002125755a1e0;  1 drivers
v000002125755ae60_0 .net "PC", 31 0, v0000021257558c00_0;  alias, 1 drivers
v000002125755b720_0 .net "PCSELECT", 0 0, L_00000212574fe800;  1 drivers
v000002125755a500_0 .net "PC_4", 31 0, L_000002125755b9a0;  1 drivers
v000002125755bf40_0 .net "PC_NEXT", 31 0, v00000212575587a0_0;  1 drivers
v000002125755af00_0 .net "PC_TARGET", 31 0, L_000002125755a780;  1 drivers
v000002125755bae0_0 .net "REGOUT1", 7 0, L_00000212574fdd80;  1 drivers
v000002125755afa0_0 .net "REGOUT2", 7 0, L_00000212574fded0;  1 drivers
v000002125755ac80_0 .net "RESET", 0 0, v000002125755bc20_0;  1 drivers
v000002125755a960_0 .net "WIRE1", 0 0, L_00000212574fe410;  1 drivers
v000002125755ba40_0 .net "WRITEENABLE", 0 0, v00000212574fae80_0;  1 drivers
v000002125755b040_0 .net "ZERO", 0 0, L_000002125755a640;  1 drivers
L_000002125755ad20 .part v000002125755b860_0, 0, 8;
L_000002125755a1e0 .part v000002125755b860_0, 24, 8;
L_000002125755b4a0 .part v000002125755b860_0, 16, 3;
L_000002125755a280 .part v000002125755b860_0, 8, 3;
L_000002125755bd60 .part v000002125755b860_0, 0, 3;
L_000002125755a320 .part v000002125755b860_0, 16, 8;
S_00000212574d3b70 .scope module, "Alu" "alu" 3 54, 4 25 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000212574fc8c0_0 .net "DATA1", 7 0, L_00000212574fdd80;  alias, 1 drivers
v00000212574fb380_0 .net "DATA2", 7 0, v00000212574fc5a0_0;  alias, 1 drivers
v00000212574faca0_0 .net "RESULT", 7 0, v00000212574fb4c0_0;  alias, 1 drivers
v00000212574fc960_0 .net "SELECT", 0 2, v00000212574fb600_0;  alias, 1 drivers
v00000212574fc320_0 .net "ZERO", 0 0, L_000002125755a640;  alias, 1 drivers
v00000212574fb880_0 .net "add_result", 7 0, L_000002125755ab40;  1 drivers
v00000212574fad40_0 .net "and_result", 7 0, L_00000212574fdae0;  1 drivers
v00000212574fb920_0 .net "forward_result", 7 0, L_00000212574fe790;  1 drivers
v00000212574fc500_0 .net "or_result", 7 0, L_00000212574fdd10;  1 drivers
S_00000212574d9940 .scope module, "alu_add" "ALU_ADD" 4 44, 4 93 0, S_00000212574d3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000212574fbd80_0 .net "DATA1", 7 0, L_00000212574fdd80;  alias, 1 drivers
v00000212574fbce0_0 .net "DATA2", 7 0, v00000212574fc5a0_0;  alias, 1 drivers
v00000212574fafc0_0 .net "RESULT", 7 0, L_000002125755ab40;  alias, 1 drivers
L_000002125755ab40 .delay 8 (2,2,2) L_000002125755ab40/d;
L_000002125755ab40/d .arith/sum 8, L_00000212574fdd80, v00000212574fc5a0_0;
S_00000212574d9ad0 .scope module, "alu_and" "ALU_AND" 4 45, 4 111 0, S_00000212574d3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000212574fdae0/d .functor AND 8, L_00000212574fdd80, v00000212574fc5a0_0, C4<11111111>, C4<11111111>;
L_00000212574fdae0 .delay 8 (1,1,1) L_00000212574fdae0/d;
v00000212574fb100_0 .net "DATA1", 7 0, L_00000212574fdd80;  alias, 1 drivers
v00000212574fb740_0 .net "DATA2", 7 0, v00000212574fc5a0_0;  alias, 1 drivers
v00000212574fbb00_0 .net "RESULT", 7 0, L_00000212574fdae0;  alias, 1 drivers
S_00000212574c4cb0 .scope module, "alu_forward" "ALU_FORWARD" 4 43, 4 76 0, S_00000212574d3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000212574fe790/d .functor BUFZ 8, v00000212574fc5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000212574fe790 .delay 8 (1,1,1) L_00000212574fe790/d;
v00000212574fb560_0 .net "DATA2", 7 0, v00000212574fc5a0_0;  alias, 1 drivers
v00000212574fb060_0 .net "RESULT", 7 0, L_00000212574fe790;  alias, 1 drivers
S_00000212574c4e40 .scope module, "alu_or" "ALU_OR" 4 46, 4 129 0, S_00000212574d3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000212574fdd10/d .functor OR 8, L_00000212574fdd80, v00000212574fc5a0_0, C4<00000000>, C4<00000000>;
L_00000212574fdd10 .delay 8 (1,1,1) L_00000212574fdd10/d;
v00000212574fb7e0_0 .net "DATA1", 7 0, L_00000212574fdd80;  alias, 1 drivers
v00000212574faf20_0 .net "DATA2", 7 0, v00000212574fc5a0_0;  alias, 1 drivers
v00000212574fc280_0 .net "RESULT", 7 0, L_00000212574fdd10;  alias, 1 drivers
S_00000212574d3f10 .scope module, "mux" "MUX" 4 55, 4 148 0, S_00000212574d3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v00000212574fb4c0_0 .var "RESULT", 7 0;
v00000212574fc640_0 .net "SELECT", 2 0, v00000212574fb600_0;  alias, 1 drivers
v00000212574fbba0_0 .net "add_result", 7 0, L_000002125755ab40;  alias, 1 drivers
v00000212574fc0a0_0 .net "and_result", 7 0, L_00000212574fdae0;  alias, 1 drivers
v00000212574fc6e0_0 .net "forward_result", 7 0, L_00000212574fe790;  alias, 1 drivers
v00000212574fb1a0_0 .net "or_result", 7 0, L_00000212574fdd10;  alias, 1 drivers
E_00000212574f0570/0 .event anyedge, v00000212574fc640_0, v00000212574fc280_0, v00000212574fbb00_0, v00000212574fafc0_0;
E_00000212574f0570/1 .event anyedge, v00000212574fb060_0;
E_00000212574f0570 .event/or E_00000212574f0570/0, E_00000212574f0570/1;
S_00000212574d40a0 .scope module, "zero_signal" "ZERO_SIGNAL" 4 49, 4 60 0, S_00000212574d3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v00000212574fb2e0_0 .net "ZERO", 0 0, L_000002125755a640;  alias, 1 drivers
v00000212574fc820_0 .net *"_ivl_0", 31 0, L_000002125755a8c0;  1 drivers
L_00000212575702c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000212574fbe20_0 .net/2u *"_ivl_10", 0 0, L_00000212575702c8;  1 drivers
L_00000212575701f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212574fbc40_0 .net *"_ivl_3", 23 0, L_00000212575701f0;  1 drivers
L_0000021257570238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212574fb240_0 .net/2u *"_ivl_4", 31 0, L_0000021257570238;  1 drivers
v00000212574fc780_0 .net *"_ivl_6", 0 0, L_000002125755a5a0;  1 drivers
L_0000021257570280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000212574fac00_0 .net/2u *"_ivl_8", 0 0, L_0000021257570280;  1 drivers
v00000212574fc000_0 .net "add_result", 7 0, L_000002125755ab40;  alias, 1 drivers
L_000002125755a8c0 .concat [ 8 24 0 0], L_000002125755ab40, L_00000212575701f0;
L_000002125755a5a0 .cmp/eq 32, L_000002125755a8c0, L_0000021257570238;
L_000002125755a640 .functor MUXZ 1, L_00000212575702c8, L_0000021257570280, L_000002125755a5a0, C4<>;
S_00000212574d6420 .scope module, "Control_Unit" "control_unit" 3 41, 5 7 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
v00000212574fb600_0 .var "ALUOP", 2 0;
v00000212574fba60_0 .var "BRANCH", 0 0;
v00000212574fc1e0_0 .var "COMP_SELECT", 0 0;
v00000212574faac0_0 .var "IMMEDIATE_SELECT", 0 0;
v00000212574fb9c0_0 .var "JUMP", 0 0;
v00000212574fade0_0 .net "OPCODE", 7 0, L_000002125755a1e0;  alias, 1 drivers
v00000212574fae80_0 .var "WRITEENABLE", 0 0;
E_00000212574f0af0 .event anyedge, v00000212574fade0_0;
S_00000212574d65b0 .scope module, "Mux1" "mux_8" 3 49, 6 20 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000212574fbec0_0 .net "DATA1", 7 0, L_00000212574fded0;  alias, 1 drivers
v00000212574fb6a0_0 .net "DATA2", 7 0, L_000002125755a0a0;  alias, 1 drivers
v00000212574fbf60_0 .var "OUTPUT", 7 0;
v00000212574fc140_0 .net "SELECT", 0 0, v00000212574fc1e0_0;  alias, 1 drivers
E_00000212574f03f0 .event anyedge, v00000212574fc1e0_0, v00000212574fb6a0_0, v00000212574fbec0_0;
S_00000212574e3190 .scope module, "Mux2" "mux_8" 3 51, 6 20 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000212574fc3c0_0 .net "DATA1", 7 0, v00000212574fbf60_0;  alias, 1 drivers
v00000212574fc460_0 .net "DATA2", 7 0, L_000002125755ad20;  alias, 1 drivers
v00000212574fc5a0_0 .var "OUTPUT", 7 0;
v00000212574fab60_0 .net "SELECT", 0 0, v00000212574faac0_0;  alias, 1 drivers
E_00000212574f0670 .event anyedge, v00000212574faac0_0, v00000212574fc460_0, v00000212574fbf60_0;
S_00000212574e3320 .scope module, "Mux3" "mux_32" 3 61, 6 38 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v00000212575580c0_0 .net "DATA1", 31 0, L_000002125755b9a0;  alias, 1 drivers
v0000021257558980_0 .net "DATA2", 31 0, L_000002125755a780;  alias, 1 drivers
v00000212575587a0_0 .var "OUTPUT", 31 0;
v0000021257558160_0 .net "SELECT", 0 0, L_00000212574fe800;  alias, 1 drivers
E_00000212574f0b70 .event anyedge, v0000021257558160_0, v0000021257558980_0, v00000212575580c0_0;
S_00000212574da680 .scope module, "Pc" "pc" 3 40, 7 5 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v0000021257557800_0 .net "CLK", 0 0, v000002125755b7c0_0;  alias, 1 drivers
v0000021257558c00_0 .var "PC", 31 0;
v00000212575582a0_0 .net "PC_NEXT", 31 0, L_000002125755b9a0;  alias, 1 drivers
v0000021257558660_0 .net "PC_TO", 31 0, v00000212575587a0_0;  alias, 1 drivers
v0000021257558ca0_0 .net "RESET", 0 0, v000002125755bc20_0;  alias, 1 drivers
E_00000212574f06b0 .event posedge, v0000021257557800_0;
S_00000212574da810 .scope module, "pc_adder" "pc_add" 7 15, 7 31 0, S_00000212574da680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v0000021257558840_0 .net "PC", 31 0, v0000021257558c00_0;  alias, 1 drivers
L_0000021257570088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021257557b20_0 .net/2u *"_ivl_0", 31 0, L_0000021257570088;  1 drivers
v0000021257558200_0 .net "adder_out", 31 0, L_000002125755b9a0;  alias, 1 drivers
L_000002125755b9a0 .delay 32 (1,1,1) L_000002125755b9a0/d;
L_000002125755b9a0/d .arith/sum 32, v0000021257558c00_0, L_0000021257570088;
S_00000212574c7090 .scope module, "Pc_Adder" "pc_adder" 3 46, 6 56 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v0000021257557e40_0 .net/s "DATA1", 31 0, L_000002125755b9a0;  alias, 1 drivers
v0000021257557da0_0 .net/s "DATA2", 7 0, L_000002125755a320;  1 drivers
v0000021257557ee0_0 .net "RESULT", 31 0, L_000002125755a780;  alias, 1 drivers
v0000021257557120_0 .net/s *"_ivl_0", 31 0, L_000002125755be00;  1 drivers
L_00000212575701a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000212575576c0_0 .net/2s *"_ivl_2", 31 0, L_00000212575701a8;  1 drivers
v0000021257558ac0_0 .net/s *"_ivl_5", 31 0, L_000002125755b540;  1 drivers
L_000002125755be00 .extend/s 32, L_000002125755a320;
L_000002125755b540 .arith/mult 32, L_000002125755be00, L_00000212575701a8;
L_000002125755a780 .delay 32 (2,2,2) L_000002125755a780/d;
L_000002125755a780/d .arith/sum 32, L_000002125755b9a0, L_000002125755b540;
S_00000212574c7220 .scope module, "Reg_File" "reg_file" 3 42, 8 23 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000212574fdd80/d .functor BUFZ 8, L_000002125755bb80, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000212574fdd80 .delay 8 (2,2,2) L_00000212574fdd80/d;
L_00000212574fded0/d .functor BUFZ 8, L_000002125755bcc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000212574fded0 .delay 8 (2,2,2) L_00000212574fded0/d;
v0000021257558d40_0 .net "CLK", 0 0, v000002125755b7c0_0;  alias, 1 drivers
v0000021257558520_0 .net "IN", 7 0, v00000212574fb4c0_0;  alias, 1 drivers
v0000021257558b60_0 .net "INADDRESS", 2 0, L_000002125755b4a0;  1 drivers
v0000021257558e80_0 .net "OUT1", 7 0, L_00000212574fdd80;  alias, 1 drivers
v00000212575583e0_0 .net "OUT1ADDRESS", 2 0, L_000002125755a280;  1 drivers
v0000021257557bc0_0 .net "OUT2", 7 0, L_00000212574fded0;  alias, 1 drivers
v00000212575588e0_0 .net "OUT2ADDRESS", 2 0, L_000002125755bd60;  1 drivers
v0000021257557580_0 .net "RESET", 0 0, v000002125755bc20_0;  alias, 1 drivers
v0000021257557f80_0 .net "WRITE", 0 0, v00000212574fae80_0;  alias, 1 drivers
v0000021257557940_0 .net *"_ivl_0", 7 0, L_000002125755bb80;  1 drivers
v00000212575573a0_0 .net *"_ivl_10", 4 0, L_000002125755a3c0;  1 drivers
L_0000021257570118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021257558f20_0 .net *"_ivl_13", 1 0, L_0000021257570118;  1 drivers
v0000021257558a20_0 .net *"_ivl_2", 4 0, L_000002125755b0e0;  1 drivers
L_00000212575700d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021257557c60_0 .net *"_ivl_5", 1 0, L_00000212575700d0;  1 drivers
v0000021257557760_0 .net *"_ivl_8", 7 0, L_000002125755bcc0;  1 drivers
v0000021257557080 .array "registers", 0 7, 7 0;
L_000002125755bb80 .array/port v0000021257557080, L_000002125755b0e0;
L_000002125755b0e0 .concat [ 3 2 0 0], L_000002125755a280, L_00000212575700d0;
L_000002125755bcc0 .array/port v0000021257557080, L_000002125755a3c0;
L_000002125755a3c0 .concat [ 3 2 0 0], L_000002125755bd60, L_0000021257570118;
S_00000212575593b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 64, 8 64 0, S_00000212574c7220;
 .timescale 0 0;
v0000021257558de0_0 .var/i "i", 31 0;
S_0000021257559540 .scope module, "Two_Com" "two_comp" 3 43, 6 9 0, S_00000212574d39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000212574fdca0 .functor NOT 8, L_00000212574fded0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000212575571c0_0 .net "DATA", 7 0, L_00000212574fded0;  alias, 1 drivers
v00000212575579e0_0 .net "OUT", 7 0, L_000002125755a0a0;  alias, 1 drivers
v00000212575578a0_0 .net *"_ivl_0", 7 0, L_00000212574fdca0;  1 drivers
L_0000021257570160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000021257558480_0 .net/2u *"_ivl_2", 7 0, L_0000021257570160;  1 drivers
L_000002125755a0a0 .delay 8 (1,1,1) L_000002125755a0a0/d;
L_000002125755a0a0/d .arith/sum 8, L_00000212574fdca0, L_0000021257570160;
    .scope S_00000212574da680;
T_0 ;
    %wait E_00000212574f06b0;
    %load/vec4 v0000021257558ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021257558c00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0000021257558660_0;
    %store/vec4 v0000021257558c00_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000212574d6420;
T_1 ;
    %wait E_00000212574f0af0;
    %delay 1, 0;
    %load/vec4 v00000212574fade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fae80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574faac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000212574fb600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212574fb9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212574fba60_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000212574c7220;
T_2 ;
    %wait E_00000212574f06b0;
    %load/vec4 v0000021257557f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000021257557580_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v0000021257558520_0;
    %load/vec4 v0000021257558b60_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000021257557080, 4, 0;
T_2.0 ;
    %load/vec4 v0000021257557580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_00000212575593b0;
    %jmp t_0;
    .scope S_00000212575593b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021257558de0_0, 0, 32;
T_2.5 ;
    %load/vec4 v0000021257558de0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000021257558de0_0;
    %store/vec4a v0000021257557080, 4, 0;
    %load/vec4 v0000021257558de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021257558de0_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_00000212574c7220;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000212574d65b0;
T_3 ;
    %wait E_00000212574f03f0;
    %load/vec4 v00000212574fc140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000212574fb6a0_0;
    %store/vec4 v00000212574fbf60_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000212574fbec0_0;
    %store/vec4 v00000212574fbf60_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000212574e3190;
T_4 ;
    %wait E_00000212574f0670;
    %load/vec4 v00000212574fab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000212574fc460_0;
    %store/vec4 v00000212574fc5a0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000212574fc3c0_0;
    %store/vec4 v00000212574fc5a0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000212574d3f10;
T_5 ;
    %wait E_00000212574f0570;
    %load/vec4 v00000212574fc640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000212574fb4c0_0, 0, 8;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v00000212574fc6e0_0;
    %store/vec4 v00000212574fb4c0_0, 0, 8;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v00000212574fbba0_0;
    %store/vec4 v00000212574fb4c0_0, 0, 8;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v00000212574fc0a0_0;
    %store/vec4 v00000212574fb4c0_0, 0, 8;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v00000212574fb1a0_0;
    %store/vec4 v00000212574fb4c0_0, 0, 8;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000212574e3320;
T_6 ;
    %wait E_00000212574f0b70;
    %load/vec4 v0000021257558160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000021257558980_0;
    %store/vec4 v00000212575587a0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000212575580c0_0;
    %store/vec4 v00000212575587a0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000212574fee00;
T_7 ;
    %wait E_00000212574f1070;
    %delay 2, 0;
    %load/vec4 v000002125755b900_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002125755aaa0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002125755b860_0, 4, 8;
    %load/vec4 v000002125755b900_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002125755aaa0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002125755b860_0, 4, 8;
    %load/vec4 v000002125755b900_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002125755aaa0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002125755b860_0, 4, 8;
    %ix/getv 4, v000002125755b900_0;
    %load/vec4a v000002125755aaa0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002125755b860_0, 4, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000212574fee00;
T_8 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v000002125755aaa0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000212574fee00;
T_9 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_00000212574fee00, &A<v0000021257557080, 0>, &A<v0000021257557080, 1>, &A<v0000021257557080, 2>, &A<v0000021257557080, 3>, &A<v0000021257557080, 4>, &A<v0000021257557080, 5>, &A<v0000021257557080, 6>, &A<v0000021257557080, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002125755b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002125755bc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002125755bc20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002125755bc20_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000212574fee00;
T_10 ;
    %delay 4, 0;
    %load/vec4 v000002125755b7c0_0;
    %inv;
    %store/vec4 v000002125755b7c0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000212574fee00;
T_11 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v000002125755b900_0, v000002125755b860_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
