{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649285622557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649285622572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 19:53:42 2022 " "Processing started: Wed Apr 06 19:53:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649285622572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285622572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_projeto -c circuito_projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_projeto -c circuito_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285622572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649285623582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649285623582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-fsm " "Found design unit 1: unidade_controle-fsm" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641033 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_25-comportamental " "Found design unit 1: registrador_25-comportamental" {  } { { "registrador_25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641037 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_25 " "Found entity 1: registrador_25" {  } { { "registrador_25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_16x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x25-ram_mif " "Found design unit 1: ram_16x25-ram_mif" {  } { { "ram_16x25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641041 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x25 " "Found entity 1: ram_16x25" {  } { { "ram_16x25.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641045 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641051 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estado7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estado7seg-comportamental " "Found design unit 1: estado7seg-comportamental" {  } { { "estado7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/estado7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641055 ""} { "Info" "ISGN_ENTITY_NAME" "1 estado7seg " "Found entity 1: estado7seg" {  } { { "estado7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/estado7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_tb-tb " "Found design unit 1: contador_m_tb-tb" {  } { { "contador_m_tb.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m_tb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641059 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_tb " "Found entity 1: contador_m_tb" {  } { { "contador_m_tb.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m_tb.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641063 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_m.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_163-comportamental " "Found design unit 1: contador_163-comportamental" {  } { { "contador_163.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_163.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641066 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_163.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6-comportamental " "Found design unit 1: contador_6-comportamental" {  } { { "contador_6.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641070 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6 " "Found entity 1: contador_6" {  } { { "contador_6.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/contador_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igualdade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_igualdade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_igualdade-dataflow " "Found design unit 1: comparador_igualdade-dataflow" {  } { { "comparador_igualdade.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641074 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_igualdade " "Found entity 1: comparador_igualdade" {  } { { "comparador_igualdade.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_projeto-arch " "Found design unit 1: circuito_projeto-arch" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641078 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto " "Found entity 1: circuito_projeto" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp5_tb_modelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_exp5_tb_modelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_exp5_tb_modelo-tb " "Found design unit 1: circuito_exp5_tb_modelo-tb" {  } { { "circuito_exp5_tb_modelo.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_exp5_tb_modelo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641082 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp5_tb_modelo " "Found entity 1: circuito_exp5_tb_modelo" {  } { { "circuito_exp5_tb_modelo.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_exp5_tb_modelo.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alfabeto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alfabeto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alfabeto7seg-comportamental " "Found design unit 1: alfabeto7seg-comportamental" {  } { { "alfabeto7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/alfabeto7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alfabeto7seg " "Found entity 1: alfabeto7seg" {  } { { "alfabeto7seg.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/alfabeto7seg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649285641085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_projeto " "Elaborating entity \"circuito_projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649285641148 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tempo_jogada circuito_projeto.vhd(15) " "VHDL Signal Declaration warning at circuito_projeto.vhd(15): used implicit default value for signal \"tempo_jogada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649285641149 "|circuito_projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tempo_jogada circuito_projeto.vhd(82) " "Verilog HDL or VHDL warning at circuito_projeto.vhd(82): object \"s_tempo_jogada\" assigned a value but never read" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649285641150 "|circuito_projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:display_contagem " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:display_contagem\"" {  } { { "circuito_projeto.vhd" "display_contagem" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "circuito_projeto.vhd" "fd" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641169 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_partida fd.vhd(22) " "VHDL Signal Declaration warning at fd.vhd(22): used implicit default value for signal \"db_partida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649285641171 "|circuito_projeto|fluxo_dados:fd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[9..6\] fd.vhd(23) " "Using initial value X (don't care) for net \"leds\[9..6\]\" at fd.vhd(23)" {  } { { "fd.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641171 "|circuito_projeto|fluxo_dados:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igualdade fluxo_dados:fd\|comparador_igualdade:\\regs:0:comparadores " "Elaborating entity \"comparador_igualdade\" for hierarchy \"fluxo_dados:fd\|comparador_igualdade:\\regs:0:comparadores\"" {  } { { "fd.vhd" "\\regs:0:comparadores" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:fd\|contador_163:contador_partida " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:fd\|contador_163:contador_partida\"" {  } { { "fd.vhd" "contador_partida" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_25 fluxo_dados:fd\|registrador_25:reg_ultima_jogada " "Elaborating entity \"registrador_25\" for hierarchy \"fluxo_dados:fd\|registrador_25:reg_ultima_jogada\"" {  } { { "fd.vhd" "reg_ultima_jogada" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x25 fluxo_dados:fd\|ram_16x25:memoria " "Elaborating entity \"ram_16x25\" for hierarchy \"fluxo_dados:fd\|ram_16x25:memoria\"" {  } { { "fd.vhd" "memoria" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:fd\|contador_m:timer " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:fd\|contador_m:timer\"" {  } { { "fd.vhd" "timer" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_6 fluxo_dados:fd\|contador_6:conta_jogada " "Elaborating entity \"contador_6\" for hierarchy \"fluxo_dados:fd\|contador_6:conta_jogada\"" {  } { { "fd.vhd" "conta_jogada" { Text "C:/Users/Jonas/Documents/lab-digi/fd.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "circuito_projeto.vhd" "uc" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285641192 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "incrementa_contagem uc.vhd(18) " "VHDL Signal Declaration warning at uc.vhd(18): used implicit default value for signal \"incrementa_contagem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649285641193 "|circuito_projeto|unidade_controle:uc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "incrementa_partida uc.vhd(19) " "VHDL Signal Declaration warning at uc.vhd(19): used implicit default value for signal \"incrementa_partida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649285641194 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_timer uc.vhd(67) " "Inferred latch for \"enable_timer\" at uc.vhd(67)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641194 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto uc.vhd(64) " "Inferred latch for \"pronto\" at uc.vhd(64)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641194 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perdeu uc.vhd(62) " "Inferred latch for \"perdeu\" at uc.vhd(62)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641194 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ganhou uc.vhd(60) " "Inferred latch for \"ganhou\" at uc.vhd(60)" {  } { { "uc.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/uc.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285641194 "|circuito_projeto|unidade_controle:uc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:fd\|ram_16x25:memoria\|memoria " "RAM logic \"fluxo_dados:fd\|ram_16x25:memoria\|memoria\" is uninferred due to inappropriate RAM size" {  } { { "ram_16x25.vhd" "memoria" { Text "C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1649285641690 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649285641690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[0\] GND " "Pin \"leds_rgb\[0\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[1\] GND " "Pin \"leds_rgb\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[2\] GND " "Pin \"leds_rgb\[2\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[3\] GND " "Pin \"leds_rgb\[3\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[4\] GND " "Pin \"leds_rgb\[4\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[6\] GND " "Pin \"leds_rgb\[6\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[7\] GND " "Pin \"leds_rgb\[7\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[8\] GND " "Pin \"leds_rgb\[8\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_rgb\[9\] GND " "Pin \"leds_rgb\[9\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|leds_rgb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[0\] GND " "Pin \"db_contagem\[0\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[1\] GND " "Pin \"db_contagem\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[2\] GND " "Pin \"db_contagem\[2\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[3\] GND " "Pin \"db_contagem\[3\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[4\] GND " "Pin \"db_contagem\[4\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[5\] GND " "Pin \"db_contagem\[5\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_contagem\[6\] VCC " "Pin \"db_contagem\[6\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_contagem[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[0\] VCC " "Pin \"db_partida\[0\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[1\] VCC " "Pin \"db_partida\[1\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[2\] VCC " "Pin \"db_partida\[2\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[3\] VCC " "Pin \"db_partida\[3\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[4\] VCC " "Pin \"db_partida\[4\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[5\] VCC " "Pin \"db_partida\[5\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_partida\[6\] VCC " "Pin \"db_partida\[6\]\" is stuck at VCC" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|db_partida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[0\] GND " "Pin \"tempo_jogada\[0\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[1\] GND " "Pin \"tempo_jogada\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[2\] GND " "Pin \"tempo_jogada\[2\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[3\] GND " "Pin \"tempo_jogada\[3\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[4\] GND " "Pin \"tempo_jogada\[4\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[5\] GND " "Pin \"tempo_jogada\[5\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[6\] GND " "Pin \"tempo_jogada\[6\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[7\] GND " "Pin \"tempo_jogada\[7\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[8\] GND " "Pin \"tempo_jogada\[8\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[9\] GND " "Pin \"tempo_jogada\[9\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[10\] GND " "Pin \"tempo_jogada\[10\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[11\] GND " "Pin \"tempo_jogada\[11\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[12\] GND " "Pin \"tempo_jogada\[12\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[13\] GND " "Pin \"tempo_jogada\[13\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[14\] GND " "Pin \"tempo_jogada\[14\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[15\] GND " "Pin \"tempo_jogada\[15\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[16\] GND " "Pin \"tempo_jogada\[16\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[17\] GND " "Pin \"tempo_jogada\[17\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[18\] GND " "Pin \"tempo_jogada\[18\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[19\] GND " "Pin \"tempo_jogada\[19\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[20\] GND " "Pin \"tempo_jogada\[20\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[21\] GND " "Pin \"tempo_jogada\[21\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[22\] GND " "Pin \"tempo_jogada\[22\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[23\] GND " "Pin \"tempo_jogada\[23\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[24\] GND " "Pin \"tempo_jogada\[24\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[25\] GND " "Pin \"tempo_jogada\[25\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_jogada\[26\] GND " "Pin \"tempo_jogada\[26\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|tempo_jogada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "perdeu GND " "Pin \"perdeu\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649285642017 "|circuito_projeto|perdeu"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649285642017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649285642128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649285642403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649285642609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649285642609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649285642713 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649285642713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649285642713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649285642713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649285642739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 19:54:02 2022 " "Processing ended: Wed Apr 06 19:54:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649285642739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649285642739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649285642739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649285642739 ""}
