* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 2 2020 04:13:06

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2648/3520
Used Logic Tile: 377/440
Used IO Cell:    84/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1118
Fanout to Tile: 230

Clock Domain: DEBUG_6_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 358
Fanout to Tile: 106


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 1 0 0 8 1 0 0 0 1 0 1 0 1 1 6 6 8 1 1 0 0 0 1   
19|   0 8 2 0 7 8 1 8 0 0 1 7 6 0 5 7 8 8 4 8 0 0 0 0   
18|   7 8 8 0 8 1 7 8 1 1 2 7 8 6 8 8 8 7 1 2 0 0 2 0   
17|   0 8 8 0 8 2 8 8 5 7 7 8 8 7 8 7 7 8 8 0 0 1 0 0   
16|   8 7 8 0 8 8 5 8 1 1 7 7 8 8 8 3 8 7 4 2 0 2 0 1   
15|   8 7 8 0 2 8 7 3 8 8 8 8 8 8 8 7 7 8 7 4 0 0 0 1   
14|   8 8 8 0 8 8 7 8 8 7 8 8 8 8 8 8 7 8 7 5 0 8 6 3   
13|   8 8 8 0 7 8 8 8 8 8 7 7 7 8 8 8 7 7 7 8 0 6 7 8   
12|   8 8 8 0 8 2 8 8 8 8 8 8 7 8 8 8 8 7 7 8 0 8 8 8   
11|   8 8 8 0 7 8 8 7 8 8 8 8 8 8 8 8 8 8 7 8 0 8 8 8   
10|   8 1 7 0 8 8 7 8 8 7 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 9|   3 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 8|   6 8 7 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 0 8 1 8   
 7|   5 8 7 0 8 8 8 8 8 8 8 8 8 8 8 8 7 8 8 8 0 8 8 8   
 6|   1 6 7 0 8 8 8 7 7 8 8 8 8 8 8 8 8 8 7 7 0 8 8 0   
 5|   0 0 8 0 8 8 8 8 8 8 8 8 8 8 8 7 8 8 8 8 0 6 8 0   
 4|   0 0 2 0 8 8 7 7 8 8 8 8 8 8 8 8 8 8 1 0 0 0 0 1   
 3|   0 0 0 0 8 7 8 8 8 8 8 8 8 8 8 8 8 8 6 0 0 0 0 0   
 2|   0 0 0 0 0 0 8 8 8 8 7 8 8 8 8 8 8 8 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 1 7 8 8 8 8 8 8 7 7 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.02

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  1  0  0 16  4  0  0  0  1  0  2  0  1  3 12 14 15  3  4  0  0  0  2    
19|     0 13  5  0 21  9  4 17  0  0  2 13  8  0 11 21 12 18 13 12  0  0  0  0    
18|     6 19 17  0 10  4 13 17  3  2  3 14 19 10 18 18 21 15  3  6  0  0  3  0    
17|     0 14 17  0 14  4 14 17 15  7 19 16 19 12 18 16 10 18 15  0  0  4  0  0    
16|    13 15 15  0 14 16 19 17  4  1 20 16 15 16 22  7 21 16  8  6  0  6  0  2    
15|    17 15 14  0  3 19 17  5 15 18 20 18 19 19 17 16 21 15 16 11  0  0  0  2    
14|    15 17 16  0 18 16 22 19 20 21 22 21 22 22 19 18 18 20 22 14  0 16 20  7    
13|    16 15 16  0 14  9 21 20 21 22 21 22 16 20 21 20 20 22 21 18  0 20 15 16    
12|    18 21 17  0 12  4 22 22 22 21 20 17 19  6 21 22 22 22 22 20  0 18 20 22    
11|    22 15 13  0 21 16 13 22 21 21 21 17 19 22 20 20 18 22 16 17  0 19 18 18    
10|    16  3 15  0 19 20 21 21 20 22 20 21 20 20 22 19 20 17 22 22  0 14 21 20    
 9|    11 17 22  0 16 22 21 21 21 20 21 19 15 22 21 20 22 20 22 18  0 22 20 20    
 8|    13 15 16  0 17 21 19 17 21 21 21 21 17 14 21 22 20 22 22 21  0 21  2 20    
 7|    17 15 22  0 18 21 21 22 21 20 21 19 19 21 21 22 22 22 22 13  0 20 16 17    
 6|     4 19 15  0 17 14 20 22 22 22 21 17 20 20 22 22 17 22 22 22  0 16 16  0    
 5|     0  0 18  0 20 21 19 20 18 21 21 21 21 20 22 21 22 21 19 19  0 20 16  0    
 4|     0  0  8  0 22 19 19 21 15 22 20 16 21 21 22 22 20 22  4  0  0  0  0  1    
 3|     0  0  0  0 21 22 17 22 17 21 22 22 21 22 19 20 21 22 19  0  0  0  0  0    
 2|     0  0  0  0  0  0 13 21 22 18 21 18 20 15 21 21 17 20  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  3 22 21 17 12 18 18 13 21 22  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 16.92

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  1  0  0 23  4  0  0  0  1  0  2  0  1  3 19 23 29  3  4  0  0  0  2    
19|     0 30  6  0 23 28  4 24  0  0  2 16 15  0 15 25 26 30 14 26  0  0  0  0    
18|    23 30 23  0 22  4 28 24  3  2  3 14 28 14 31 24 32 24  3  6  0  0  4  0    
17|     0 27 26  0 28  4 32 24 19 12 19 26 29 17 22 27 25 25 27  0  0  4  0  0    
16|    24 21 26  0 25 16 19 23  4  1 24 24 28 16 28  8 27 24 12  6  0  6  0  2    
15|    26 21 23  0  5 26 19  5 27 31 26 26 25 29 29 25 25 25 25 15  0  0  0  2    
14|    27 31 26  0 26 23 27 30 30 26 29 30 30 27 27 27 23 30 25 17  0 26 24  8    
13|    32 29 28  0 26 26 30 29 30 26 24 28 22 27 29 27 25 25 25 30  0 24 27 31    
12|    32 30 28  0 26  4 31 32 30 28 27 30 24 26 29 30 26 28 28 29  0 28 27 27    
11|    32 28 24  0 23 16 31 27 29 31 25 30 28 26 27 27 30 26 27 30  0 29 29 29    
10|    31  3 26  0 29 30 26 29 29 27 28 27 27 26 28 29 26 27 27 29  0 31 27 29    
 9|    12 31 30  0 31 30 31 29 26 25 27 27 25 29 29 25 26 28 27 30  0 28 29 29    
 8|    24 31 25  0 25 30 32 29 28 30 30 31 26 26 28 25 30 28 25 31  0 30  2 27    
 7|    20 31 28  0 29 32 32 29 31 29 31 29 26 25 27 27 28 27 26 28  0 28 16 32    
 6|     4 24 26  0 30 32 27 27 27 27 28 31 31 25 26 29 24 29 26 28  0 31 16  0    
 5|     0  0 29  0 31 27 28 27 32 28 30 27 27 27 29 24 30 29 29 28  0 24 16  0    
 4|     0  0  8  0 28 26 25 26 25 27 26 26 29 27 28 29 28 29  4  0  0  0  0  1    
 3|     0  0  0  0 29 26 30 27 27 29 30 31 30 31 31 28 27 29 24  0  0  0  0  0    
 2|     0  0  0  0  0  0 28 27 31 29 24 28 31 32 29 30 32 31  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  3 27 28 32 30 32 30 27 27 27  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 24.43

***** Run Time Info *****
Run Time:  2
