 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 2000
Design : nb_mult
Version: M-2016.12-SP3
Date   : Sun May  8 19:54:07 2022
****************************************

Operating Conditions: tt_1p0v_25c   Library: scadv12_cmos10sf_rvt_tt_1p0v_25c
Wire Load Model Mode: segmented

  Startpoint: clock_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clk_gate_z_reg/latch
            (positive level-sensitive latch clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)                     0.000      0.000 r
  clock_r_REG1_S1/Q (DFFQX0P5A12TR)                      0.163      0.163 r
  clk_gate_z_reg/EN (SNPS_CLOCK_GATE_LOW_nb_mult)        0.000      0.163 r
  clk_gate_z_reg/test_or/Y (OR2X1A12TR)                  0.063      0.226 r
  clk_gate_z_reg/latch/D (LATQNX1A12TR)                  0.000      0.226 r
  data arrival time                                                 0.226

  clock clock (rise edge)                                0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock uncertainty                                     -0.050     -0.050
  clk_gate_z_reg/latch/G (LATQNX1A12TR)                  0.000     -0.050 r
  time borrowed from endpoint                            0.276      0.226
  data required time                                                0.226
  --------------------------------------------------------------------------
  data required time                                                0.226
  data arrival time                                                -0.226
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000

  Time Borrowing Information
  --------------------------------------------------------------
  clock nominal pulse width                              0.500   
  library setup time                                    -0.035   
  --------------------------------------------------------------
  max time borrow                                        0.465   
  --------------------------------------------------------------
  actual time borrow                                     0.276   
  clock uncertainty                                     -0.050   
  --------------------------------------------------------------
  time given to startpoint                               0.226   
  --------------------------------------------------------------


  Startpoint: clock_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clk_gate_z_reg/latch
            (positive level-sensitive latch clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)                     0.000      0.000 r
  clock_r_REG1_S1/Q (DFFQX0P5A12TR)                      0.150      0.150 f
  clk_gate_z_reg/EN (SNPS_CLOCK_GATE_LOW_nb_mult)        0.000      0.150 f
  clk_gate_z_reg/test_or/Y (OR2X1A12TR)                  0.058      0.208 f
  clk_gate_z_reg/latch/D (LATQNX1A12TR)                  0.000      0.208 f
  data arrival time                                                 0.208

  clock clock (rise edge)                                0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock uncertainty                                     -0.050     -0.050
  clk_gate_z_reg/latch/G (LATQNX1A12TR)                  0.000     -0.050 r
  time borrowed from endpoint                            0.258      0.208
  data required time                                                0.208
  --------------------------------------------------------------------------
  data required time                                                0.208
  data arrival time                                                -0.208
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000

  Time Borrowing Information
  --------------------------------------------------------------
  clock nominal pulse width                              0.500   
  library setup time                                    -0.044   
  --------------------------------------------------------------
  max time borrow                                        0.456   
  --------------------------------------------------------------
  actual time borrow                                     0.258   
  clock uncertainty                                     -0.050   
  --------------------------------------------------------------
  time given to startpoint                               0.208   
  --------------------------------------------------------------


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U112/Y (AND2X0P7A12TR)                  0.071      0.419 f
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.419 f
  data arrival time                                  0.419

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.002


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U113/Y (AND2X0P7A12TR)                  0.071      0.419 f
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.419 f
  data arrival time                                  0.419

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.002


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.371 f
  nb/r30 (nb_comb)                        0.000      0.371 f
  U106/Y (AND2X1A12TR)                    0.047      0.418 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.418 f
  data arrival time                                  0.418

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.418
  -----------------------------------------------------------
  slack (MET)                                        0.004


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.371 f
  nb/r30 (nb_comb)                        0.000      0.371 f
  U106/Y (AND2X1A12TR)                    0.047      0.417 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.417 f
  data arrival time                                  0.417

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.417
  -----------------------------------------------------------
  slack (MET)                                        0.004


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.067      0.199 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.258 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.368 f
  nb/r30 (nb_comb)                        0.000      0.368 f
  U106/Y (AND2X1A12TR)                    0.047      0.415 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.415 f
  data arrival time                                  0.415

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.415
  -----------------------------------------------------------
  slack (MET)                                        0.007


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.372 f
  nb/r0 (nb_comb)                         0.000      0.372 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.415 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.415 f
  data arrival time                                  0.415

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.415
  -----------------------------------------------------------
  slack (MET)                                        0.008


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.067      0.200 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.257 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.368 f
  nb/r30 (nb_comb)                        0.000      0.368 f
  U106/Y (AND2X1A12TR)                    0.047      0.414 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.414 f
  data arrival time                                  0.414

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.414
  -----------------------------------------------------------
  slack (MET)                                        0.008


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.367 f
  nb/r30 (nb_comb)                        0.000      0.367 f
  U106/Y (AND2X1A12TR)                    0.047      0.414 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.414 f
  data arrival time                                  0.414

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.414
  -----------------------------------------------------------
  slack (MET)                                        0.008


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.371 f
  nb/r0 (nb_comb)                         0.000      0.371 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.414 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.414 f
  data arrival time                                  0.414

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.414
  -----------------------------------------------------------
  slack (MET)                                        0.008


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.367 f
  nb/r30 (nb_comb)                        0.000      0.367 f
  U106/Y (AND2X1A12TR)                    0.047      0.413 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.413 f
  data arrival time                                  0.413

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.413
  -----------------------------------------------------------
  slack (MET)                                        0.009


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.368 r
  nb/r30 (nb_comb)                        0.000      0.368 r
  U106/Y (AND2X1A12TR)                    0.043      0.411 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.411 r
  data arrival time                                  0.411

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.411
  -----------------------------------------------------------
  slack (MET)                                        0.011


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U105/Y (AND2X1A12TR)                    0.062      0.410 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.410 f
  data arrival time                                  0.410

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.410
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U106/Y (AND2X1A12TR)                    0.062      0.410 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.410 f
  data arrival time                                  0.410

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.410
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.067      0.199 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.258 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.364 f
  nb/r30 (nb_comb)                        0.000      0.364 f
  U106/Y (AND2X1A12TR)                    0.047      0.410 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.410 f
  data arrival time                                  0.410

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.410
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.368 f
  nb/r0 (nb_comb)                         0.000      0.368 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.411 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.411 f
  data arrival time                                  0.411

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.411
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.367 r
  nb/r30 (nb_comb)                        0.000      0.367 r
  U106/Y (AND2X1A12TR)                    0.043      0.410 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.410 r
  data arrival time                                  0.410

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.410
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.067      0.199 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.258 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.367 r
  nb/r30 (nb_comb)                        0.000      0.367 r
  U106/Y (AND2X1A12TR)                    0.043      0.410 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.410 r
  data arrival time                                  0.410

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.410
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.367 f
  nb/r0 (nb_comb)                         0.000      0.367 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.410 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.410 f
  data arrival time                                  0.410

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.410
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.067      0.200 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.257 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.363 f
  nb/r30 (nb_comb)                        0.000      0.363 f
  U106/Y (AND2X1A12TR)                    0.047      0.409 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.409 f
  data arrival time                                  0.409

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.409
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U112/Y (AND2X0P7A12TR)                  0.071      0.408 f
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.408 f
  data arrival time                                  0.408

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U113/Y (AND2X0P7A12TR)                  0.071      0.408 f
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.408 f
  data arrival time                                  0.408

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.362 f
  nb/r30 (nb_comb)                        0.000      0.362 f
  U106/Y (AND2X1A12TR)                    0.047      0.409 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.409 f
  data arrival time                                  0.409

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.409
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.067      0.200 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.257 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.366 r
  nb/r30 (nb_comb)                        0.000      0.366 r
  U106/Y (AND2X1A12TR)                    0.043      0.409 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.409 r
  data arrival time                                  0.409

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.409
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.362 f
  nb/r30 (nb_comb)                        0.000      0.362 f
  U106/Y (AND2X1A12TR)                    0.047      0.408 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.408 f
  data arrival time                                  0.408

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.368 r
  nb/r0 (nb_comb)                         0.000      0.368 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.408 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.408 r
  data arrival time                                  0.408

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.015


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.368 r
  nb/r0 (nb_comb)                         0.000      0.368 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.407 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.407 r
  data arrival time                                  0.407

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.407
  -----------------------------------------------------------
  slack (MET)                                        0.016


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U107/Y (AND2X1P4A12TR)                  0.058      0.406 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.406 f
  data arrival time                                  0.406

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.406
  -----------------------------------------------------------
  slack (MET)                                        0.016


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.249 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.359 f
  nb/r30 (nb_comb)                        0.000      0.359 f
  U106/Y (AND2X1A12TR)                    0.047      0.406 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.406 f
  data arrival time                                  0.406

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.406
  -----------------------------------------------------------
  slack (MET)                                        0.016


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.363 f
  nb/r0 (nb_comb)                         0.000      0.363 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.406 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.406 f
  data arrival time                                  0.406

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.406
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.358 f
  nb/r30 (nb_comb)                        0.000      0.358 f
  U106/Y (AND2X1A12TR)                    0.047      0.405 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.405 f
  data arrival time                                  0.405

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.405
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.248 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.358 f
  nb/r30 (nb_comb)                        0.000      0.358 f
  U106/Y (AND2X1A12TR)                    0.047      0.405 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.405 f
  data arrival time                                  0.405

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.405
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.362 f
  nb/r0 (nb_comb)                         0.000      0.362 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.405 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.405 f
  data arrival time                                  0.405

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.405
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.358 f
  nb/r30 (nb_comb)                        0.000      0.358 f
  U106/Y (AND2X1A12TR)                    0.047      0.404 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.404 f
  data arrival time                                  0.404

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.359 r
  nb/r30 (nb_comb)                        0.000      0.359 r
  U106/Y (AND2X1A12TR)                    0.043      0.401 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.401 r
  data arrival time                                  0.401

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.020


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.359 r
  nb/r30 (nb_comb)                        0.000      0.359 r
  U106/Y (AND2X1A12TR)                    0.043      0.401 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.401 r
  data arrival time                                  0.401

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.020


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.359 f
  nb/r0 (nb_comb)                         0.000      0.359 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.402 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.402 f
  data arrival time                                  0.402

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.402
  -----------------------------------------------------------
  slack (MET)                                        0.021


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.358 r
  nb/r30 (nb_comb)                        0.000      0.358 r
  U106/Y (AND2X1A12TR)                    0.043      0.401 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.401 r
  data arrival time                                  0.401

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.021


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.358 r
  nb/r30 (nb_comb)                        0.000      0.358 r
  U106/Y (AND2X1A12TR)                    0.043      0.401 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.401 r
  data arrival time                                  0.401

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.021


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.249 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.354 f
  nb/r30 (nb_comb)                        0.000      0.354 f
  U106/Y (AND2X1A12TR)                    0.047      0.401 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.401 f
  data arrival time                                  0.401

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.021


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.358 f
  nb/r0 (nb_comb)                         0.000      0.358 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.401 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.401 f
  data arrival time                                  0.401

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.021


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.249 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.357 r
  nb/r30 (nb_comb)                        0.000      0.357 r
  U106/Y (AND2X1A12TR)                    0.043      0.400 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.400 r
  data arrival time                                  0.400

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.400
  -----------------------------------------------------------
  slack (MET)                                        0.021


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.248 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.353 f
  nb/r30 (nb_comb)                        0.000      0.353 f
  U106/Y (AND2X1A12TR)                    0.047      0.400 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.400 f
  data arrival time                                  0.400

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.400
  -----------------------------------------------------------
  slack (MET)                                        0.022


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U105/Y (AND2X1A12TR)                    0.062      0.399 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.399 f
  data arrival time                                  0.399

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.399
  -----------------------------------------------------------
  slack (MET)                                        0.022


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U106/Y (AND2X1A12TR)                    0.062      0.399 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.399 f
  data arrival time                                  0.399

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.399
  -----------------------------------------------------------
  slack (MET)                                        0.022


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.248 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.357 r
  nb/r30 (nb_comb)                        0.000      0.357 r
  U106/Y (AND2X1A12TR)                    0.043      0.399 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.399 r
  data arrival time                                  0.399

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.399
  -----------------------------------------------------------
  slack (MET)                                        0.022


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.067      0.199 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.258 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.356 r
  nb/r30 (nb_comb)                        0.000      0.356 r
  U106/Y (AND2X1A12TR)                    0.043      0.399 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.399 r
  data arrival time                                  0.399

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.399
  -----------------------------------------------------------
  slack (MET)                                        0.023


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U112/Y (AND2X0P7A12TR)                  0.066      0.397 r
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.397 r
  data arrival time                                  0.397

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.397
  -----------------------------------------------------------
  slack (MET)                                        0.023


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U113/Y (AND2X0P7A12TR)                  0.066      0.397 r
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.397 r
  data arrival time                                  0.397

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.397
  -----------------------------------------------------------
  slack (MET)                                        0.023


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.067      0.200 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.257 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.355 r
  nb/r30 (nb_comb)                        0.000      0.355 r
  U106/Y (AND2X1A12TR)                    0.043      0.398 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.398 r
  data arrival time                                  0.398

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.398
  -----------------------------------------------------------
  slack (MET)                                        0.024


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.359 r
  nb/r0 (nb_comb)                         0.000      0.359 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.399 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.399 r
  data arrival time                                  0.399

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.399
  -----------------------------------------------------------
  slack (MET)                                        0.024


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.077      0.208 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.272 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.359 r
  nb/r0 (nb_comb)                         0.000      0.359 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.398 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.398 r
  data arrival time                                  0.398

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.398
  -----------------------------------------------------------
  slack (MET)                                        0.024


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.359 r
  nb/r0 (nb_comb)                         0.000      0.359 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.398 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.398 r
  data arrival time                                  0.398

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.398
  -----------------------------------------------------------
  slack (MET)                                        0.025


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.077      0.209 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.271 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.358 r
  nb/r0 (nb_comb)                         0.000      0.358 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.398 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.398 r
  data arrival time                                  0.398

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.398
  -----------------------------------------------------------
  slack (MET)                                        0.025


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U107/Y (AND2X1P4A12TR)                  0.058      0.395 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.395 f
  data arrival time                                  0.395

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.395
  -----------------------------------------------------------
  slack (MET)                                        0.027


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.347 f
  nb/r30 (nb_comb)                        0.000      0.347 f
  U106/Y (AND2X1A12TR)                    0.047      0.394 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.394 f
  data arrival time                                  0.394

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.394
  -----------------------------------------------------------
  slack (MET)                                        0.028


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.347 f
  nb/r30 (nb_comb)                        0.000      0.347 f
  U106/Y (AND2X1A12TR)                    0.047      0.393 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.393 f
  data arrival time                                  0.393

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.028


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.349 r
  nb/r30 (nb_comb)                        0.000      0.349 r
  U106/Y (AND2X1A12TR)                    0.043      0.392 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.392 r
  data arrival time                                  0.392

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.392
  -----------------------------------------------------------
  slack (MET)                                        0.029


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.349 r
  nb/r30 (nb_comb)                        0.000      0.349 r
  U106/Y (AND2X1A12TR)                    0.043      0.392 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.392 r
  data arrival time                                  0.392

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.392
  -----------------------------------------------------------
  slack (MET)                                        0.030


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.056      0.175 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.234 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.344 f
  nb/r30 (nb_comb)                        0.000      0.344 f
  U106/Y (AND2X1A12TR)                    0.047      0.391 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.391 f
  data arrival time                                  0.391

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.391
  -----------------------------------------------------------
  slack (MET)                                        0.031


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U112/Y (AND2X0P7A12TR)                  0.066      0.389 r
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.389 r
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U113/Y (AND2X0P7A12TR)                  0.066      0.389 r
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.389 r
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.057      0.176 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.233 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.344 f
  nb/r30 (nb_comb)                        0.000      0.344 f
  U106/Y (AND2X1A12TR)                    0.047      0.390 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.390 f
  data arrival time                                  0.390

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.390
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U105/Y (AND2X1A12TR)                    0.059      0.390 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.390 r
  data arrival time                                  0.390

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.390
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U106/Y (AND2X1A12TR)                    0.059      0.390 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.390 r
  data arrival time                                  0.390

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.390
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U112/Y (AND2X0P7A12TR)                  0.071      0.389 f
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.389 f
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U113/Y (AND2X0P7A12TR)                  0.071      0.389 f
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.389 f
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.348 f
  nb/r0 (nb_comb)                         0.000      0.348 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.391 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.391 f
  data arrival time                                  0.391

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.391
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.343 f
  nb/r30 (nb_comb)                        0.000      0.343 f
  U106/Y (AND2X1A12TR)                    0.047      0.390 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.390 f
  data arrival time                                  0.390

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.390
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.347 f
  nb/r0 (nb_comb)                         0.000      0.347 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.390 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.390 f
  data arrival time                                  0.390

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.390
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.249 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.347 r
  nb/r30 (nb_comb)                        0.000      0.347 r
  U106/Y (AND2X1A12TR)                    0.043      0.389 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.389 r
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.343 f
  nb/r30 (nb_comb)                        0.000      0.343 f
  U106/Y (AND2X1A12TR)                    0.047      0.389 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.389 f
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.033


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.073      0.199 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.263 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.350 r
  nb/r0 (nb_comb)                         0.000      0.350 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.389 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.389 r
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.033


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.248 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.346 r
  nb/r30 (nb_comb)                        0.000      0.346 r
  U106/Y (AND2X1A12TR)                    0.043      0.388 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.388 r
  data arrival time                                  0.388

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.388
  -----------------------------------------------------------
  slack (MET)                                        0.033


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.074      0.200 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.262 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.349 r
  nb/r0 (nb_comb)                         0.000      0.349 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.389 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.389 r
  data arrival time                                  0.389

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.389
  -----------------------------------------------------------
  slack (MET)                                        0.034


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.344 r
  nb/r30 (nb_comb)                        0.000      0.344 r
  U106/Y (AND2X1A12TR)                    0.043      0.386 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.386 r
  data arrival time                                  0.386

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.386
  -----------------------------------------------------------
  slack (MET)                                        0.035


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.067      0.199 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.258 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.331 r
  nb/r40 (nb_comb)                        0.000      0.331 r
  U105/Y (AND2X1A12TR)                    0.055      0.386 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.386 r
  data arrival time                                  0.386

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.386
  -----------------------------------------------------------
  slack (MET)                                        0.035


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.056      0.175 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.234 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.340 f
  nb/r30 (nb_comb)                        0.000      0.340 f
  U106/Y (AND2X1A12TR)                    0.047      0.386 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.386 f
  data arrival time                                  0.386

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.386
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.343 r
  nb/r30 (nb_comb)                        0.000      0.343 r
  U106/Y (AND2X1A12TR)                    0.043      0.386 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.386 r
  data arrival time                                  0.386

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.386
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.344 f
  nb/r0 (nb_comb)                         0.000      0.344 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.387 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.387 f
  data arrival time                                  0.387

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.387
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U107/Y (AND2X1P4A12TR)                  0.056      0.387 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.387 r
  data arrival time                                  0.387

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.387
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.056      0.175 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.234 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.343 r
  nb/r30 (nb_comb)                        0.000      0.343 r
  U106/Y (AND2X1A12TR)                    0.043      0.386 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.386 r
  data arrival time                                  0.386

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.386
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.067      0.200 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.257 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.330 r
  nb/r40 (nb_comb)                        0.000      0.330 r
  U105/Y (AND2X1A12TR)                    0.055      0.385 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.385 r
  data arrival time                                  0.385

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.385
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.343 f
  nb/r0 (nb_comb)                         0.000      0.343 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.386 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.386 f
  data arrival time                                  0.386

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.386
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.057      0.176 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.233 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.339 f
  nb/r30 (nb_comb)                        0.000      0.339 f
  U106/Y (AND2X1A12TR)                    0.047      0.385 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.385 f
  data arrival time                                  0.385

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.385
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.057      0.176 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.233 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.342 r
  nb/r30 (nb_comb)                        0.000      0.342 r
  U106/Y (AND2X1A12TR)                    0.043      0.385 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.385 r
  data arrival time                                  0.385

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.385
  -----------------------------------------------------------
  slack (MET)                                        0.037


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.338 f
  nb/r30 (nb_comb)                        0.000      0.338 f
  U106/Y (AND2X1A12TR)                    0.047      0.385 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.385 f
  data arrival time                                  0.385

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.385
  -----------------------------------------------------------
  slack (MET)                                        0.037


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.100      0.338 f
  nb/r30 (nb_comb)                        0.000      0.338 f
  U106/Y (AND2X1A12TR)                    0.047      0.384 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.384 f
  data arrival time                                  0.384

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.384
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.236 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.102      0.338 f
  nb/r30 (nb_comb)                        0.000      0.338 f
  U106/Y (AND2X1A12TR)                    0.047      0.384 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.384 f
  data arrival time                                  0.384

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.384
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.236 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.341 r
  nb/r30 (nb_comb)                        0.000      0.341 r
  U106/Y (AND2X1A12TR)                    0.043      0.383 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.383 r
  data arrival time                                  0.383

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.383
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.235 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.102      0.337 f
  nb/r30 (nb_comb)                        0.000      0.337 f
  U106/Y (AND2X1A12TR)                    0.047      0.383 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.383 f
  data arrival time                                  0.383

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.383
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.344 r
  nb/r0 (nb_comb)                         0.000      0.344 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.383 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.383 r
  data arrival time                                  0.383

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.383
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.226 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.336 f
  nb/r30 (nb_comb)                        0.000      0.336 f
  U106/Y (AND2X1A12TR)                    0.047      0.383 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.383 f
  data arrival time                                  0.383

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.383
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.235 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.340 r
  nb/r30 (nb_comb)                        0.000      0.340 r
  U106/Y (AND2X1A12TR)                    0.043      0.382 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.382 r
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.344 r
  nb/r0 (nb_comb)                         0.000      0.344 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.383 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.383 r
  data arrival time                                  0.383

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.383
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.233 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.102      0.335 f
  nb/r30 (nb_comb)                        0.000      0.335 f
  U106/Y (AND2X1A12TR)                    0.047      0.382 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.382 f
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U105/Y (AND2X1A12TR)                    0.059      0.382 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.382 r
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U106/Y (AND2X1A12TR)                    0.059      0.382 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.382 r
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.225 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.110      0.335 f
  nb/r30 (nb_comb)                        0.000      0.335 f
  U106/Y (AND2X1A12TR)                    0.047      0.382 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.382 f
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.090      0.335 f
  nb/r30 (nb_comb)                        0.000      0.335 f
  U106/Y (AND2X1A12TR)                    0.047      0.382 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.382 f
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.090      0.335 f
  nb/r30 (nb_comb)                        0.000      0.335 f
  U106/Y (AND2X1A12TR)                    0.047      0.382 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.382 f
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.233 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.338 r
  nb/r30 (nb_comb)                        0.000      0.338 r
  U106/Y (AND2X1A12TR)                    0.043      0.381 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 r
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.067      0.199 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.258 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.328 f
  nb/r40 (nb_comb)                        0.000      0.328 f
  U105/Y (AND2X1A12TR)                    0.054      0.381 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.381 f
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.094      0.338 r
  nb/r30 (nb_comb)                        0.000      0.338 r
  U106/Y (AND2X1A12TR)                    0.043      0.381 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 r
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.094      0.338 r
  nb/r30 (nb_comb)                        0.000      0.338 r
  U106/Y (AND2X1A12TR)                    0.043      0.381 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 r
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.232 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.102      0.334 f
  nb/r30 (nb_comb)                        0.000      0.334 f
  U106/Y (AND2X1A12TR)                    0.047      0.381 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 f
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.339 f
  nb/r0 (nb_comb)                         0.000      0.339 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.382 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.382 f
  data arrival time                                  0.382

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.382
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.334 f
  nb/r30 (nb_comb)                        0.000      0.334 f
  U106/Y (AND2X1A12TR)                    0.047      0.381 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 f
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.090      0.334 f
  nb/r30 (nb_comb)                        0.000      0.334 f
  U106/Y (AND2X1A12TR)                    0.047      0.381 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 f
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.090      0.334 f
  nb/r30 (nb_comb)                        0.000      0.334 f
  U106/Y (AND2X1A12TR)                    0.047      0.381 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.381 f
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U105/Y (AND2X1A12TR)                    0.062      0.380 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.380 f
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U106/Y (AND2X1A12TR)                    0.062      0.380 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.380 f
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.100      0.338 f
  nb/r0 (nb_comb)                         0.000      0.338 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.381 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.381 f
  data arrival time                                  0.381

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.381
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.232 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.337 r
  nb/r30 (nb_comb)                        0.000      0.337 r
  U106/Y (AND2X1A12TR)                    0.043      0.380 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.380 r
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.067      0.200 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.257 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.327 f
  nb/r40 (nb_comb)                        0.000      0.327 f
  U105/Y (AND2X1A12TR)                    0.054      0.380 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.380 f
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.334 f
  nb/r30 (nb_comb)                        0.000      0.334 f
  U106/Y (AND2X1A12TR)                    0.047      0.380 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.380 f
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.094      0.337 r
  nb/r30 (nb_comb)                        0.000      0.337 r
  U106/Y (AND2X1A12TR)                    0.043      0.380 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.380 r
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.094      0.337 r
  nb/r30 (nb_comb)                        0.000      0.337 r
  U106/Y (AND2X1A12TR)                    0.043      0.380 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.380 r
  data arrival time                                  0.380

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.380
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.226 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.331 f
  nb/r30 (nb_comb)                        0.000      0.331 f
  U106/Y (AND2X1A12TR)                    0.047      0.378 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.378 f
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.335 f
  nb/r0 (nb_comb)                         0.000      0.335 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.378 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 f
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U107/Y (AND2X1P4A12TR)                  0.056      0.379 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.379 r
  data arrival time                                  0.379

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.379
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.335 f
  nb/r0 (nb_comb)                         0.000      0.335 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.378 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 f
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.226 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.335 r
  nb/r30 (nb_comb)                        0.000      0.335 r
  U106/Y (AND2X1A12TR)                    0.043      0.377 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.335 r
  nb/r30 (nb_comb)                        0.000      0.335 r
  U106/Y (AND2X1A12TR)                    0.043      0.377 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.339 r
  nb/r0 (nb_comb)                         0.000      0.339 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.378 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 r
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.339 r
  nb/r0 (nb_comb)                         0.000      0.339 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.378 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 r
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.334 r
  nb/r30 (nb_comb)                        0.000      0.334 r
  U106/Y (AND2X1A12TR)                    0.043      0.377 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.225 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.105      0.330 f
  nb/r30 (nb_comb)                        0.000      0.330 f
  U106/Y (AND2X1A12TR)                    0.047      0.377 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 f
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.236 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.095      0.330 f
  nb/r30 (nb_comb)                        0.000      0.330 f
  U106/Y (AND2X1A12TR)                    0.047      0.377 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 f
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.096      0.334 r
  nb/r30 (nb_comb)                        0.000      0.334 r
  U106/Y (AND2X1A12TR)                    0.043      0.377 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.335 f
  nb/r0 (nb_comb)                         0.000      0.335 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.378 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 f
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.335 f
  nb/r0 (nb_comb)                         0.000      0.335 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.378 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 f
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.335 f
  nb/r0 (nb_comb)                         0.000      0.335 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.378 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.378 f
  data arrival time                                  0.378

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.249 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.321 r
  nb/r40 (nb_comb)                        0.000      0.321 r
  U105/Y (AND2X1A12TR)                    0.055      0.377 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.225 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.109      0.334 r
  nb/r30 (nb_comb)                        0.000      0.334 r
  U106/Y (AND2X1A12TR)                    0.043      0.377 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.334 r
  nb/r30 (nb_comb)                        0.000      0.334 r
  U106/Y (AND2X1A12TR)                    0.043      0.376 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.376 r
  data arrival time                                  0.376

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.376
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.096      0.334 f
  nb/r0 (nb_comb)                         0.000      0.334 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.377 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.377 f
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.338 r
  nb/r0 (nb_comb)                         0.000      0.338 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.377 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.338 r
  nb/r0 (nb_comb)                         0.000      0.338 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.377 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.377 r
  data arrival time                                  0.377

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.235 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.095      0.329 f
  nb/r30 (nb_comb)                        0.000      0.329 f
  U106/Y (AND2X1A12TR)                    0.047      0.376 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.376 f
  data arrival time                                  0.376

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.376
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.248 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.320 r
  nb/r40 (nb_comb)                        0.000      0.320 r
  U105/Y (AND2X1A12TR)                    0.055      0.376 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.376 r
  data arrival time                                  0.376

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.376
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U107/Y (AND2X1P4A12TR)                  0.058      0.376 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.376 f
  data arrival time                                  0.376

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.376
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.056      0.175 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.234 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.332 r
  nb/r30 (nb_comb)                        0.000      0.332 r
  U106/Y (AND2X1A12TR)                    0.043      0.375 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.375 r
  data arrival time                                  0.375

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.375
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.233 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.095      0.328 f
  nb/r30 (nb_comb)                        0.000      0.328 f
  U106/Y (AND2X1A12TR)                    0.047      0.375 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.375 f
  data arrival time                                  0.375

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.375
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.057      0.176 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.233 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.331 r
  nb/r30 (nb_comb)                        0.000      0.331 r
  U106/Y (AND2X1A12TR)                    0.043      0.374 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.374 r
  data arrival time                                  0.374

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.232 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.095      0.327 f
  nb/r30 (nb_comb)                        0.000      0.327 f
  U106/Y (AND2X1A12TR)                    0.047      0.374 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.374 f
  data arrival time                                  0.374

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.335 r
  nb/r0 (nb_comb)                         0.000      0.335 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.374 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.374 r
  data arrival time                                  0.374

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.065      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.335 r
  nb/r0 (nb_comb)                         0.000      0.335 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.374 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.374 r
  data arrival time                                  0.374

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.327 f
  nb/r30 (nb_comb)                        0.000      0.327 f
  U106/Y (AND2X1A12TR)                    0.047      0.373 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.373 f
  data arrival time                                  0.373

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.373
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.327 f
  nb/r30 (nb_comb)                        0.000      0.327 f
  U106/Y (AND2X1A12TR)                    0.047      0.373 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.373 f
  data arrival time                                  0.373

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.373
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.097      0.334 r
  nb/r0 (nb_comb)                         0.000      0.334 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.374 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.374 r
  data arrival time                                  0.374

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.184 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.247 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.334 r
  nb/r0 (nb_comb)                         0.000      0.334 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.374 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.374 r
  data arrival time                                  0.374

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.326 f
  nb/r30 (nb_comb)                        0.000      0.326 f
  U106/Y (AND2X1A12TR)                    0.047      0.372 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.372 f
  data arrival time                                  0.372

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.372
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.326 f
  nb/r30 (nb_comb)                        0.000      0.326 f
  U106/Y (AND2X1A12TR)                    0.047      0.372 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.372 f
  data arrival time                                  0.372

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.372
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U112/Y (AND2X0P7A12TR)                  0.066      0.370 r
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.370 r
  data arrival time                                  0.370

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.370
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U113/Y (AND2X0P7A12TR)                  0.066      0.370 r
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.370 r
  data arrival time                                  0.370

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.030      0.420
  data required time                                 0.420
  -----------------------------------------------------------
  data required time                                 0.420
  data arrival time                                 -0.370
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.249 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.318 f
  nb/r40 (nb_comb)                        0.000      0.318 f
  U105/Y (AND2X1A12TR)                    0.054      0.372 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.372 f
  data arrival time                                  0.372

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.372
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.063      0.190 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.248 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.317 f
  nb/r40 (nb_comb)                        0.000      0.317 f
  U105/Y (AND2X1A12TR)                    0.054      0.371 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.371 f
  data arrival time                                  0.371

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.371
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.327 f
  nb/r0 (nb_comb)                         0.000      0.327 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.370 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.370 f
  data arrival time                                  0.370

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.370
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.327 f
  nb/r0 (nb_comb)                         0.000      0.327 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.370 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.370 f
  data arrival time                                  0.370

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.370
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.326 f
  nb/r0 (nb_comb)                         0.000      0.326 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.369 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.369 f
  data arrival time                                  0.369

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.369
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.326 f
  nb/r0 (nb_comb)                         0.000      0.326 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.369 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.369 f
  data arrival time                                  0.369

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.369
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.325 r
  nb/r30 (nb_comb)                        0.000      0.325 r
  U106/Y (AND2X1A12TR)                    0.043      0.368 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.368 r
  data arrival time                                  0.368

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.368
  -----------------------------------------------------------
  slack (MET)                                        0.054


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.087      0.325 r
  nb/r30 (nb_comb)                        0.000      0.325 r
  U106/Y (AND2X1A12TR)                    0.043      0.367 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.367 r
  data arrival time                                  0.367

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.367
  -----------------------------------------------------------
  slack (MET)                                        0.054


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.226 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.324 r
  nb/r30 (nb_comb)                        0.000      0.324 r
  U106/Y (AND2X1A12TR)                    0.043      0.366 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.366 r
  data arrival time                                  0.366

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.366
  -----------------------------------------------------------
  slack (MET)                                        0.055


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.225 f
  nb/U1/Y (XOR3X1P4A12TR)                 0.098      0.323 r
  nb/r30 (nb_comb)                        0.000      0.323 r
  U106/Y (AND2X1A12TR)                    0.043      0.366 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.366 r
  data arrival time                                  0.366

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.366
  -----------------------------------------------------------
  slack (MET)                                        0.056


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.062      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.064      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.326 r
  nb/r0 (nb_comb)                         0.000      0.326 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.365 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.365 r
  data arrival time                                  0.365

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.365
  -----------------------------------------------------------
  slack (MET)                                        0.057


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.063      0.175 r
  nb/U3/Y (NAND2X1A12TR)                  0.062      0.238 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.325 r
  nb/r0 (nb_comb)                         0.000      0.325 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.365 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.365 r
  data arrival time                                  0.365

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.365
  -----------------------------------------------------------
  slack (MET)                                        0.058


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U105/Y (AND2X1A12TR)                    0.059      0.363 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.363 r
  data arrival time                                  0.363

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.363
  -----------------------------------------------------------
  slack (MET)                                        0.058


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U106/Y (AND2X1A12TR)                    0.059      0.363 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.363 r
  data arrival time                                  0.363

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.363
  -----------------------------------------------------------
  slack (MET)                                        0.058


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.236 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.307 r
  nb/r40 (nb_comb)                        0.000      0.307 r
  U105/Y (AND2X1A12TR)                    0.055      0.363 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.363 r
  data arrival time                                  0.363

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.363
  -----------------------------------------------------------
  slack (MET)                                        0.059


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.056      0.175 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.234 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.307 r
  nb/r40 (nb_comb)                        0.000      0.307 r
  U105/Y (AND2X1A12TR)                    0.055      0.362 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.362 r
  data arrival time                                  0.362

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.362
  -----------------------------------------------------------
  slack (MET)                                        0.060


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.235 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.306 r
  nb/r40 (nb_comb)                        0.000      0.306 r
  U105/Y (AND2X1A12TR)                    0.055      0.362 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.362 r
  data arrival time                                  0.362

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.362
  -----------------------------------------------------------
  slack (MET)                                        0.060


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.057      0.176 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.233 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.306 r
  nb/r40 (nb_comb)                        0.000      0.306 r
  U105/Y (AND2X1A12TR)                    0.055      0.361 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.361 r
  data arrival time                                  0.361

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.361
  -----------------------------------------------------------
  slack (MET)                                        0.060


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.233 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.305 r
  nb/r40 (nb_comb)                        0.000      0.305 r
  U105/Y (AND2X1A12TR)                    0.055      0.360 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.360 r
  data arrival time                                  0.360

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.360
  -----------------------------------------------------------
  slack (MET)                                        0.061


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.236 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.317 r
  nb/r30 (nb_comb)                        0.000      0.317 r
  U106/Y (AND2X1A12TR)                    0.043      0.360 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.360 r
  data arrival time                                  0.360

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.360
  -----------------------------------------------------------
  slack (MET)                                        0.062


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.232 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.304 r
  nb/r40 (nb_comb)                        0.000      0.304 r
  U105/Y (AND2X1A12TR)                    0.055      0.359 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.359 r
  data arrival time                                  0.359

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.359
  -----------------------------------------------------------
  slack (MET)                                        0.062


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U107/Y (AND2X1P4A12TR)                  0.056      0.360 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.360 r
  data arrival time                                  0.360

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.360
  -----------------------------------------------------------
  slack (MET)                                        0.063


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.235 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.316 r
  nb/r30 (nb_comb)                        0.000      0.316 r
  U106/Y (AND2X1A12TR)                    0.043      0.359 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.359 r
  data arrival time                                  0.359

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.359
  -----------------------------------------------------------
  slack (MET)                                        0.063


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.071      0.315 r
  nb/r30 (nb_comb)                        0.000      0.315 r
  U106/Y (AND2X1A12TR)                    0.043      0.358 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.358 r
  data arrival time                                  0.358

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.358
  -----------------------------------------------------------
  slack (MET)                                        0.064


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.071      0.315 r
  nb/r30 (nb_comb)                        0.000      0.315 r
  U106/Y (AND2X1A12TR)                    0.043      0.358 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.358 r
  data arrival time                                  0.358

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.358
  -----------------------------------------------------------
  slack (MET)                                        0.064


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.233 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.082      0.315 r
  nb/r30 (nb_comb)                        0.000      0.315 r
  U106/Y (AND2X1A12TR)                    0.043      0.358 r
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.358 r
  data arrival time                                  0.358

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.358
  -----------------------------------------------------------
  slack (MET)                                        0.064


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.052      0.165 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.209 r
  nb/U1/Y (XOR3X1P4A12TR)                 0.102      0.311 f
  nb/r30 (nb_comb)                        0.000      0.311 f
  U106/Y (AND2X1A12TR)                    0.047      0.358 f
  z_reg_3_0/D (DFFNQX1A12TR)              0.000      0.358 f
  data arrival time                                  0.358

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.358
  -----------------------------------------------------------
  slack (MET)                                        0.064


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.056      0.175 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.234 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.303 f
  nb/r40 (nb_comb)                        0.000      0.303 f
  U105/Y (AND2X1A12TR)                    0.054      0.357 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.357 f
  data arrival time                                  0.357

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.357
  -----------------------------------------------------------
  slack (MET)                                        0.065


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.057      0.176 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.233 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.303 f
  nb/r40 (nb_comb)                        0.000      0.303 f
  U105/Y (AND2X1A12TR)                    0.054      0.356 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.356 f
  data arrival time                                  0.356

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.356
  -----------------------------------------------------------
  slack (MET)                                        0.066


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/a0 (nb_comb)                         0.000      0.126 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.316 r
  nb/r0 (nb_comb)                         0.000      0.316 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.355 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.355 r
  data arrival time                                  0.355

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.355
  -----------------------------------------------------------
  slack (MET)                                        0.067


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/a0 (nb_comb)                         0.000      0.131 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.245 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.316 r
  nb/r0 (nb_comb)                         0.000      0.316 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.355 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.355 r
  data arrival time                                  0.355

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.355
  -----------------------------------------------------------
  slack (MET)                                        0.067


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.226 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.298 r
  nb/r40 (nb_comb)                        0.000      0.298 r
  U105/Y (AND2X1A12TR)                    0.055      0.354 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.354 r
  data arrival time                                  0.354

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.354
  -----------------------------------------------------------
  slack (MET)                                        0.068


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  nb/b0 (nb_comb)                         0.000      0.131 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.066      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.315 r
  nb/r0 (nb_comb)                         0.000      0.315 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.354 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.354 r
  data arrival time                                  0.354

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.354
  -----------------------------------------------------------
  slack (MET)                                        0.068


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  nb/b0 (nb_comb)                         0.000      0.126 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.071      0.197 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.244 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.315 r
  nb/r0 (nb_comb)                         0.000      0.315 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.354 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.354 r
  data arrival time                                  0.354

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.354
  -----------------------------------------------------------
  slack (MET)                                        0.068


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.225 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.073      0.298 r
  nb/r40 (nb_comb)                        0.000      0.298 r
  U105/Y (AND2X1A12TR)                    0.055      0.353 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.353 r
  data arrival time                                  0.353

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.353
  -----------------------------------------------------------
  slack (MET)                                        0.069


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.059      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.310 f
  nb/r0 (nb_comb)                         0.000      0.310 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.353 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.353 f
  data arrival time                                  0.353

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.353
  -----------------------------------------------------------
  slack (MET)                                        0.069


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.059      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.314 r
  nb/r0 (nb_comb)                         0.000      0.314 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.353 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.353 r
  data arrival time                                  0.353

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.353
  -----------------------------------------------------------
  slack (MET)                                        0.070


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.060      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.309 f
  nb/r0 (nb_comb)                         0.000      0.309 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.353 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.353 f
  data arrival time                                  0.353

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.353
  -----------------------------------------------------------
  slack (MET)                                        0.070


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.060      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.313 r
  nb/r0 (nb_comb)                         0.000      0.313 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.352 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.352 r
  data arrival time                                  0.352

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.071


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.051      0.169 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.217 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.308 f
  nb/r0 (nb_comb)                         0.000      0.308 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.351 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.351 f
  data arrival time                                  0.351

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.351
  -----------------------------------------------------------
  slack (MET)                                        0.072


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.051      0.169 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.217 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.311 r
  nb/r0 (nb_comb)                         0.000      0.311 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.350 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.350 r
  data arrival time                                  0.350

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.350
  -----------------------------------------------------------
  slack (MET)                                        0.072


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.051      0.170 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.216 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.091      0.307 f
  nb/r0 (nb_comb)                         0.000      0.307 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.350 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.350 f
  data arrival time                                  0.350

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.350
  -----------------------------------------------------------
  slack (MET)                                        0.073


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.051      0.170 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.216 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.094      0.310 r
  nb/r0 (nb_comb)                         0.000      0.310 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.350 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.350 r
  data arrival time                                  0.350

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.350
  -----------------------------------------------------------
  slack (MET)                                        0.073


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.059      0.226 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.295 f
  nb/r40 (nb_comb)                        0.000      0.295 f
  U105/Y (AND2X1A12TR)                    0.054      0.349 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.349 f
  data arrival time                                  0.349

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.349
  -----------------------------------------------------------
  slack (MET)                                        0.073


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.054      0.167 r
  nb/U4/Y (NAND2X1A12TR)                  0.058      0.225 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.069      0.294 f
  nb/r40 (nb_comb)                        0.000      0.294 f
  U105/Y (AND2X1A12TR)                    0.054      0.348 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.348 f
  data arrival time                                  0.348

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.348
  -----------------------------------------------------------
  slack (MET)                                        0.074


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  nb/a1 (nb_comb)                         0.000      0.132 r
  nb/U10/Y (XOR2X0P7A12TR)                0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.236 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.293 f
  nb/r40 (nb_comb)                        0.000      0.293 f
  U105/Y (AND2X1A12TR)                    0.054      0.346 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.346 f
  data arrival time                                  0.346

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.346
  -----------------------------------------------------------
  slack (MET)                                        0.076


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  nb/b1 (nb_comb)                         0.000      0.132 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.059      0.191 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.235 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.292 f
  nb/r40 (nb_comb)                        0.000      0.292 f
  U105/Y (AND2X1A12TR)                    0.054      0.345 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.345 f
  data arrival time                                  0.345

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.077


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.059      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.302 f
  nb/r0 (nb_comb)                         0.000      0.302 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.345 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.345 f
  data arrival time                                  0.345

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.078


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  nb/a1 (nb_comb)                         0.000      0.127 f
  nb/U10/Y (XOR2X0P7A12TR)                0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.233 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.290 f
  nb/r40 (nb_comb)                        0.000      0.290 f
  U105/Y (AND2X1A12TR)                    0.054      0.344 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.344 f
  data arrival time                                  0.344

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.078


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.060      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.301 f
  nb/r0 (nb_comb)                         0.000      0.301 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.344 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.344 f
  data arrival time                                  0.344

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.078


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  nb/b1 (nb_comb)                         0.000      0.127 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.062      0.189 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.232 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.289 f
  nb/r40 (nb_comb)                        0.000      0.289 f
  U105/Y (AND2X1A12TR)                    0.054      0.343 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.343 f
  data arrival time                                  0.343

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.343
  -----------------------------------------------------------
  slack (MET)                                        0.079


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.051      0.169 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.217 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.299 f
  nb/r0 (nb_comb)                         0.000      0.299 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.342 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.342 f
  data arrival time                                  0.342

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.342
  -----------------------------------------------------------
  slack (MET)                                        0.080


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.051      0.170 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.216 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.083      0.299 f
  nb/r0 (nb_comb)                         0.000      0.299 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.342 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.342 f
  data arrival time                                  0.342

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.342
  -----------------------------------------------------------
  slack (MET)                                        0.081


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.052      0.165 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.209 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.281 r
  nb/r40 (nb_comb)                        0.000      0.281 r
  U105/Y (AND2X1A12TR)                    0.055      0.336 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.336 r
  data arrival time                                  0.336

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.336
  -----------------------------------------------------------
  slack (MET)                                        0.085


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.052      0.165 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.208 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.280 r
  nb/r40 (nb_comb)                        0.000      0.280 r
  U105/Y (AND2X1A12TR)                    0.055      0.335 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.335 r
  data arrival time                                  0.335

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.086


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.044      0.163 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.208 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.279 r
  nb/r40 (nb_comb)                        0.000      0.279 r
  U105/Y (AND2X1A12TR)                    0.055      0.335 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.335 r
  data arrival time                                  0.335

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.087


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.045      0.164 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.207 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.072      0.278 r
  nb/r40 (nb_comb)                        0.000      0.278 r
  U105/Y (AND2X1A12TR)                    0.055      0.334 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.334 r
  data arrival time                                  0.334

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.334
  -----------------------------------------------------------
  slack (MET)                                        0.088


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.178 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.111      0.289 f
  nb/r0 (nb_comb)                         0.000      0.289 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.332 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.332 f
  data arrival time                                  0.332

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.332
  -----------------------------------------------------------
  slack (MET)                                        0.091


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.058      0.177 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.111      0.288 f
  nb/r0 (nb_comb)                         0.000      0.288 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.331 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.331 f
  data arrival time                                  0.331

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.331
  -----------------------------------------------------------
  slack (MET)                                        0.092


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U6/Y (XOR2X0P5A12TR)                 0.059      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.291 r
  nb/r0 (nb_comb)                         0.000      0.291 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.330 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.330 r
  data arrival time                                  0.330

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.093


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U5/Y (XOR2X0P5A12TR)                 0.060      0.172 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.219 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.290 r
  nb/r0 (nb_comb)                         0.000      0.290 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.329 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.329 r
  data arrival time                                  0.329

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.093


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.178 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.106      0.284 f
  nb/r0 (nb_comb)                         0.000      0.284 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.327 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.327 f
  data arrival time                                  0.327

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.095


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U6/Y (XOR2X0P5A12TR)                 0.051      0.169 f
  nb/U3/Y (NAND2X1A12TR)                  0.048      0.217 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.288 r
  nb/r0 (nb_comb)                         0.000      0.288 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.327 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.327 r
  data arrival time                                  0.327

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.095


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.178 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.110      0.288 r
  nb/r0 (nb_comb)                         0.000      0.288 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.327 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.327 r
  data arrival time                                  0.327

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.096


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U5/Y (XOR2X0P5A12TR)                 0.051      0.170 f
  nb/U3/Y (NAND2X1A12TR)                  0.046      0.216 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.071      0.287 r
  nb/r0 (nb_comb)                         0.000      0.287 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.327 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.327 r
  data arrival time                                  0.327

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.096


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.058      0.177 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.106      0.283 f
  nb/r0 (nb_comb)                         0.000      0.283 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.326 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.326 f
  data arrival time                                  0.326

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.326
  -----------------------------------------------------------
  slack (MET)                                        0.096


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.058      0.177 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.110      0.287 r
  nb/r0 (nb_comb)                         0.000      0.287 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.326 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.326 r
  data arrival time                                  0.326

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.326
  -----------------------------------------------------------
  slack (MET)                                        0.097


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U10/Y (XOR2X0P7A12TR)                0.052      0.165 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.209 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.266 f
  nb/r40 (nb_comb)                        0.000      0.266 f
  U105/Y (AND2X1A12TR)                    0.054      0.320 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.320 f
  data arrival time                                  0.320

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.320
  -----------------------------------------------------------
  slack (MET)                                        0.102


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.171 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.106      0.277 f
  nb/r0 (nb_comb)                         0.000      0.277 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.320 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.320 f
  data arrival time                                  0.320

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.320
  -----------------------------------------------------------
  slack (MET)                                        0.102


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U9/Y (XOR2X0P7A12TR)                 0.052      0.165 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.208 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.265 f
  nb/r40 (nb_comb)                        0.000      0.265 f
  U105/Y (AND2X1A12TR)                    0.054      0.319 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.319 f
  data arrival time                                  0.319

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.319
  -----------------------------------------------------------
  slack (MET)                                        0.103


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.171 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.109      0.280 r
  nb/r0 (nb_comb)                         0.000      0.280 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.319 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.319 r
  data arrival time                                  0.319

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.319
  -----------------------------------------------------------
  slack (MET)                                        0.103


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U10/Y (XOR2X0P7A12TR)                0.044      0.163 f
  nb/U4/Y (NAND2X1A12TR)                  0.044      0.208 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.265 f
  nb/r40 (nb_comb)                        0.000      0.265 f
  U105/Y (AND2X1A12TR)                    0.054      0.318 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.318 f
  data arrival time                                  0.318

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.104


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.057      0.170 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.106      0.275 f
  nb/r0 (nb_comb)                         0.000      0.275 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.318 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.318 f
  data arrival time                                  0.318

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.104


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U9/Y (XOR2X0P7A12TR)                 0.045      0.164 f
  nb/U4/Y (NAND2X1A12TR)                  0.043      0.207 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.264 f
  nb/r40 (nb_comb)                        0.000      0.264 f
  U105/Y (AND2X1A12TR)                    0.054      0.317 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.317 f
  data arrival time                                  0.317

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.028      0.422
  data required time                                 0.422
  -----------------------------------------------------------
  data required time                                 0.422
  data arrival time                                 -0.317
  -----------------------------------------------------------
  slack (MET)                                        0.104


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.057      0.170 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.109      0.278 r
  nb/r0 (nb_comb)                         0.000      0.278 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.318 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.318 r
  data arrival time                                  0.318

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.105


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  nb/a4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.178 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.099      0.277 r
  nb/r0 (nb_comb)                         0.000      0.277 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.316 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.316 r
  data arrival time                                  0.316

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.316
  -----------------------------------------------------------
  slack (MET)                                        0.106


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  nb/b4 (nb_comb)                         0.000      0.119 r
  nb/U7/Y (NAND2X0P5MA12TR)               0.058      0.177 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.099      0.276 r
  nb/r0 (nb_comb)                         0.000      0.276 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.315 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.315 r
  data arrival time                                  0.315

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.315
  -----------------------------------------------------------
  slack (MET)                                        0.108


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.171 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.099      0.271 f
  nb/r0 (nb_comb)                         0.000      0.271 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.314 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.314 f
  data arrival time                                  0.314

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.314
  -----------------------------------------------------------
  slack (MET)                                        0.109


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.057      0.170 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.099      0.269 f
  nb/r0 (nb_comb)                         0.000      0.269 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.312 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.312 f
  data arrival time                                  0.312

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.312
  -----------------------------------------------------------
  slack (MET)                                        0.111


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  nb/a4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.059      0.171 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.258 r
  nb/r0 (nb_comb)                         0.000      0.258 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.297 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.297 r
  data arrival time                                  0.297

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.297
  -----------------------------------------------------------
  slack (MET)                                        0.125


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  nb/b4 (nb_comb)                         0.000      0.113 f
  nb/U7/Y (NAND2X0P5MA12TR)               0.057      0.170 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.087      0.256 r
  nb/r0 (nb_comb)                         0.000      0.256 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.296 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.296 r
  data arrival time                                  0.296

  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  clock uncertainty                      -0.050      0.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.450 f
  library setup time                     -0.027      0.423
  data required time                                 0.423
  -----------------------------------------------------------
  data required time                                 0.423
  data arrival time                                 -0.296
  -----------------------------------------------------------
  slack (MET)                                        0.127


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[4] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.120      0.620 r
  Z[4] (out)                              0.000      0.620 r
  data arrival time                                  0.620

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.620
  -----------------------------------------------------------
  slack (MET)                                        0.280


  Startpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_2_0/Q (DFFNQX1A12TR)              0.120      0.620 r
  Z[2] (out)                              0.000      0.620 r
  data arrival time                                  0.620

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.620
  -----------------------------------------------------------
  slack (MET)                                        0.280


  Startpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_3_0/Q (DFFNQX1A12TR)              0.119      0.619 r
  Z[3] (out)                              0.000      0.619 r
  data arrival time                                  0.619

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.619
  -----------------------------------------------------------
  slack (MET)                                        0.281


  Startpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_1_0/Q (DFFNQX1A12TR)              0.109      0.609 r
  Z[1] (out)                              0.000      0.609 r
  data arrival time                                  0.609

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.609
  -----------------------------------------------------------
  slack (MET)                                        0.291


  Startpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[0] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_0_0/Q (DFFNQX1A12TR)              0.109      0.609 r
  Z[0] (out)                              0.000      0.609 r
  data arrival time                                  0.609

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.609
  -----------------------------------------------------------
  slack (MET)                                        0.291


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[4] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.108      0.608 f
  Z[4] (out)                              0.000      0.608 f
  data arrival time                                  0.608

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.608
  -----------------------------------------------------------
  slack (MET)                                        0.292


  Startpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_2_0/Q (DFFNQX1A12TR)              0.108      0.608 f
  Z[2] (out)                              0.000      0.608 f
  data arrival time                                  0.608

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.608
  -----------------------------------------------------------
  slack (MET)                                        0.292


  Startpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_3_0/Q (DFFNQX1A12TR)              0.107      0.607 f
  Z[3] (out)                              0.000      0.607 f
  data arrival time                                  0.607

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.607
  -----------------------------------------------------------
  slack (MET)                                        0.293


  Startpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_1_0/Q (DFFNQX1A12TR)              0.099      0.599 f
  Z[1] (out)                              0.000      0.599 f
  data arrival time                                  0.599

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.599
  -----------------------------------------------------------
  slack (MET)                                        0.301


  Startpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: Z[0] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_0_0/Q (DFFNQX1A12TR)              0.099      0.599 f
  Z[0] (out)                              0.000      0.599 f
  data arrival time                                  0.599

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  output external delay                  -0.050      0.900
  data required time                                 0.900
  -----------------------------------------------------------
  data required time                                 0.900
  data arrival time                                 -0.599
  -----------------------------------------------------------
  slack (MET)                                        0.301


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U127/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U126/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U122/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U121/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U124/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U119/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U120/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U125/Y (AO22X0P5A12TR)                  0.107      0.455 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.455 f
  data arrival time                                  0.455

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.455
  -----------------------------------------------------------
  slack (MET)                                        0.453


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U127/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U126/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U122/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U121/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U124/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U119/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U120/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U125/Y (AO22X0P5A12TR)                  0.101      0.449 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.449 f
  data arrival time                                  0.449

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.449
  -----------------------------------------------------------
  slack (MET)                                        0.459


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U128/Y (AO22X0P5A12TR)                  0.109      0.457 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.457 f
  data arrival time                                  0.457

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.457
  -----------------------------------------------------------
  slack (MET)                                        0.462


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U123/Y (AO22X0P5A12TR)                  0.109      0.457 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.457 f
  data arrival time                                  0.457

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.457
  -----------------------------------------------------------
  slack (MET)                                        0.462


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U127/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U126/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U122/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U121/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U124/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U119/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U120/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U125/Y (AO22X0P5A12TR)                  0.107      0.444 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.444 f
  data arrival time                                  0.444

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.444
  -----------------------------------------------------------
  slack (MET)                                        0.464


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U128/Y (AO22X0P5A12TR)                  0.103      0.450 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.450 f
  data arrival time                                  0.450

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.450
  -----------------------------------------------------------
  slack (MET)                                        0.469


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U123/Y (AO22X0P5A12TR)                  0.103      0.450 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.450 f
  data arrival time                                  0.450

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.450
  -----------------------------------------------------------
  slack (MET)                                        0.469


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U127/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U126/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U122/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U121/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U124/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U119/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U120/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U125/Y (AO22X0P5A12TR)                  0.101      0.438 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U127/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U126/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U122/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U121/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U124/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U119/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U120/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U125/Y (AO22X0P5A12TR)                  0.090      0.438 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.438 f
  data arrival time                                  0.438

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.438
  -----------------------------------------------------------
  slack (MET)                                        0.470


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U128/Y (AO22X0P5A12TR)                  0.109      0.446 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.446 f
  data arrival time                                  0.446

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.446
  -----------------------------------------------------------
  slack (MET)                                        0.473


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U123/Y (AO22X0P5A12TR)                  0.109      0.446 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.446 f
  data arrival time                                  0.446

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.446
  -----------------------------------------------------------
  slack (MET)                                        0.473


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U128/Y (AO22X0P5A12TR)                  0.103      0.440 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.440 f
  data arrival time                                  0.440

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.440
  -----------------------------------------------------------
  slack (MET)                                        0.479


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U123/Y (AO22X0P5A12TR)                  0.103      0.440 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.440 f
  data arrival time                                  0.440

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.440
  -----------------------------------------------------------
  slack (MET)                                        0.479


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U128/Y (AO22X0P5A12TR)                  0.091      0.439 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.439 f
  data arrival time                                  0.439

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.439
  -----------------------------------------------------------
  slack (MET)                                        0.480


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U114/Y (INVX2A12TR)                     0.081      0.348 f
  U123/Y (AO22X0P5A12TR)                  0.091      0.439 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.439 f
  data arrival time                                  0.439

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.439
  -----------------------------------------------------------
  slack (MET)                                        0.480


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U127/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U126/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U122/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U121/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U124/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U119/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U120/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U125/Y (AO22X0P5A12TR)                  0.090      0.427 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.481


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U127/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U126/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U122/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U121/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U124/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U119/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U120/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U125/Y (AO22X0P5A12TR)                  0.107      0.425 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.425 f
  data arrival time                                  0.425

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.425
  -----------------------------------------------------------
  slack (MET)                                        0.483


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U127/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U126/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U122/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U121/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U124/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U119/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U120/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U125/Y (AO22X0P5A12TR)                  0.101      0.419 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.419 f
  data arrival time                                  0.419

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.419
  -----------------------------------------------------------
  slack (MET)                                        0.489


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U128/Y (AO22X0P5A12TR)                  0.091      0.428 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.428 f
  data arrival time                                  0.428

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.428
  -----------------------------------------------------------
  slack (MET)                                        0.491


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U114/Y (INVX2A12TR)                     0.081      0.337 f
  U123/Y (AO22X0P5A12TR)                  0.091      0.428 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.428 f
  data arrival time                                  0.428

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.428
  -----------------------------------------------------------
  slack (MET)                                        0.491


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U128/Y (AO22X0P5A12TR)                  0.109      0.427 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.492


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U123/Y (AO22X0P5A12TR)                  0.109      0.427 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.427 f
  data arrival time                                  0.427

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.427
  -----------------------------------------------------------
  slack (MET)                                        0.492


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U128/Y (AO22X0P5A12TR)                  0.103      0.421 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.421 f
  data arrival time                                  0.421

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.421
  -----------------------------------------------------------
  slack (MET)                                        0.498


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U123/Y (AO22X0P5A12TR)                  0.103      0.421 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.421 f
  data arrival time                                  0.421

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.421
  -----------------------------------------------------------
  slack (MET)                                        0.498


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U127/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U126/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U122/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U121/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U124/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U119/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U120/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U125/Y (AO22X0P5A12TR)                  0.090      0.408 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.408 f
  data arrival time                                  0.408

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.408
  -----------------------------------------------------------
  slack (MET)                                        0.500


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U128/Y (AO22X0P5A12TR)                  0.091      0.409 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.409 f
  data arrival time                                  0.409

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.409
  -----------------------------------------------------------
  slack (MET)                                        0.510


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U114/Y (INVX2A12TR)                     0.081      0.318 f
  U123/Y (AO22X0P5A12TR)                  0.091      0.409 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.409 f
  data arrival time                                  0.409

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.409
  -----------------------------------------------------------
  slack (MET)                                        0.510


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U127/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U126/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U122/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U121/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U124/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U119/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U120/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U125/Y (AO22X0P5A12TR)                  0.073      0.404 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.404 r
  data arrival time                                  0.404

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.404
  -----------------------------------------------------------
  slack (MET)                                        0.513


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U127/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U126/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U122/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U121/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U124/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U119/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U120/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U125/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U127/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U126/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U122/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U121/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U124/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U119/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U120/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U125/Y (AO22X0P5A12TR)                  0.070      0.401 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.401 r
  data arrival time                                  0.401

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.401
  -----------------------------------------------------------
  slack (MET)                                        0.516


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U128/Y (AO22X0P5A12TR)                  0.074      0.405 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.405 r
  data arrival time                                  0.405

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.405
  -----------------------------------------------------------
  slack (MET)                                        0.520


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U123/Y (AO22X0P5A12TR)                  0.074      0.405 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.405 r
  data arrival time                                  0.405

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.405
  -----------------------------------------------------------
  slack (MET)                                        0.520


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U127/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U126/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U122/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U121/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U124/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U119/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U120/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U125/Y (AO22X0P5A12TR)                  0.073      0.396 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.396 r
  data arrival time                                  0.396

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.396
  -----------------------------------------------------------
  slack (MET)                                        0.521


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U128/Y (AO22X0P5A12TR)                  0.071      0.402 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.402 r
  data arrival time                                  0.402

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.402
  -----------------------------------------------------------
  slack (MET)                                        0.523


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U123/Y (AO22X0P5A12TR)                  0.071      0.402 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.402 r
  data arrival time                                  0.402

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.402
  -----------------------------------------------------------
  slack (MET)                                        0.523


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U128/Y (AO22X0P5A12TR)                  0.071      0.402 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.402 r
  data arrival time                                  0.402

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.402
  -----------------------------------------------------------
  slack (MET)                                        0.523


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U114/Y (INVX2A12TR)                     0.096      0.331 r
  U123/Y (AO22X0P5A12TR)                  0.071      0.402 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.402 r
  data arrival time                                  0.402

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.402
  -----------------------------------------------------------
  slack (MET)                                        0.523


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U127/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U126/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U122/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U121/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U124/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U119/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U120/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U125/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U127/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U126/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U122/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U121/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U124/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U119/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U120/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U125/Y (AO22X0P5A12TR)                  0.070      0.393 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.393 r
  data arrival time                                  0.393

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.393
  -----------------------------------------------------------
  slack (MET)                                        0.524


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U128/Y (AO22X0P5A12TR)                  0.074      0.397 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.397 r
  data arrival time                                  0.397

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.397
  -----------------------------------------------------------
  slack (MET)                                        0.528


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U123/Y (AO22X0P5A12TR)                  0.074      0.397 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.397 r
  data arrival time                                  0.397

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.397
  -----------------------------------------------------------
  slack (MET)                                        0.528


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U128/Y (AO22X0P5A12TR)                  0.071      0.394 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.394 r
  data arrival time                                  0.394

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.394
  -----------------------------------------------------------
  slack (MET)                                        0.531


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U123/Y (AO22X0P5A12TR)                  0.071      0.394 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.394 r
  data arrival time                                  0.394

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.394
  -----------------------------------------------------------
  slack (MET)                                        0.531


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U128/Y (AO22X0P5A12TR)                  0.071      0.394 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.394 r
  data arrival time                                  0.394

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.394
  -----------------------------------------------------------
  slack (MET)                                        0.531


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U114/Y (INVX2A12TR)                     0.096      0.323 r
  U123/Y (AO22X0P5A12TR)                  0.071      0.394 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.394 r
  data arrival time                                  0.394

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.394
  -----------------------------------------------------------
  slack (MET)                                        0.531


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U127/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U126/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U122/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U121/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U124/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U119/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U120/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U125/Y (AO22X0P5A12TR)                  0.073      0.377 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.377 r
  data arrival time                                  0.377

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.377
  -----------------------------------------------------------
  slack (MET)                                        0.540


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U127/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U126/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U122/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U121/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U124/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U119/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U120/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U125/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U127/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U126/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U122/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U121/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U124/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U119/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U120/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U125/Y (AO22X0P5A12TR)                  0.070      0.374 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.374 r
  data arrival time                                  0.374

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.374
  -----------------------------------------------------------
  slack (MET)                                        0.543


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U128/Y (AO22X0P5A12TR)                  0.074      0.378 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.378 r
  data arrival time                                  0.378

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.546


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U123/Y (AO22X0P5A12TR)                  0.074      0.378 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.378 r
  data arrival time                                  0.378

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.378
  -----------------------------------------------------------
  slack (MET)                                        0.546


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U128/Y (AO22X0P5A12TR)                  0.071      0.375 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.375 r
  data arrival time                                  0.375

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.375
  -----------------------------------------------------------
  slack (MET)                                        0.549


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U123/Y (AO22X0P5A12TR)                  0.071      0.375 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.375 r
  data arrival time                                  0.375

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.375
  -----------------------------------------------------------
  slack (MET)                                        0.549


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U128/Y (AO22X0P5A12TR)                  0.071      0.375 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.375 r
  data arrival time                                  0.375

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.375
  -----------------------------------------------------------
  slack (MET)                                        0.549


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U114/Y (INVX2A12TR)                     0.096      0.304 r
  U123/Y (AO22X0P5A12TR)                  0.071      0.375 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.375 r
  data arrival time                                  0.375

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.375
  -----------------------------------------------------------
  slack (MET)                                        0.549


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U127/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U126/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U122/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U121/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U124/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U119/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U120/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U125/Y (AO22X0P5A12TR)                  0.117      0.352 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.352 f
  data arrival time                                  0.352

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.352
  -----------------------------------------------------------
  slack (MET)                                        0.556


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U127/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U126/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U122/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U121/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U124/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U119/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U120/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U125/Y (AO22X0P5A12TR)                  0.110      0.345 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.563


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U127/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U126/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U122/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U121/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U124/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U119/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U120/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U125/Y (AO22X0P5A12TR)                  0.117      0.344 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.344 f
  data arrival time                                  0.344

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.344
  -----------------------------------------------------------
  slack (MET)                                        0.564


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U128/Y (AO22X0P5A12TR)                  0.118      0.353 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.353 f
  data arrival time                                  0.353

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.353
  -----------------------------------------------------------
  slack (MET)                                        0.566


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U123/Y (AO22X0P5A12TR)                  0.118      0.353 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.353 f
  data arrival time                                  0.353

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.353
  -----------------------------------------------------------
  slack (MET)                                        0.566


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U127/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U126/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U122/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U121/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U124/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U119/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U120/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U125/Y (AO22X0P5A12TR)                  0.110      0.337 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.337 f
  data arrival time                                  0.337

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.337
  -----------------------------------------------------------
  slack (MET)                                        0.571


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U128/Y (AO22X0P5A12TR)                  0.112      0.346 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.346 f
  data arrival time                                  0.346

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.346
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U123/Y (AO22X0P5A12TR)                  0.112      0.346 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.346 f
  data arrival time                                  0.346

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.346
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U127/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U126/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U122/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U121/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U124/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U119/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U120/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U125/Y (AO22X0P5A12TR)                  0.100      0.335 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.335 f
  data arrival time                                  0.335

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.335
  -----------------------------------------------------------
  slack (MET)                                        0.573


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U128/Y (AO22X0P5A12TR)                  0.118      0.345 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.574


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U123/Y (AO22X0P5A12TR)                  0.118      0.345 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.345 f
  data arrival time                                  0.345

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.345
  -----------------------------------------------------------
  slack (MET)                                        0.574


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U127/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U126/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U122/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U121/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U124/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U119/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U120/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U125/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.576


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U127/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U126/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U122/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U121/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U124/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U119/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U120/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U125/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.577


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U127/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U126/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U122/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U121/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U124/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U119/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U120/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U125/Y (AO22X0P5A12TR)                  0.072      0.339 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.339 r
  data arrival time                                  0.339

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.339
  -----------------------------------------------------------
  slack (MET)                                        0.578


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U128/Y (AO22X0P5A12TR)                  0.112      0.338 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.338 f
  data arrival time                                  0.338

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.338
  -----------------------------------------------------------
  slack (MET)                                        0.581


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U123/Y (AO22X0P5A12TR)                  0.112      0.338 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.338 f
  data arrival time                                  0.338

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.338
  -----------------------------------------------------------
  slack (MET)                                        0.581


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U127/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U126/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U122/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U121/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U124/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U119/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U120/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U125/Y (AO22X0P5A12TR)                  0.100      0.327 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U128/Y (AO22X0P5A12TR)                  0.075      0.342 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.342 r
  data arrival time                                  0.342

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.342
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U123/Y (AO22X0P5A12TR)                  0.075      0.342 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.342 r
  data arrival time                                  0.342

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.342
  -----------------------------------------------------------
  slack (MET)                                        0.582


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U128/Y (AO22X0P5A12TR)                  0.101      0.336 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.336 f
  data arrival time                                  0.336

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.336
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.120      0.120 r
  U104/Y (NOR3X1A12TR)                    0.035      0.155 f
  U116/Y (BUFX2BA12TR)                    0.080      0.235 f
  U123/Y (AO22X0P5A12TR)                  0.101      0.336 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.336 f
  data arrival time                                  0.336

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.336
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U127/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U126/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U122/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U121/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U124/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U119/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U120/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U125/Y (AO22X0P5A12TR)                  0.117      0.325 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.325 f
  data arrival time                                  0.325

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.325
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U128/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U123/Y (AO22X0P5A12TR)                  0.074      0.341 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.341 r
  data arrival time                                  0.341

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.341
  -----------------------------------------------------------
  slack (MET)                                        0.583


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U128/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.585


  Startpoint: clock_r_REG3_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG3_S1/Q (DFFQX0P5A12TR)       0.118      0.118 f
  U104/Y (NOR3X1A12TR)                    0.061      0.179 r
  U116/Y (BUFX2BA12TR)                    0.088      0.267 r
  U123/Y (AO22X0P5A12TR)                  0.073      0.340 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.340 r
  data arrival time                                  0.340

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.340
  -----------------------------------------------------------
  slack (MET)                                        0.585


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U127/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U126/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U122/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U121/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U124/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U119/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U120/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U125/Y (AO22X0P5A12TR)                  0.074      0.330 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.330 r
  data arrival time                                  0.330

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.330
  -----------------------------------------------------------
  slack (MET)                                        0.587


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U127/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U126/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U122/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U121/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U124/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U119/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U120/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U125/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.588


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U127/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U126/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U122/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U121/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U124/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U119/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U120/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U125/Y (AO22X0P5A12TR)                  0.072      0.328 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.328 r
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.589


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U127/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U126/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U122/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U121/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U124/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U119/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U120/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U125/Y (AO22X0P5A12TR)                  0.110      0.318 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.318 f
  data arrival time                                  0.318

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.318
  -----------------------------------------------------------
  slack (MET)                                        0.590


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U128/Y (AO22X0P5A12TR)                  0.101      0.328 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.328 f
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.591


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.113      0.113 r
  U104/Y (NOR3X1A12TR)                    0.034      0.147 f
  U116/Y (BUFX2BA12TR)                    0.080      0.227 f
  U123/Y (AO22X0P5A12TR)                  0.101      0.328 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.328 f
  data arrival time                                  0.328

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.328
  -----------------------------------------------------------
  slack (MET)                                        0.591


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U128/Y (AO22X0P5A12TR)                  0.118      0.327 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.592


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U123/Y (AO22X0P5A12TR)                  0.118      0.327 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.327 f
  data arrival time                                  0.327

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.327
  -----------------------------------------------------------
  slack (MET)                                        0.592


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U128/Y (AO22X0P5A12TR)                  0.075      0.332 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.332 r
  data arrival time                                  0.332

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.332
  -----------------------------------------------------------
  slack (MET)                                        0.593


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U123/Y (AO22X0P5A12TR)                  0.075      0.332 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.332 r
  data arrival time                                  0.332

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.332
  -----------------------------------------------------------
  slack (MET)                                        0.593


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U128/Y (AO22X0P5A12TR)                  0.074      0.331 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.331 r
  data arrival time                                  0.331

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.331
  -----------------------------------------------------------
  slack (MET)                                        0.594


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U123/Y (AO22X0P5A12TR)                  0.074      0.331 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.331 r
  data arrival time                                  0.331

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.331
  -----------------------------------------------------------
  slack (MET)                                        0.594


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U128/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.596


  Startpoint: clock_r_REG2_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG2_S1/Q (DFFQX1A12TR)         0.108      0.108 f
  U104/Y (NOR3X1A12TR)                    0.060      0.168 r
  U116/Y (BUFX2BA12TR)                    0.088      0.256 r
  U123/Y (AO22X0P5A12TR)                  0.073      0.329 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.329 r
  data arrival time                                  0.329

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.329
  -----------------------------------------------------------
  slack (MET)                                        0.596


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U128/Y (AO22X0P5A12TR)                  0.112      0.320 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.320 f
  data arrival time                                  0.320

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.320
  -----------------------------------------------------------
  slack (MET)                                        0.599


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U123/Y (AO22X0P5A12TR)                  0.112      0.320 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.320 f
  data arrival time                                  0.320

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.320
  -----------------------------------------------------------
  slack (MET)                                        0.599


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U127/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U126/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U122/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U121/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U124/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U119/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U120/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U125/Y (AO22X0P5A12TR)                  0.100      0.308 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.308 f
  data arrival time                                  0.308

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.308
  -----------------------------------------------------------
  slack (MET)                                        0.600


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U127/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U126/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U122/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U121/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U124/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U119/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U120/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U125/Y (AO22X0P5A12TR)                  0.074      0.311 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.311 r
  data arrival time                                  0.311

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.311
  -----------------------------------------------------------
  slack (MET)                                        0.606


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U127/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U126/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U122/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U121/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U124/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U119/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U120/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U125/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.607


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U127/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U126/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U122/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U121/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U124/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U119/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U120/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U125/Y (AO22X0P5A12TR)                  0.072      0.309 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.309 r
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.608


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U128/Y (AO22X0P5A12TR)                  0.101      0.309 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.309 f
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.610


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.101      0.101 r
  U104/Y (NOR3X1A12TR)                    0.027      0.128 f
  U116/Y (BUFX2BA12TR)                    0.080      0.208 f
  U123/Y (AO22X0P5A12TR)                  0.101      0.309 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.309 f
  data arrival time                                  0.309

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.309
  -----------------------------------------------------------
  slack (MET)                                        0.610


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U128/Y (AO22X0P5A12TR)                  0.075      0.313 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.313 r
  data arrival time                                  0.313

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.313
  -----------------------------------------------------------
  slack (MET)                                        0.612


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U123/Y (AO22X0P5A12TR)                  0.075      0.313 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.313 r
  data arrival time                                  0.313

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.313
  -----------------------------------------------------------
  slack (MET)                                        0.612


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U128/Y (AO22X0P5A12TR)                  0.074      0.312 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.312 r
  data arrival time                                  0.312

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.312
  -----------------------------------------------------------
  slack (MET)                                        0.613


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U123/Y (AO22X0P5A12TR)                  0.074      0.312 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.312 r
  data arrival time                                  0.312

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.312
  -----------------------------------------------------------
  slack (MET)                                        0.613


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U128/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.615


  Startpoint: clock_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG0_S1/Q (DFFQX1A12TR)         0.099      0.099 f
  U104/Y (NOR3X1A12TR)                    0.050      0.149 r
  U116/Y (BUFX2BA12TR)                    0.088      0.237 r
  U123/Y (AO22X0P5A12TR)                  0.073      0.310 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.310 r
  data arrival time                                  0.310

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.310
  -----------------------------------------------------------
  slack (MET)                                        0.615


  Startpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_3_0/Q (DFFNQX1A12TR)              0.119      0.619 r
  nb/R3 (nb_comb)                         0.000      0.619 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.064      0.684 r
  nb/r40 (nb_comb)                        0.000      0.684 r
  U105/Y (AND2X1A12TR)                    0.055      0.739 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.739 r
  data arrival time                                  0.739

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.028      1.422
  data required time                                 1.422
  -----------------------------------------------------------
  data required time                                 1.422
  data arrival time                                 -0.739
  -----------------------------------------------------------
  slack (MET)                                        0.682


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  U126/Y (AO22X0P5A12TR)                  0.095      0.221 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.221 f
  data arrival time                                  0.221

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.221
  -----------------------------------------------------------
  slack (MET)                                        0.687


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  U121/Y (AO22X0P5A12TR)                  0.095      0.221 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.221 f
  data arrival time                                  0.221

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.221
  -----------------------------------------------------------
  slack (MET)                                        0.687


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  U120/Y (AO22X0P5A12TR)                  0.094      0.220 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.220 f
  data arrival time                                  0.220

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.220
  -----------------------------------------------------------
  slack (MET)                                        0.688


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  U125/Y (AO22X0P5A12TR)                  0.094      0.220 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.220 f
  data arrival time                                  0.220

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.220
  -----------------------------------------------------------
  slack (MET)                                        0.688


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.120      0.620 r
  nb/R4 (nb_comb)                         0.000      0.620 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.070      0.690 f
  nb/r0 (nb_comb)                         0.000      0.690 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.733 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.733 f
  data arrival time                                  0.733

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.733
  -----------------------------------------------------------
  slack (MET)                                        0.689


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.120      0.620 r
  nb/R4 (nb_comb)                         0.000      0.620 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.070      0.690 f
  nb/r0 (nb_comb)                         0.000      0.690 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.733 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.733 f
  data arrival time                                  0.733

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.733
  -----------------------------------------------------------
  slack (MET)                                        0.689


  Startpoint: clock_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clk_gate_a_reg/latch
            (gating element for clock clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)                     0.000      0.000 r
  clock_r_REG1_S1/Q (DFFQX0P5A12TR)                      0.163      0.163 r
  clk_gate_a_reg/EN (SNPS_CLOCK_GATE_HIGH_nb_mult)       0.000      0.163 r
  clk_gate_a_reg/latch/E (PREICGX0P5BA12TR)              0.000      0.163 r
  data arrival time                                                 0.163

  clock clock (rise edge)                                1.000      1.000
  clock network delay (ideal)                            0.000      1.000
  clock uncertainty                                     -0.050      0.950
  clk_gate_a_reg/latch/CK (PREICGX0P5BA12TR)             0.000      0.950 r
  clock gating setup time                               -0.096      0.854
  data required time                                                0.854
  --------------------------------------------------------------------------
  data required time                                                0.854
  data arrival time                                                -0.163
  --------------------------------------------------------------------------
  slack (MET)                                                       0.691


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  U126/Y (AO22X0P5A12TR)                  0.088      0.215 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.215 f
  data arrival time                                  0.215

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.215
  -----------------------------------------------------------
  slack (MET)                                        0.693


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  U121/Y (AO22X0P5A12TR)                  0.088      0.215 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.215 f
  data arrival time                                  0.215

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.215
  -----------------------------------------------------------
  slack (MET)                                        0.693


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  U120/Y (AO22X0P5A12TR)                  0.088      0.214 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.214 f
  data arrival time                                  0.214

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.214
  -----------------------------------------------------------
  slack (MET)                                        0.694


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  U125/Y (AO22X0P5A12TR)                  0.088      0.214 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.214 f
  data arrival time                                  0.214

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.214
  -----------------------------------------------------------
  slack (MET)                                        0.694


  Startpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_3_0/Q (DFFNQX1A12TR)              0.107      0.607 f
  nb/R3 (nb_comb)                         0.000      0.607 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.064      0.671 r
  nb/r40 (nb_comb)                        0.000      0.671 r
  U105/Y (AND2X1A12TR)                    0.055      0.726 r
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.726 r
  data arrival time                                  0.726

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.028      1.422
  data required time                                 1.422
  -----------------------------------------------------------
  data required time                                 1.422
  data arrival time                                 -0.726
  -----------------------------------------------------------
  slack (MET)                                        0.696


  Startpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_3_0/Q (DFFNQX1A12TR)              0.119      0.619 r
  nb/R3 (nb_comb)                         0.000      0.619 r
  nb/U8/Y (XNOR2X0P7A12TR)                0.052      0.672 f
  nb/r40 (nb_comb)                        0.000      0.672 f
  U105/Y (AND2X1A12TR)                    0.054      0.726 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.726 f
  data arrival time                                  0.726

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.028      1.422
  data required time                                 1.422
  -----------------------------------------------------------
  data required time                                 1.422
  data arrival time                                 -0.726
  -----------------------------------------------------------
  slack (MET)                                        0.696


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG1_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  en (in)                                 0.000      0.100 r
  U10/Y (AND2X3A12TR)                     0.030      0.130 r
  U115/Y (NAND2X1A12TR)                   0.065      0.195 f
  clock_r_REG1_S1/D (DFFQX0P5A12TR)       0.000      0.195 f
  data arrival time                                  0.195

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.054      0.896
  data required time                                 0.896
  -----------------------------------------------------------
  data required time                                 0.896
  data arrival time                                 -0.195
  -----------------------------------------------------------
  slack (MET)                                        0.700


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  U119/Y (AO22X0P5A12TR)                  0.094      0.207 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.207 f
  data arrival time                                  0.207

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.207
  -----------------------------------------------------------
  slack (MET)                                        0.701


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG1_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  en (in)                                 0.000      0.100 r
  U9/Y (AND2X3A12TR)                      0.031      0.131 r
  U115/Y (NAND2X1A12TR)                   0.063      0.194 f
  clock_r_REG1_S1/D (DFFQX0P5A12TR)       0.000      0.194 f
  data arrival time                                  0.194

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.054      0.896
  data required time                                 0.896
  -----------------------------------------------------------
  data required time                                 0.896
  data arrival time                                 -0.194
  -----------------------------------------------------------
  slack (MET)                                        0.702


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  U124/Y (AO22X0P5A12TR)                  0.094      0.207 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.207 f
  data arrival time                                  0.207

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.207
  -----------------------------------------------------------
  slack (MET)                                        0.702


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.127      0.127 f
  U126/Y (AO22X0P5A12TR)                  0.079      0.205 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.205 f
  data arrival time                                  0.205

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.205
  -----------------------------------------------------------
  slack (MET)                                        0.703


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.127      0.127 f
  U121/Y (AO22X0P5A12TR)                  0.079      0.205 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.205 f
  data arrival time                                  0.205

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.205
  -----------------------------------------------------------
  slack (MET)                                        0.703


  Startpoint: z_reg_3_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_3_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_3_0/Q (DFFNQX1A12TR)              0.107      0.607 f
  nb/R3 (nb_comb)                         0.000      0.607 f
  nb/U8/Y (XNOR2X0P7A12TR)                0.057      0.664 f
  nb/r40 (nb_comb)                        0.000      0.664 f
  U105/Y (AND2X1A12TR)                    0.054      0.718 f
  z_reg_4_0/D (DFFNQX1A12TR)              0.000      0.718 f
  data arrival time                                  0.718

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.028      1.422
  data required time                                 1.422
  -----------------------------------------------------------
  data required time                                 1.422
  data arrival time                                 -0.718
  -----------------------------------------------------------
  slack (MET)                                        0.704


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  U120/Y (AO22X0P5A12TR)                  0.078      0.204 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.204 f
  data arrival time                                  0.204

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.204
  -----------------------------------------------------------
  slack (MET)                                        0.704


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.126      0.126 f
  U125/Y (AO22X0P5A12TR)                  0.078      0.204 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.204 f
  data arrival time                                  0.204

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.204
  -----------------------------------------------------------
  slack (MET)                                        0.704


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  U119/Y (AO22X0P5A12TR)                  0.088      0.200 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.200 f
  data arrival time                                  0.200

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.200
  -----------------------------------------------------------
  slack (MET)                                        0.708


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  U124/Y (AO22X0P5A12TR)                  0.087      0.200 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.200 f
  data arrival time                                  0.200

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.200
  -----------------------------------------------------------
  slack (MET)                                        0.708


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.120      0.620 r
  nb/R4 (nb_comb)                         0.000      0.620 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.054      0.674 r
  nb/r0 (nb_comb)                         0.000      0.674 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.714 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.714 r
  data arrival time                                  0.714

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.714
  -----------------------------------------------------------
  slack (MET)                                        0.709


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.120      0.620 r
  nb/R4 (nb_comb)                         0.000      0.620 r
  nb/U2/Y (XOR3X1P4A12TR)                 0.054      0.674 r
  nb/r0 (nb_comb)                         0.000      0.674 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.713 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.713 r
  data arrival time                                  0.713

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.713
  -----------------------------------------------------------
  slack (MET)                                        0.709


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.108      0.608 f
  nb/R4 (nb_comb)                         0.000      0.608 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.064      0.672 r
  nb/r0 (nb_comb)                         0.000      0.672 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.711 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.711 r
  data arrival time                                  0.711

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.711
  -----------------------------------------------------------
  slack (MET)                                        0.711


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.108      0.608 f
  nb/R4 (nb_comb)                         0.000      0.608 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.064      0.672 r
  nb/r0 (nb_comb)                         0.000      0.672 r
  U107/Y (AND2X1P4A12TR)                  0.039      0.711 r
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.711 r
  data arrival time                                  0.711

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.711
  -----------------------------------------------------------
  slack (MET)                                        0.711


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.108      0.608 f
  nb/R4 (nb_comb)                         0.000      0.608 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.060      0.668 f
  nb/r0 (nb_comb)                         0.000      0.668 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.711 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.711 f
  data arrival time                                  0.711

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.711
  -----------------------------------------------------------
  slack (MET)                                        0.712


  Startpoint: z_reg_4_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_4_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_4_0/Q (DFFNQX1A12TR)              0.108      0.608 f
  nb/R4 (nb_comb)                         0.000      0.608 f
  nb/U2/Y (XOR3X1P4A12TR)                 0.060      0.668 f
  nb/r0 (nb_comb)                         0.000      0.668 f
  U107/Y (AND2X1P4A12TR)                  0.043      0.711 f
  z_reg_0_0/D (DFFNQX1A12TR)              0.000      0.711 f
  data arrival time                                  0.711

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.027      1.423
  data required time                                 1.423
  -----------------------------------------------------------
  data required time                                 1.423
  data arrival time                                 -0.711
  -----------------------------------------------------------
  slack (MET)                                        0.712


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  U126/Y (AO22X0P5A12TR)                  0.068      0.200 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.200 r
  data arrival time                                  0.200

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.200
  -----------------------------------------------------------
  slack (MET)                                        0.717


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  U121/Y (AO22X0P5A12TR)                  0.068      0.200 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.200 r
  data arrival time                                  0.200

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.200
  -----------------------------------------------------------
  slack (MET)                                        0.717


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.113      0.113 f
  U119/Y (AO22X0P5A12TR)                  0.078      0.191 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.191 f
  data arrival time                                  0.191

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.191
  -----------------------------------------------------------
  slack (MET)                                        0.718


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.113      0.113 f
  U124/Y (AO22X0P5A12TR)                  0.078      0.190 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.190 f
  data arrival time                                  0.190

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.190
  -----------------------------------------------------------
  slack (MET)                                        0.718


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  U120/Y (AO22X0P5A12TR)                  0.067      0.198 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.198 r
  data arrival time                                  0.198

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.198
  -----------------------------------------------------------
  slack (MET)                                        0.719


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  U125/Y (AO22X0P5A12TR)                  0.067      0.198 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.198 r
  data arrival time                                  0.198

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.198
  -----------------------------------------------------------
  slack (MET)                                        0.719


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  U126/Y (AO22X0P5A12TR)                  0.064      0.197 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.197 r
  data arrival time                                  0.197

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.197
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  U121/Y (AO22X0P5A12TR)                  0.064      0.197 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.197 r
  data arrival time                                  0.197

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.197
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: A[3] (input port clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[3] (in)                               0.000      0.100 f
  U127/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: A[2] (input port clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[2] (in)                               0.000      0.100 f
  U126/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: B[3] (input port clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[3] (in)                               0.000      0.100 f
  U122/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: B[2] (input port clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[2] (in)                               0.000      0.100 f
  U121/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: A[0] (input port clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[0] (in)                               0.000      0.100 f
  U124/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: B[0] (input port clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[0] (in)                               0.000      0.100 f
  U119/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: B[1] (input port clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[1] (in)                               0.000      0.100 f
  U120/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: A[1] (input port clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[1] (in)                               0.000      0.100 f
  U125/Y (AO22X0P5A12TR)                  0.088      0.188 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.188 f
  data arrival time                                  0.188

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.188
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: clock_r_REG10_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG10_S2/Q (DFFQX0P5A12TR)      0.132      0.132 r
  U126/Y (AO22X0P5A12TR)                  0.064      0.197 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.197 r
  data arrival time                                  0.197

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.197
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: clock_r_REG5_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG5_S2/Q (DFFQX0P5A12TR)       0.132      0.132 r
  U121/Y (AO22X0P5A12TR)                  0.064      0.197 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.197 r
  data arrival time                                  0.197

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.197
  -----------------------------------------------------------
  slack (MET)                                        0.720


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  U120/Y (AO22X0P5A12TR)                  0.064      0.195 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.195 r
  data arrival time                                  0.195

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.195
  -----------------------------------------------------------
  slack (MET)                                        0.722


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  U125/Y (AO22X0P5A12TR)                  0.064      0.195 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.195 r
  data arrival time                                  0.195

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.195
  -----------------------------------------------------------
  slack (MET)                                        0.722


  Startpoint: clock_r_REG4_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG4_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  U120/Y (AO22X0P5A12TR)                  0.064      0.195 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.195 r
  data arrival time                                  0.195

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.195
  -----------------------------------------------------------
  slack (MET)                                        0.722


  Startpoint: clock_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG9_S2/Q (DFFQX0P5A12TR)       0.131      0.131 r
  U125/Y (AO22X0P5A12TR)                  0.064      0.195 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.195 r
  data arrival time                                  0.195

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.195
  -----------------------------------------------------------
  slack (MET)                                        0.722


  Startpoint: clock_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG11_S2/Q (DFFQX0P5A12TR)      0.101      0.101 f
  U127/Y (AO22X0P5A12TR)                  0.083      0.184 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.184 f
  data arrival time                                  0.184

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.184
  -----------------------------------------------------------
  slack (MET)                                        0.724


  Startpoint: clock_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG6_S2/Q (DFFQX0P5A12TR)       0.101      0.101 f
  U122/Y (AO22X0P5A12TR)                  0.083      0.184 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.184 f
  data arrival time                                  0.184

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.184
  -----------------------------------------------------------
  slack (MET)                                        0.724


  Startpoint: A[3] (input port clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[3] (in)                               0.000      0.100 f
  U127/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: A[2] (input port clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[2] (in)                               0.000      0.100 f
  U126/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: B[3] (input port clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[3] (in)                               0.000      0.100 f
  U122/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: B[2] (input port clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[2] (in)                               0.000      0.100 f
  U121/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: A[0] (input port clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[0] (in)                               0.000      0.100 f
  U124/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: B[0] (input port clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[0] (in)                               0.000      0.100 f
  U119/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: B[1] (input port clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[1] (in)                               0.000      0.100 f
  U120/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: A[1] (input port clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[1] (in)                               0.000      0.100 f
  U125/Y (AO22X0P5A12TR)                  0.081      0.181 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.181 f
  data arrival time                                  0.181

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.181
  -----------------------------------------------------------
  slack (MET)                                        0.727


  Startpoint: A[4] (input port clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[4] (in)                               0.000      0.100 f
  U128/Y (AO22X0P5A12TR)                  0.089      0.189 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.189 f
  data arrival time                                  0.189

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.189
  -----------------------------------------------------------
  slack (MET)                                        0.729


  Startpoint: B[4] (input port clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[4] (in)                               0.000      0.100 f
  U123/Y (AO22X0P5A12TR)                  0.089      0.189 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.189 f
  data arrival time                                  0.189

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.189
  -----------------------------------------------------------
  slack (MET)                                        0.729


  Startpoint: clock_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG11_S2/Q (DFFQX0P5A12TR)      0.101      0.101 f
  U127/Y (AO22X0P5A12TR)                  0.077      0.178 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.178 f
  data arrival time                                  0.178

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.178
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: clock_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG6_S2/Q (DFFQX0P5A12TR)       0.101      0.101 f
  U122/Y (AO22X0P5A12TR)                  0.077      0.178 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.178 f
  data arrival time                                  0.178

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.178
  -----------------------------------------------------------
  slack (MET)                                        0.730


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG1_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  en (in)                                 0.000      0.100 f
  U10/Y (AND2X3A12TR)                     0.031      0.131 f
  U115/Y (NAND2X1A12TR)                   0.049      0.180 r
  clock_r_REG1_S1/D (DFFQX0P5A12TR)       0.000      0.180 r
  data arrival time                                  0.180

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.039      0.911
  data required time                                 0.911
  -----------------------------------------------------------
  data required time                                 0.911
  data arrival time                                 -0.180
  -----------------------------------------------------------
  slack (MET)                                        0.731


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  U119/Y (AO22X0P5A12TR)                  0.066      0.185 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.185 r
  data arrival time                                  0.185

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.185
  -----------------------------------------------------------
  slack (MET)                                        0.732


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  U124/Y (AO22X0P5A12TR)                  0.066      0.185 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.185 r
  data arrival time                                  0.185

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.185
  -----------------------------------------------------------
  slack (MET)                                        0.732


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG1_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  en (in)                                 0.000      0.100 f
  U9/Y (AND2X3A12TR)                      0.031      0.131 f
  U115/Y (NAND2X1A12TR)                   0.048      0.179 r
  clock_r_REG1_S1/D (DFFQX0P5A12TR)       0.000      0.179 r
  data arrival time                                  0.179

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.039      0.911
  data required time                                 0.911
  -----------------------------------------------------------
  data required time                                 0.911
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.732


  Startpoint: clock_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG12_S2/Q (DFFQX0P5A12TR)      0.101      0.101 f
  U128/Y (AO22X0P5A12TR)                  0.085      0.186 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.186 f
  data arrival time                                  0.186

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.186
  -----------------------------------------------------------
  slack (MET)                                        0.733


  Startpoint: clock_r_REG7_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG7_S2/Q (DFFQX0P5A12TR)       0.101      0.101 f
  U123/Y (AO22X0P5A12TR)                  0.085      0.186 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.186 f
  data arrival time                                  0.186

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.186
  -----------------------------------------------------------
  slack (MET)                                        0.733


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  U119/Y (AO22X0P5A12TR)                  0.063      0.182 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.182 r
  data arrival time                                  0.182

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.182
  -----------------------------------------------------------
  slack (MET)                                        0.735


  Startpoint: clock_r_REG8_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.000 r
  clock_r_REG8_S2/Q (DFFQX1A12TR)         0.119      0.119 r
  U119/Y (AO22X0P5A12TR)                  0.063      0.182 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.182 r
  data arrival time                                  0.182

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.182
  -----------------------------------------------------------
  slack (MET)                                        0.735


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  U124/Y (AO22X0P5A12TR)                  0.063      0.182 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.182 r
  data arrival time                                  0.182

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.182
  -----------------------------------------------------------
  slack (MET)                                        0.735


  Startpoint: clock_r_REG13_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.000 r
  clock_r_REG13_S2/Q (DFFQX1A12TR)        0.119      0.119 r
  U124/Y (AO22X0P5A12TR)                  0.063      0.182 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.182 r
  data arrival time                                  0.182

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.182
  -----------------------------------------------------------
  slack (MET)                                        0.735


  Startpoint: A[4] (input port clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[4] (in)                               0.000      0.100 f
  U128/Y (AO22X0P5A12TR)                  0.082      0.182 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.182 f
  data arrival time                                  0.182

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.182
  -----------------------------------------------------------
  slack (MET)                                        0.736


  Startpoint: B[4] (input port clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[4] (in)                               0.000      0.100 f
  U123/Y (AO22X0P5A12TR)                  0.082      0.182 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.182 f
  data arrival time                                  0.182

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.182
  -----------------------------------------------------------
  slack (MET)                                        0.736


  Startpoint: A[3] (input port clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[3] (in)                               0.000      0.100 f
  U127/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: A[2] (input port clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[2] (in)                               0.000      0.100 f
  U126/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: B[3] (input port clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[3] (in)                               0.000      0.100 f
  U122/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: B[2] (input port clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[2] (in)                               0.000      0.100 f
  U121/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: A[0] (input port clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[0] (in)                               0.000      0.100 f
  U124/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: B[0] (input port clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[0] (in)                               0.000      0.100 f
  U119/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: B[1] (input port clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[1] (in)                               0.000      0.100 f
  U120/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: A[1] (input port clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[1] (in)                               0.000      0.100 f
  U125/Y (AO22X0P5A12TR)                  0.071      0.171 f
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.171 f
  data arrival time                                  0.171

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.171
  -----------------------------------------------------------
  slack (MET)                                        0.737


  Startpoint: clock_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clk_gate_a_reg/latch
            (gating element for clock clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock_r_REG1_S1/CK (DFFQX0P5A12TR)                     0.000      0.000 r
  clock_r_REG1_S1/Q (DFFQX0P5A12TR)                      0.150      0.150 f
  clk_gate_a_reg/EN (SNPS_CLOCK_GATE_HIGH_nb_mult)       0.000      0.150 f
  clk_gate_a_reg/latch/E (PREICGX0P5BA12TR)              0.000      0.150 f
  data arrival time                                                 0.150

  clock clock (rise edge)                                1.000      1.000
  clock network delay (ideal)                            0.000      1.000
  clock uncertainty                                     -0.050      0.950
  clk_gate_a_reg/latch/CK (PREICGX0P5BA12TR)             0.000      0.950 r
  clock gating setup time                               -0.061      0.889
  data required time                                                0.889
  --------------------------------------------------------------------------
  data required time                                                0.889
  data arrival time                                                -0.150
  --------------------------------------------------------------------------
  slack (MET)                                                       0.739


  Startpoint: clock_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG12_S2/Q (DFFQX0P5A12TR)      0.101      0.101 f
  U128/Y (AO22X0P5A12TR)                  0.078      0.179 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.179 f
  data arrival time                                  0.179

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.740


  Startpoint: clock_r_REG7_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG7_S2/Q (DFFQX0P5A12TR)       0.101      0.101 f
  U123/Y (AO22X0P5A12TR)                  0.078      0.179 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.179 f
  data arrival time                                  0.179

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.740


  Startpoint: clock_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG11_S2/Q (DFFQX0P5A12TR)      0.101      0.101 f
  U127/Y (AO22X0P5A12TR)                  0.066      0.167 f
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.167 f
  data arrival time                                  0.167

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.167
  -----------------------------------------------------------
  slack (MET)                                        0.741


  Startpoint: clock_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG6_S2/Q (DFFQX0P5A12TR)       0.101      0.101 f
  U122/Y (AO22X0P5A12TR)                  0.066      0.167 f
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.167 f
  data arrival time                                  0.167

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.042      0.908
  data required time                                 0.908
  -----------------------------------------------------------
  data required time                                 0.908
  data arrival time                                 -0.167
  -----------------------------------------------------------
  slack (MET)                                        0.741


  Startpoint: A[4] (input port clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  A[4] (in)                               0.000      0.100 f
  U128/Y (AO22X0P5A12TR)                  0.073      0.173 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.173 f
  data arrival time                                  0.173

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.173
  -----------------------------------------------------------
  slack (MET)                                        0.746


  Startpoint: B[4] (input port clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  B[4] (in)                               0.000      0.100 f
  U123/Y (AO22X0P5A12TR)                  0.073      0.173 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.173 f
  data arrival time                                  0.173

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.173
  -----------------------------------------------------------
  slack (MET)                                        0.746


  Startpoint: clock_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG12_S2/Q (DFFQX0P5A12TR)      0.101      0.101 f
  U128/Y (AO22X0P5A12TR)                  0.067      0.168 f
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.168 f
  data arrival time                                  0.168

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.168
  -----------------------------------------------------------
  slack (MET)                                        0.750


  Startpoint: clock_r_REG7_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG7_S2/Q (DFFQX0P5A12TR)       0.101      0.101 f
  U123/Y (AO22X0P5A12TR)                  0.067      0.168 f
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.168 f
  data arrival time                                  0.168

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.031      0.919
  data required time                                 0.919
  -----------------------------------------------------------
  data required time                                 0.919
  data arrival time                                 -0.168
  -----------------------------------------------------------
  slack (MET)                                        0.750


  Startpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_1_0/Q (DFFNQX1A12TR)              0.109      0.609 r
  U112/Y (AND2X0P7A12TR)                  0.054      0.663 r
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.663 r
  data arrival time                                  0.663

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.030      1.420
  data required time                                 1.420
  -----------------------------------------------------------
  data required time                                 1.420
  data arrival time                                 -0.663
  -----------------------------------------------------------
  slack (MET)                                        0.757


  Startpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_0_0/Q (DFFNQX1A12TR)              0.109      0.609 r
  U113/Y (AND2X0P7A12TR)                  0.054      0.663 r
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.663 r
  data arrival time                                  0.663

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.030      1.420
  data required time                                 1.420
  -----------------------------------------------------------
  data required time                                 1.420
  data arrival time                                 -0.663
  -----------------------------------------------------------
  slack (MET)                                        0.757


  Startpoint: clock_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG11_S2/Q (DFFQX0P5A12TR)      0.098      0.098 r
  U127/Y (AO22X0P5A12TR)                  0.056      0.154 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.154 r
  data arrival time                                  0.154

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.154
  -----------------------------------------------------------
  slack (MET)                                        0.763


  Startpoint: clock_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG6_S2/Q (DFFQX0P5A12TR)       0.098      0.098 r
  U122/Y (AO22X0P5A12TR)                  0.056      0.154 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.154 r
  data arrival time                                  0.154

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.154
  -----------------------------------------------------------
  slack (MET)                                        0.763


  Startpoint: A[3] (input port clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[3] (in)                               0.000      0.100 r
  U127/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: A[2] (input port clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[2] (in)                               0.000      0.100 r
  U126/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: B[3] (input port clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[3] (in)                               0.000      0.100 r
  U122/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: B[2] (input port clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[2] (in)                               0.000      0.100 r
  U121/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: A[0] (input port clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[0] (in)                               0.000      0.100 r
  U124/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: B[0] (input port clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[0] (in)                               0.000      0.100 r
  U119/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: B[1] (input port clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[1] (in)                               0.000      0.100 r
  U120/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: A[1] (input port clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[1] (in)                               0.000      0.100 r
  U125/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: clock_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG11_S2/Q (DFFQX0P5A12TR)      0.098      0.098 r
  U127/Y (AO22X0P5A12TR)                  0.053      0.151 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: clock_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG6_S2/Q (DFFQX0P5A12TR)       0.098      0.098 r
  U122/Y (AO22X0P5A12TR)                  0.053      0.151 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: clock_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG11_S2/Q (DFFQX0P5A12TR)      0.098      0.098 r
  U127/Y (AO22X0P5A12TR)                  0.053      0.151 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: clock_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG6_S2/Q (DFFQX0P5A12TR)       0.098      0.098 r
  U122/Y (AO22X0P5A12TR)                  0.053      0.151 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.765


  Startpoint: A[3] (input port clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[3] (in)                               0.000      0.100 r
  U127/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: A[2] (input port clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[2] (in)                               0.000      0.100 r
  U126/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: B[3] (input port clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[3] (in)                               0.000      0.100 r
  U122/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: B[2] (input port clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[2] (in)                               0.000      0.100 r
  U121/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: A[0] (input port clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[0] (in)                               0.000      0.100 r
  U124/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: B[0] (input port clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[0] (in)                               0.000      0.100 r
  U119/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: B[1] (input port clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[1] (in)                               0.000      0.100 r
  U120/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: A[1] (input port clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[1] (in)                               0.000      0.100 r
  U125/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.766


  Startpoint: A[3] (input port clocked by clock)
  Endpoint: clock_r_REG12_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[3] (in)                               0.000      0.100 r
  U127/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG12_S2/D (DFFQX0P5A12TR)      0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: A[2] (input port clocked by clock)
  Endpoint: clock_r_REG11_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[2] (in)                               0.000      0.100 r
  U126/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG11_S2/D (DFFQX0P5A12TR)      0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG11_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: B[3] (input port clocked by clock)
  Endpoint: clock_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[3] (in)                               0.000      0.100 r
  U122/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG7_S2/D (DFFQX0P5A12TR)       0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: B[2] (input port clocked by clock)
  Endpoint: clock_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[2] (in)                               0.000      0.100 r
  U121/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG6_S2/D (DFFQX0P5A12TR)       0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG6_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: A[0] (input port clocked by clock)
  Endpoint: clock_r_REG9_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[0] (in)                               0.000      0.100 r
  U124/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG9_S2/D (DFFQX0P5A12TR)       0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG9_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: B[0] (input port clocked by clock)
  Endpoint: clock_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[0] (in)                               0.000      0.100 r
  U119/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG4_S2/D (DFFQX0P5A12TR)       0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG4_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: B[1] (input port clocked by clock)
  Endpoint: clock_r_REG5_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[1] (in)                               0.000      0.100 r
  U120/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG5_S2/D (DFFQX0P5A12TR)       0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG5_S2/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: A[1] (input port clocked by clock)
  Endpoint: clock_r_REG10_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[1] (in)                               0.000      0.100 r
  U125/Y (AO22X0P5A12TR)                  0.050      0.150 r
  clock_r_REG10_S2/D (DFFQX0P5A12TR)      0.000      0.150 r
  data arrival time                                  0.150

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG10_S2/CK (DFFQX0P5A12TR)     0.000      0.950 r
  library setup time                     -0.033      0.917
  data required time                                 0.917
  -----------------------------------------------------------
  data required time                                 0.917
  data arrival time                                 -0.150
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_2_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_1_0/Q (DFFNQX1A12TR)              0.099      0.599 f
  U112/Y (AND2X0P7A12TR)                  0.054      0.653 f
  z_reg_2_0/D (DFFNQX1A12TR)              0.000      0.653 f
  data arrival time                                  0.653

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_2_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.030      1.420
  data required time                                 1.420
  -----------------------------------------------------------
  data required time                                 1.420
  data arrival time                                 -0.653
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: z_reg_0_0 (falling edge-triggered flip-flop clocked by clock)
  Endpoint: z_reg_1_0 (falling edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (fall edge)                 0.500      0.500
  clock network delay (ideal)             0.000      0.500
  z_reg_0_0/CKN (DFFNQX1A12TR)            0.000      0.500 f
  z_reg_0_0/Q (DFFNQX1A12TR)              0.099      0.599 f
  U113/Y (AND2X0P7A12TR)                  0.054      0.653 f
  z_reg_1_0/D (DFFNQX1A12TR)              0.000      0.653 f
  data arrival time                                  0.653

  clock clock (fall edge)                 1.500      1.500
  clock network delay (ideal)             0.000      1.500
  clock uncertainty                      -0.050      1.450
  z_reg_1_0/CKN (DFFNQX1A12TR)            0.000      1.450 f
  library setup time                     -0.030      1.420
  data required time                                 1.420
  -----------------------------------------------------------
  data required time                                 1.420
  data arrival time                                 -0.653
  -----------------------------------------------------------
  slack (MET)                                        0.767


  Startpoint: clock_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG12_S2/Q (DFFQX0P5A12TR)      0.098      0.098 r
  U128/Y (AO22X0P5A12TR)                  0.057      0.155 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.155 r
  data arrival time                                  0.155

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.155
  -----------------------------------------------------------
  slack (MET)                                        0.770


  Startpoint: clock_r_REG7_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG7_S2/Q (DFFQX0P5A12TR)       0.098      0.098 r
  U123/Y (AO22X0P5A12TR)                  0.057      0.155 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.155 r
  data arrival time                                  0.155

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.155
  -----------------------------------------------------------
  slack (MET)                                        0.770


  Startpoint: A[4] (input port clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[4] (in)                               0.000      0.100 r
  U128/Y (AO22X0P5A12TR)                  0.053      0.153 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.153 r
  data arrival time                                  0.153

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.771


  Startpoint: B[4] (input port clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[4] (in)                               0.000      0.100 r
  U123/Y (AO22X0P5A12TR)                  0.053      0.153 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.153 r
  data arrival time                                  0.153

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.771


  Startpoint: clock_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG12_S2/Q (DFFQX0P5A12TR)      0.098      0.098 r
  U128/Y (AO22X0P5A12TR)                  0.054      0.153 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.153 r
  data arrival time                                  0.153

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.772


  Startpoint: clock_r_REG7_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG7_S2/Q (DFFQX0P5A12TR)       0.098      0.098 r
  U123/Y (AO22X0P5A12TR)                  0.054      0.153 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.153 r
  data arrival time                                  0.153

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.772


  Startpoint: clock_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG12_S2/CK (DFFQX0P5A12TR)     0.000      0.000 r
  clock_r_REG12_S2/Q (DFFQX0P5A12TR)      0.098      0.098 r
  U128/Y (AO22X0P5A12TR)                  0.054      0.153 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.153 r
  data arrival time                                  0.153

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.772


  Startpoint: clock_r_REG7_S2
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock_r_REG7_S2/CK (DFFQX0P5A12TR)      0.000      0.000 r
  clock_r_REG7_S2/Q (DFFQX0P5A12TR)       0.098      0.098 r
  U123/Y (AO22X0P5A12TR)                  0.054      0.153 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.153 r
  data arrival time                                  0.153

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.772


  Startpoint: A[4] (input port clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[4] (in)                               0.000      0.100 r
  U128/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.772


  Startpoint: B[4] (input port clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[4] (in)                               0.000      0.100 r
  U123/Y (AO22X0P5A12TR)                  0.052      0.152 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.152 r
  data arrival time                                  0.152

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.152
  -----------------------------------------------------------
  slack (MET)                                        0.772


  Startpoint: A[4] (input port clocked by clock)
  Endpoint: clock_r_REG13_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  A[4] (in)                               0.000      0.100 r
  U128/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG13_S2/D (DFFQX1A12TR)        0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG13_S2/CK (DFFQX1A12TR)       0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.774


  Startpoint: B[4] (input port clocked by clock)
  Endpoint: clock_r_REG8_S2
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  B[4] (in)                               0.000      0.100 r
  U123/Y (AO22X0P5A12TR)                  0.051      0.151 r
  clock_r_REG8_S2/D (DFFQX1A12TR)         0.000      0.151 r
  data arrival time                                  0.151

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG8_S2/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.151
  -----------------------------------------------------------
  slack (MET)                                        0.774


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG3_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  en (in)                                 0.000      0.100 f
  U10/Y (AND2X3A12TR)                     0.031      0.131 f
  clock_r_REG3_S1/D (DFFQX0P5A12TR)       0.000      0.131 f
  data arrival time                                  0.131

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.035      0.915
  data required time                                 0.915
  -----------------------------------------------------------
  data required time                                 0.915
  data arrival time                                 -0.131
  -----------------------------------------------------------
  slack (MET)                                        0.785


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG2_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  en (in)                                 0.000      0.100 f
  U117/Y (AND2X1A12TR)                    0.037      0.137 f
  clock_r_REG2_S1/D (DFFQX1A12TR)         0.000      0.137 f
  data arrival time                                  0.137

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.025      0.925
  data required time                                 0.925
  -----------------------------------------------------------
  data required time                                 0.925
  data arrival time                                 -0.137
  -----------------------------------------------------------
  slack (MET)                                        0.788


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG3_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  en (in)                                 0.000      0.100 r
  U10/Y (AND2X3A12TR)                     0.030      0.130 r
  clock_r_REG3_S1/D (DFFQX0P5A12TR)       0.000      0.130 r
  data arrival time                                  0.130

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG3_S1/CK (DFFQX0P5A12TR)      0.000      0.950 r
  library setup time                     -0.030      0.920
  data required time                                 0.920
  -----------------------------------------------------------
  data required time                                 0.920
  data arrival time                                 -0.130
  -----------------------------------------------------------
  slack (MET)                                        0.790


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG2_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  en (in)                                 0.000      0.100 r
  U117/Y (AND2X1A12TR)                    0.036      0.136 r
  clock_r_REG2_S1/D (DFFQX1A12TR)         0.000      0.136 r
  data arrival time                                  0.136

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG2_S1/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.023      0.927
  data required time                                 0.927
  -----------------------------------------------------------
  data required time                                 0.927
  data arrival time                                 -0.136
  -----------------------------------------------------------
  slack (MET)                                        0.791


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG0_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  en (in)                                 0.000      0.100 f
  U9/Y (AND2X3A12TR)                      0.031      0.131 f
  clock_r_REG0_S1/D (DFFQX1A12TR)         0.000      0.131 f
  data arrival time                                  0.131

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.023      0.927
  data required time                                 0.927
  -----------------------------------------------------------
  data required time                                 0.927
  data arrival time                                 -0.131
  -----------------------------------------------------------
  slack (MET)                                        0.796


  Startpoint: en (input port clocked by clock)
  Endpoint: clock_r_REG0_S1
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  nb_mult            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  en (in)                                 0.000      0.100 r
  U9/Y (AND2X3A12TR)                      0.031      0.131 r
  clock_r_REG0_S1/D (DFFQX1A12TR)         0.000      0.131 r
  data arrival time                                  0.131

  clock clock (rise edge)                 1.000      1.000
  clock network delay (ideal)             0.000      1.000
  clock uncertainty                      -0.050      0.950
  clock_r_REG0_S1/CK (DFFQX1A12TR)        0.000      0.950 r
  library setup time                     -0.022      0.928
  data required time                                 0.928
  -----------------------------------------------------------
  data required time                                 0.928
  data arrival time                                 -0.131
  -----------------------------------------------------------
  slack (MET)                                        0.798


1
