// Seed: 3759913158
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4;
  assign {id_4, 1} = 1;
  tri1 id_5;
  assign id_5 = id_4;
  id_6(
      .id_0(1), .id_1(id_5), .id_2(1), .id_3(1)
  );
  initial #1;
endmodule
module module_1;
  wire id_1;
  id_3(
      .id_0(1), .id_1(1'd0 != ""), .id_2({1{id_2}}), .id_3(id_1), .id_4(1 >= 1'b0), .id_5(1)
  ); module_0(
      id_1, id_1, id_1
  );
endmodule
