
---------- Begin Simulation Statistics ----------
final_tick                               238124098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343643                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975244                       # Number of bytes of host memory used
host_op_rate                                   378538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.91                       # Real time elapsed on the host
host_tick_rate                               74588983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1101595                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000217                       # Number of seconds simulated
sim_ticks                                   217064400                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          23                       # Number of instructions committed
system.cpu.committedOps                            27                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               27                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         27                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    27                       # Number of integer alu accesses
system.cpu.num_int_insts                           27                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 24                       # number of times the integer registers were written
system.cpu.num_load_insts                          17                       # Number of load instructions
system.cpu.num_mem_refs                            20                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     25.93%     25.93% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::MemRead                       17     62.96%     88.89% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         27                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            203961                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           204672                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1101568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.542633                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.542633                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2512                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           128775                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3826                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.286108                       # Inst execution rate
system.switch_cpus.iew.exec_refs               559232                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             199276                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           49698                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        363570                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       220665                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1310493                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        359956                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5826                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1240520                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2657                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          182                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1362945                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1218436                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.647215                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            882119                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.245410                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1219556                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1562591                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          951127                       # number of integer regfile writes
system.switch_cpus.ipc                       1.842866                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.842866                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        641211     51.45%     51.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        40422      3.24%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       362541     29.09%     83.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       202161     16.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1246351                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              541525                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.434488                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          182252     33.66%     33.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             56      0.01%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         286668     52.94%     86.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         72549     13.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1787860                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3582246                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1218436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1511839                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1306667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1246351                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       204990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8048                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       137391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       539976                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.308160                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.332383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        79032     14.64%     14.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        69545     12.88%     27.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       106019     19.63%     47.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       183216     33.93%     81.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        95700     17.72%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         6464      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       539976                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.296854                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       175004                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        27005                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       363570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       220665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2734398                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   542634                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           15                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       332001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           332016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           15                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       332001                       # number of overall hits
system.cpu.dcache.overall_hits::total          332016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          195                       # number of overall misses
system.cpu.dcache.overall_misses::total           200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      7721600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7721600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      7721600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7721600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           20                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       332196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       332216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           20                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       332196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       332216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39597.948718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        38608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39597.948718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        38608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      3141200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3141200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      3141200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3141200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25960.330579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25960.330579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25960.330579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25960.330579                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           13                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       156086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      6578800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6578800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           17                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       156238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.235294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 43281.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42171.794872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      2549200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2549200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25749.494949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25749.494949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       175915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         175917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1142800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1142800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       175958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26576.744186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25972.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       592000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       592000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 26909.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26909.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            66.857009                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      237907034000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     4.999900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    61.857108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.019531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.241629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.261160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2657854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2657854                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       185551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           185570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       185551                       # number of overall hits
system.cpu.icache.overall_hits::total          185570                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total            73                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4108800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4108800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4108800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4108800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       185620                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       185643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       185620                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       185643                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.173913                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.173913                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59547.826087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56284.931507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59547.826087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56284.931507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1863                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.588235                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2953600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2953600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2953600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2953600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68688.372093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68688.372093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68688.372093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68688.372093                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           19                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       185551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          185570                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            73                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4108800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4108800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       185620                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       185643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.173913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59547.826087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56284.931507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2953600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2953600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68688.372093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68688.372093                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            46.710291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      237907034000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    42.710370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.083419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.091231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1485191                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1485191                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 237907044400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    217053600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::total                       90                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           90                       # number of overall hits
system.l2.overall_hits::total                      90                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::total                     83                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           31                       # number of overall misses
system.l2.overall_misses::total                    83                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2919200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      2520800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5440000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2919200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      2520800                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5440000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  173                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 173                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.256198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.479769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.256198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.479769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 67888.372093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81316.129032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65542.168675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 67888.372093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81316.129032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65542.168675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        90                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                74                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2708200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      2368800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      5077000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      7397840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2708200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      2368800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     12474840                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.256198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.256198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.017341                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62981.395349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76412.903226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68608.108108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72527.843137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62981.395349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76412.903226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70879.772727                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      7397840                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7397840                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72527.843137                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72527.843137                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.227273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.260870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        94000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       445800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       445800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.227273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        89160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        89160                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2919200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2919200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 67888.372093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 62110.638298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2708200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2708200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62981.395349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62981.395349                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           73                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                73                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      2050800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2050800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.262626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.291262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78876.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        68360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      1923000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1923000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.262626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.252427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73961.538462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73961.538462                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     334                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 334                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    38                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     7.076607                       # Cycle average of tags in use
system.l2.tags.total_refs                         180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        90                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              237933757000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.l2.prefetcher     7.076607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.l2.prefetcher     0.000864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2870                       # Number of tag accesses
system.l2.tags.data_accesses                     2870                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000454568                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       352                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   352                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   22528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    103.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     215316002                       # Total gap between requests
system.mem_ctrls.avgGap                    1223386.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        13056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data         3968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 60148048.229004852474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 25356530.135756947100                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 18280289.167638730258                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          204                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           86                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data           62                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      7934830                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2089820                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      2352214                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     38896.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24300.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     37938.94                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        13056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data         3968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         23680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            185                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2358747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2948434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     60148048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     25356530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     18280289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        109092048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2358747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     25356530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     27715277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2358747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2948434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     60148048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     25356530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     18280289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       109092048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  352                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 6219680                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               1172864                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           12376864                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17669.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35161.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 295                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           55                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.290909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.045673                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.756875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           18     32.73%     32.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            6     10.91%     43.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           12     21.82%     65.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8     14.55%     80.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      5.45%     85.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      3.64%     89.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      1.82%     90.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           55                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 22528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              103.784868                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    118512.576000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    153414.609600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1245069.772800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 37405195.934400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 150762786.753600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 25848152.601600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  215533132.248000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   992.945560                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     38872141                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      9450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    168731459                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    59256.288000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    74634.134400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   235553.740800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 37405195.934400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 64725655.377600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 91610477.145600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  194110772.620800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   894.254298                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    140282540                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      9450000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     67321060                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                179                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          370                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    370                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        23680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   23680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 185                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              251870                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1657831                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          150752                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        76139                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2553                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       114818                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          114261                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.514884                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           30420                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       196877                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2498                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       487621                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.266758                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.671910                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       103275     21.18%     21.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       114082     23.40%     44.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        29477      6.05%     50.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        30865      6.33%     56.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       209922     43.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       487621                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1003753                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1105319                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              486148                       # Number of memory references committed
system.switch_cpus.commit.loads                310188                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             116131                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1037605                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         26084                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       580538     52.52%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        38633      3.50%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       310188     28.06%     84.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       175960     15.92%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1105319                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       209922                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            56186                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        293930                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            115909                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         71291                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           2657                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       106413                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            75                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1342058                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         14861                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         3562                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1284452                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              150752                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       144681                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                532544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            5452                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          746                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          228                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          170                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            185628                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            52                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       539976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.654803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.008023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           239968     44.44%     44.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            28420      5.26%     49.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            41157      7.62%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            34732      6.43%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            60430     11.19%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            14312      2.65%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            27510      5.09%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             7316      1.35%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            86131     15.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       539976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.277815                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.367069                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              183682                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           53340                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          182                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          44688                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        20201                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    217064400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           2657                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           106552                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          118754                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1748                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            135342                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        174920                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1316749                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          5341                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1074                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            204                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       163004                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1236363                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1890576                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1670616                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1051410                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           184839                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              64                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            465814                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1579882                       # The number of ROB reads
system.switch_cpus.rob.writes                 2656892                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1101568                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               150                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              23                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           94                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   346                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        16128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  22144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             128                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    301    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                301                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 238124098000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              65600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             86000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            242000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               240035121200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392652                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   400852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.01                       # Real time elapsed on the host
host_tick_rate                               68214959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000023                       # Number of instructions simulated
sim_ops                                      11229743                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001911                       # Number of seconds simulated
sim_ticks                                  1911023200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           2090667                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2091663                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10128148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.477756                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.477756                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3172                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1467035                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4798                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.159090                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4494089                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1103948                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           66933                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3396876                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1131043                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10408390                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3390141                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         7492                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10315177                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3425                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          992                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2180                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11616901                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10286187                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682229                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7925385                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.153022                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10287821                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11407890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8138861                       # number of integer regfile writes
system.switch_cpus.ipc                       2.093119                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.093119                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5770411     55.90%     55.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        51090      0.49%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            7      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3393724     32.88%     89.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1107427     10.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10322668                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4453956                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.431473                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1717992     38.57%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             71      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2582841     57.99%     96.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        153052      3.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       14776564                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     29882056                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10286156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10679203                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10403588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10322668                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       275446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9282                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       183553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4773577                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.162460                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.199605                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       595343     12.47%     12.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       841644     17.63%     30.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1002753     21.01%     51.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1868102     39.13%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       457463      9.58%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         8272      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4773577                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.160658                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             56                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           96                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           31                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           98                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1643212                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       511885                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3396876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1131043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23921446                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  4777558                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               22                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              26                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       104615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       209413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             11                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2511531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2511531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2511531                       # number of overall hits
system.cpu.dcache.overall_hits::total         2511531                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       155461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       155461                       # number of overall misses
system.cpu.dcache.overall_misses::total        155461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1584128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1584128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1584128000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1584128000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2666992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2666992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2666992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2666992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.058291                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058291                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.058291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10189.873988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10189.873988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10189.873988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10189.873988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        10502                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              46                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   228.304348                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       104615                       # number of writebacks
system.cpu.dcache.writebacks::total            104615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        50715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        50715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        50715                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        50715                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104746                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    800188400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    800188400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    800188400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    800188400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.039275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039275                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7639.321788                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7639.321788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7639.321788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7639.321788                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104615                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1440666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1440666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       152982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1531455600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1531455600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1593648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1593648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.095995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10010.691454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10010.691454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        49292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       103690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       103690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    787962000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    787962000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7599.209181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7599.209181                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1070865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     52672400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52672400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1073344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1073344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21247.438483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21247.438483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     12226400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12226400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11578.030303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11578.030303                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           245.061806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2948418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.114712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.062954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   243.998852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.004152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.953121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21440681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21440681                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1829908                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1829908                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1829908                       # number of overall hits
system.cpu.icache.overall_hits::total         1829908                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           92                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             92                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           92                       # number of overall misses
system.cpu.icache.overall_misses::total            92                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5366399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5366399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5366399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5366399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1830000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1830000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1830000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1830000                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58330.423913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58330.423913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58330.423913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58330.423913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2106                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   150.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           49                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3867199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3867199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3867199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3867199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74369.211538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74369.211538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74369.211538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74369.211538                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1829908                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1829908                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           92                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            92                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5366399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5366399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1830000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1830000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58330.423913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58330.423913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3867199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3867199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74369.211538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74369.211538                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            82.547966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2015577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                99                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20359.363636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    78.547966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.153414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.161226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.193359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14640052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14640052                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1911023200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       103255                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103255                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       103255                       # number of overall hits
system.l2.overall_hits::total                  103255                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1491                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1543                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1491                       # number of overall misses
system.l2.overall_misses::total                  1543                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3825200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    123808400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        127633600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3825200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    123808400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       127633600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       104746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       104746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.014234                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014724                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.014234                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014724                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73561.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83037.156271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82717.822424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73561.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83037.156271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82717.822424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     18739                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 796                       # number of writebacks
system.l2.writebacks::total                       796                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  98                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 98                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        18752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3569600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     97451600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    101021200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1265835462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3569600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     97451600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1366856662                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.013299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.013299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192723                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68646.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69958.076095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69910.865052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67504.024211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68646.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69958.076095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67676.222310                       # average overall mshr miss latency
system.l2.replacements                          12060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        82852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            82852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        82852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        82852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        21763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        21763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21763                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        18752                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18752                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1265835462                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1265835462                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67504.024211                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67504.024211                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1005                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  51                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5692800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5692800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.048295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.048295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 111623.529412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111623.529412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4103600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4103600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.040720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 95432.558140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95432.558140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3825200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3825200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73561.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73561.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3569600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3569600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68646.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68646.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       102250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    118115600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    118115600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       103690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        103690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.013888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82024.722222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82024.722222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           90                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           90                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     93348000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     93348000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.013020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69146.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69146.666667                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   83864                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               83864                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7112                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5990.145924                       # Cycle average of tags in use
system.l2.tags.total_refs                      226623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123360                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.837087                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5980.823879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.322045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.730081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.731219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          972                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.970337                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3473956                       # Number of tag accesses
system.l2.tags.data_accesses                  3473956                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     37446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000497522316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        796                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40372                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1592                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1213                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40372                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1592                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     463.235294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    151.263046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2854.097237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            83     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26112-26623            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.611765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.586916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.927030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     22.35%     22.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.18%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60     70.59%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      4.71%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   77632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2583808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               101888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1352.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1912433200                       # Total gap between requests
system.mem_ctrls.avgGap                      91146.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2396544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       102976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        95808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1254063268.305690765381                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3482950.913416435476                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 53885269.420067742467                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50134399.205619268119                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        37482                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2786                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1592                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1270040130                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3090904                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    102298592                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  59315050894                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33884.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29720.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36718.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  37258197.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2398848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       178304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2583808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       101888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       101888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        18741                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          796                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           796                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1255268905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3482951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     93302897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1352054753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3482951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3482951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53315941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53315941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53315941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1255268905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3482951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     93302897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1405370694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39159                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1497                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         1142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         1096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          100                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               690460398                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             130477788                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1375429626                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17632.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35124.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36391                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1155                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   836.486174                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   711.154319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   324.269175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           52      1.67%      1.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          264      8.49%     10.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          150      4.82%     14.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          149      4.79%     19.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           83      2.67%     22.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           81      2.60%     25.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           61      1.96%     27.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           41      1.32%     28.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2229     71.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2506176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              95808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1311.431489                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.134399                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5507716.032000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7318291.512000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   88345271.750400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4513953.696000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 340802896.291201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1056834205.156800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 435485416.127999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1938807750.566399                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1014.539096                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    654509800                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     86100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1170413400                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4191602.688000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    5576828.376000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   76369887.820800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1112514.816000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 340802896.291201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 835498606.824001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 605551186.598400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1869103523.414402                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   978.064276                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    915793721                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     86100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    909129479                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          796                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11264                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        52432                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  52432                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2685696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2685696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20186                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20186    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20186                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            51571985                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          190717899                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1495899                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       707669                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3194                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       879482                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          879354                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.985446                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          385707                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            2                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            2                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       265888                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         3156                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4703219                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.154457                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.868799                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1712039     36.40%     36.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       506574     10.77%     47.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        90477      1.92%     49.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       131161      2.79%     51.88% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2262968     48.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4703219                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10004733                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10132883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4395350                       # Number of memory references committed
system.switch_cpus.commit.loads               3322006                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1449642                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9437017                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        379251                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5688836     56.14%     56.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        48689      0.48%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3322006     32.78%     89.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1073344     10.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10132883                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2262968                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           457685                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2929767                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            734792                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        647908                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3425                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       868564                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            44                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10446284                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         15777                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         4906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10376761                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1495899                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1265061                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4764793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            6934                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          251                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1830001                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      4773577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.212703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.837719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2460552     51.55%     51.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           441896      9.26%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           158073      3.31%     64.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           207435      4.35%     68.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           238984      5.01%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           269614      5.65%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           483687     10.13%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           130654      2.74%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           382682      8.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4773577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.313110                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.171980                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1770365                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           74873                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          57704                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        25750                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1911023200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3425                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           845632                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1682842                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          334                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            966314                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1275030                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10415526                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          5739                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             5                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1151                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents      1119151                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     10339438                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            13663294                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11549597                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               48                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      10087963                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           251475                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              29                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3789980                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 12838567                       # The number of ROB reads
system.switch_cpus.rob.writes                20867950                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10128148                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            103741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21763                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11264                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            20550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       103690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       314106                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                314210                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26798080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               26804736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           32610                       # Total snoops (count)
system.tol2bus.snoopTraffic                    101888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137397     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137408                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1911023200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          251149200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            104000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         209490000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
