{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "damaged-technology",
   "metadata": {},
   "source": [
    "## Chapter 5 - Digital Building Blocks \n",
    "\n",
    "\n",
    "\n",
    "### 5.1 Introduction\n",
    "\n",
    "### 5.2 Arithmetic Circuit \n",
    "\n",
    "#### 5.2.1 Summation\n",
    "\n",
    "3 type of adders are covered: \n",
    "1. Ripple-carry adder: A group of full adders are connected in cascade \n",
    "2. Carry-lookahead adder: \n",
    "3. Prefix adder: \n",
    "\n",
    "#### 5.2.2 Subtraction\n",
    "\n",
    "\n",
    "### 5.3 Number Systems \n",
    "\n",
    "### 5.4 Sequential Building Blocks \n",
    "\n",
    "### 5.5 Memory Array \n",
    "\n",
    "### 5.6 Logic Array \n",
    "\n",
    "### 5.7 Summary \n",
    "\n",
    "\n",
    "## Exercises:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stainless-coordinate",
   "metadata": {},
   "source": [
    "#### Exercise 5.1 \n",
    "\n",
    "a) Ripple-Carry adder: <br>\n",
    "$t_{ripple} = (450ns)64 = 28.8\\mu s$ <br>\n",
    "\n",
    "(b) Carry-Lookahead adder: <br>\n",
    "$t_{CLA} = (150ns) + 6(150ns) + (64/4-1)2(150ns) + 4(450ns) = 7.35\\mu s$\n",
    "\n",
    "(c) Prefix Adder: <br>\n",
    "$t_{PA} = (100ns) + (200ns)\\log_2(64) + (100ns) = 1.4\\mu s$\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "classical-america",
   "metadata": {},
   "source": [
    "#### Exercise 5.2\n",
    "\n",
    "(a)\n",
    "1. <b>Ripple-Carry adder: </b> <br> \n",
    "<u>Area</u>: Each full adder requires 5 two-input gates to build each of the 64 full adders. Thus, the full area should be $(5)(64)15\\mu m^2 = 4800\\mu m^2$<br>\n",
    "<u>Delay</u>: There are 3 two-input gates along the critical path of a full adder. Thus, the full propagation delay should be: $(3)(50ps)(64) = 9.6 \\mu s$. <br>\n",
    "<u>Power</u>: All 2-input gates are equivalent to capacitors in parallel as they are supplied voltage in parallel. Additionally, we can assume the probability of bit switching ($ar$) is 1 to obtain the worst case. Thus, dynamics power should be $P_{dyn} = arf_{C}C_{L}V_{DD}^2 = (1)(100\\cdot10^6Hz)(20\\cdot10^{-15}F)(320 \\text{ gates})(1.2V)^2 = 921.6mW$ <br><br>\n",
    "\n",
    "2. <b>Carry-Lookahead adder: </b> <br> \n",
    "<u>Area</u>:  5 two-input gates are needed to build each of the 16 CLA blocks' 4 full adders. Also, each CLA block uses 19 additional two-input gates to compute $P_i$, $G_i$ and $C_{out}$. Thus, the full area should be $16((4)5 + 19)(15\\mu m^2) = (624)15\\mu m^2 = 9360 \\mu m^2$ <br>\n",
    "<u>Delay</u>: two-input gates and full adders have a delay of 50ps and 150ps respectively. Thus, $t_{CLA} = (50ns) + 6(50ns) + (64/4-1)2(50ns) + 4(150ns) = 2.45\\mu s$ <br>\n",
    "<u>Power</u>: Assuming again the probability of bit switching ($ar$) is 1 to obtain the worst case, dynamics power should be $P_{dyn} = arf_{C}C_{L}V_{DD}^2 = (1)(100\\cdot10^6Hz)(20\\cdot10^{-15}F)(624 \\text{ gates})(1.2V)^2 = 1509.12 mW$\n",
    "\n",
    "(b) \n",
    "A Ripple-Carry adders require roughly half the space and half the power of Carry-Lookahead adders. However, it's nearly 4 times slower. \n",
    "\n",
    "\n",
    "Formula for computing dynamic power found here: [https://www.iue.tuwien.ac.at/phd/schrom/node12.html]"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stopped-means",
   "metadata": {},
   "source": [
    "#### Exercise 5.3\n",
    "\n",
    "As discussed in question 5.2, Ripple-Carry adders have the advantage of using approximately two times less two-input gates than carry-lookahead adders. This translates to needing less space and using less power. Nevertheless, its propagation delay is significantly higher.  "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "economic-associate",
   "metadata": {},
   "source": [
    "#### Exercise 5.4\n",
    "```\n",
    "module testbench_4_39();\n",
    "\n",
    "  logic[15:0] A,B,S;\n",
    "  logic C_in; \n",
    "  \n",
    "  prefix_sum dut(A,B,C_in, S); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "\n",
    "      A = 16'b0; B = 16'b1; C_in = 0; #2;\n",
    "\t  A = 8632; B = 28033; C_in = 0; #3;\n",
    "      \n",
    "    end\n",
    "\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```\n",
    "module prefix_sum(input  logic[15:0] A, B, \n",
    "                  input  logic C_in, \n",
    "                  output logic[15:0] S); \n",
    "\n",
    "  // precomputation; \n",
    "  logic[15:0] P, G; \n",
    "  assign G = A&B; \n",
    "  assign P = A|B;\n",
    "\n",
    "  \n",
    "  logic G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1;\n",
    "  assign G_14_13 = G[14] | (&{P[14]}& G[13]); \n",
    "  assign G_12_11 = G[12] | (&{P[12]}& G[11]); \n",
    "  assign G_10_9  = G[10] | (&{P[10]}& G[9]); \n",
    "  assign G_8_7   = G[8]  | (&{P[8]} & G[7]); \n",
    "  assign G_6_5   = G[6]  | (&{P[6]} & G[5]); \n",
    "  assign G_4_3   = G[4]  | (&{P[4]} & G[3]); \n",
    "  assign G_2_1   = G[2]  | (&{P[2]} & G[1]); \n",
    "  assign G_0_n1  = G[0]  | (&{P[0]} & C_in); \n",
    "  \n",
    "  \n",
    "  logic G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1; \n",
    "  assign G_14_11 = G_14_13 | (&{P[14:13]} & G_12_11); \n",
    "  assign G_13_11 = G[13]   | (&{P[13]}    & G_12_11); \n",
    "  assign G_10_7  = G_10_9  | (&{P[10:9]}  & G_8_7); \n",
    "  assign G_9_7   = G[9]    | (&{P[9]}    & G_8_7); \n",
    "  assign G_6_3   = G_6_5   | (&{P[6:5]}   & G_4_3); \n",
    "  assign G_5_3   = G[5]    | (&{P[5]}     & G_4_3); \n",
    "  assign G_2_n1  = G_2_1   | (&{P[2:1]}   & G_0_n1); \n",
    "  assign G_1_n1  = G[1]    | (&{P[1]}     & G_0_n1); \n",
    "\n",
    "  \n",
    "  logic G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1; \n",
    "  assign G_14_7 = G_14_11 | (&{P[14:11]} & G_10_7); \n",
    "  assign G_13_7 = G_13_11 | (&{P[13:11]} & G_10_7); \n",
    "  assign G_12_7 = G_12_11 | (&{P[12:11]} & G_10_7); \n",
    "  assign G_11_7 = G[11]   | (&{P[11]}    & G_10_7); \n",
    "  assign G_6_n1 = G_6_3   | (&{P[6:3]}   & G_2_n1); \n",
    "  assign G_5_n1 = G_5_3   | (&{P[5:3]}   & G_2_n1); \n",
    "  assign G_4_n1 = G_4_3   | (&{P[4:3]}   & G_2_n1); \n",
    "  assign G_3_n1 = G[3]    | (&{P[3]}     & G_2_n1); \n",
    "\n",
    "  logic G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1; \n",
    "  assign G_14_n1 = G_14_7 | (&{P[14:7]} & G_6_n1); \n",
    "  assign G_13_n1 = G_13_7 | (&{P[13:7]} & G_6_n1); \n",
    "  assign G_12_n1 = G_12_7 | (&{P[12:7]} & G_6_n1); \n",
    "  assign G_11_n1 = G_11_7 | (&{P[11:7]} & G_6_n1); \n",
    "  assign G_10_n1 = G_10_7 | (&{P[10:7]} & G_6_n1); \n",
    "  assign G_9_n1  = G_9_7  | (&{P[9:7]}  & G_6_n1); \n",
    "  assign G_8_n1  = G_8_7  | (&{P[8:7]}  & G_6_n1); \n",
    "  assign G_7_n1  = G[7]   | (&{P[7]}    & G_6_n1); \n",
    "  \n",
    "  //logic G_n_n1 = {G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1, G_6_n1, G_5_n1, G_4_n1, G_3_n1, G_2_n1, G__n1, }\n",
    "  \n",
    "  assign S[15] = G_14_n1 ^ (A[15]^B[15]);\n",
    "  assign S[14] = G_13_n1 ^ (A[14]^B[14]);\n",
    "  assign S[13] = G_12_n1 ^ (A[13]^B[13]);\n",
    "  assign S[12] = G_11_n1 ^ (A[12]^B[12]);\n",
    "  \n",
    "  assign S[11] = G_10_n1 ^ (A[11]^B[11]);\n",
    "  assign S[10] = G_9_n1  ^ (A[10]^B[10]);\n",
    "  assign S[9]  = G_8_n1  ^ (A[9] ^B[9]);\n",
    "  assign S[8]  = G_7_n1  ^ (A[8] ^B[8]);\n",
    "  assign S[7]  = G_6_n1  ^ (A[7] ^B[7]);\n",
    "  assign S[6]  = G_5_n1  ^ (A[6] ^B[6]);\n",
    "  assign S[5]  = G_4_n1  ^ (A[5] ^B[5]);\n",
    "  assign S[4]  = G_3_n1  ^ (A[4] ^B[4]);\n",
    "  assign S[3]  = G_2_n1  ^ (A[3] ^B[3]);\n",
    "  assign S[2]  = G_1_n1  ^ (A[2] ^B[2]);\n",
    "  assign S[1]  = G_0_n1  ^ (A[1] ^B[1]);\n",
    "  assign S[0]  = A[0] ^B[0];\n",
    "\n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "streaming-delicious",
   "metadata": {},
   "source": [
    "#### Exercise 5.5\n",
    "\n",
    "\n",
    "![alt text](images\\P5_5.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stable-diary",
   "metadata": {},
   "source": [
    "#### Exercise 5.6\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "auburn-little",
   "metadata": {},
   "source": [
    "#### Exercise 5.7\n",
    "\n",
    "(a) <br>\n",
    "A priority circuit with a delay that increases in logarithmic scale can be achieve in 3 steps. Let $A_i$ for $i=\\{0,N-1\\}$ be the circuit inputs. \n",
    "\n",
    "1. Step 1: Compute values of $S_i$ for $i = 0$ to $N-3$ which are outputs of summations that follow a binomial tree structure. This part of the circuit has $N-3$ two-input AND gates and has a delay of $(\\log2(N)-1)t_{pd,AND}$. \n",
    "2. Step 2:  Compute the values of $B_i$ for $i = 0$ to $N-1$. $B$ represent the position of the most significant 1. In other word,$B_i = 1$ iff $A_i = 1$ and $A_j = 0$ for $j > i$. This step has a delay of $(\\log2(N)-1)(t_{pd,AND} +t_{pd,NOT})$. This step can be viewed as a bisection search for the value of $i$ such that $B_i = 1$\n",
    "3. Step 3: Step 3 consists of computing $Y_i$ for $i = 0$ to $\\log2(N)-1$. This has a delays of $(\\log2(N)-1)(t_{pd,AND})$. \n",
    "\n",
    "The total delay for this circuit is $(\\log2(N)-1)(3t_{pd,AND} + t_{pd,NOT})$\n",
    "\n",
    "Below is a draft of the circuit when 16 inputs are present. <br> \n",
    "![alt text](images\\P5_7.PNG \"Title\")\n",
    "\n",
    "(b) \n",
    "\n",
    "\n",
    "<b> Verilog Testbench </b> \n",
    "```\n",
    "module testbench_4_39();\n",
    "\n",
    "  logic[15:0] A;\n",
    "  logic[3:0] Y;\n",
    "\n",
    "  \n",
    "  log2_priority dut(A,Y); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "\n",
    "      A = 16'b00001010; #2; // 3\n",
    "\t  A = 16'b10100010; #3; // 7\n",
    "      A = 16'b00011111; #3; // 4\n",
    "      A = 16'b00000000; #3; // 0 \n",
    "      A = 16'b00000001; #3; // 1\n",
    "    end\n",
    "\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b> Verilog Code </b> \n",
    "```\n",
    "// Code your design here\n",
    "module log2_priority(input logic[15:0] A, \n",
    "                     output logic[3:0] Y); \n",
    "  \n",
    "  // step 1\n",
    "  logic[13:0] S; \n",
    "  \n",
    "  assign S[0] = |{A[1:0]}; \n",
    "  assign S[1] = |{A[3:2]}; \n",
    "  assign S[2] = |{A[5:4]}; \n",
    "  assign S[3] = |{A[7:6]}; \n",
    "  assign S[4] = |{A[9:8]}; \n",
    "  assign S[5] = |{A[11:10]}; \n",
    "  assign S[6] = |{A[13:12]}; \n",
    "  assign S[7] = |{A[15:14]}; \n",
    "  assign S[8] = |{S[1:0]};\n",
    "  assign S[9] = |{S[3:2]};\n",
    "  assign S[10] = |{S[5:4]};\n",
    "  assign S[11] = |{S[7:6]};\n",
    "  assign S[12] = |{S[9:8]};\n",
    "  assign S[13] = |{S[11:10]};  \n",
    "    \n",
    "    \n",
    "  // step 2\n",
    "  logic[15:0] B;\n",
    "  \n",
    "  assign B[15] = A[15]; \n",
    "  assign B[14] = A[14]&(~A[15]);\n",
    "  assign B[13] = A[13]&(~S[7]); \n",
    "  assign B[12] = A[12]&(~S[7])&(~A[13]); \n",
    "  assign B[11] = A[11]&(~S[11]); \n",
    "  assign B[10] = A[10]&(~S[11])&(~A[11]); \n",
    "  assign B[9] = A[9]&(~S[11])&(~S[5]); \n",
    "  assign B[8] = A[8]&(~S[11])&(~S[5])&(~A[9]);  \n",
    "  assign B[7] = A[7]&(~S[13]); \n",
    "  assign B[6] = A[6]&(~S[13])&(~A[7]); \n",
    "  assign B[5] = A[5]&(~S[13])&(~S[3]); \n",
    "  assign B[4] = A[4]&(~S[13])&(~S[3])&(~A[5]);  \n",
    "  assign B[3] = A[3]&(~S[13])&(~S[9]); \n",
    "  assign B[2] = A[2]&(~S[13])&(~S[9])&(~A[3]);\n",
    "  assign B[1] = A[1]&(~S[13])&(~S[9])&(~S[1]);\n",
    "  assign B[0] = A[0]&(~S[13])&(~S[9])&(~S[1])&(~A[0]);  \n",
    "\n",
    "  // step 3\n",
    "  assign Y[3] = |{B[15:8]}; \n",
    "  assign Y[2] = |{B[15:12]} | |{B[7:4]}; \n",
    "  assign Y[1] = B[15]|B[14]|B[11]|B[10]|B[7]|B[6]|B[3]|B[2];  \n",
    "  assign Y[0] = B[15]|B[13]|B[11]|B[9]|B[7]|B[5]|B[3]|B[1];\n",
    "  \n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ranging-collector",
   "metadata": {},
   "source": [
    "#### Exercise 5.8"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "damaged-springfield",
   "metadata": {},
   "source": [
    "#### Exercise 5.9\n",
    "\n",
    "\n",
    "```\n",
    "module testbench_4_29();\n",
    "\n",
    "  logic[31:0] A, B, Y;\n",
    "  logic[2:0] F; \n",
    "  logic C_out; \n",
    "\n",
    "  ALU_32bits dut(A, B, F, Y, C_out); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "      \n",
    "       // additions...\n",
    "      A = 0; B = 0; F = 3'b010; #1;\n",
    "      A = 0; B = 1; F = 3'b010; #1; \n",
    "      A = 0; B = 2; F = 3'b010; #1;\n",
    "      A = 0; B = 3; F = 3'b010; #1;\n",
    "      \n",
    "      // subtractions...\n",
    "      A = 0; B = 0; F = 3'b110; #1; \n",
    "      A = 0; B = 1; F = 3'b110; #1; \n",
    "      A = 0; B = 2; F = 3'b110; #1;\n",
    "      A = 0; B = 3; F = 3'b110; #1; \n",
    "      \n",
    "      // ANDs\n",
    "      A = 32'b000111; B = 32'b000111; F = 3'b000; #1; // 7\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b000; #1; // 0 \n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b000; #1; // 39\n",
    "      A = 32'b111000; B = 32'b110111; F = 3'b000; #1; // 48\n",
    "      \n",
    "      // ORs\n",
    "      A = 32'b000111; B = 32'b000111; F = 3'b001; #1; // 7\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b001; #1; // 0x3F\n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b001; #1; // 0x3F\n",
    "      A = 32'b111000; B = 32'b110111; F = 3'b001; #1; // 0x3F\n",
    "      \n",
    "      // SLT\n",
    "      A = 32'b000011; B = 32'b000111; F = 3'b111; #1; // 1\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b111; #1; // 0\n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b111; #1; // 0\n",
    "      A = 32'b001010; B = 32'b010101; F = 3'b111; #1; // 1\n",
    "      A = 32'b001010; B = 32'b010111; F = 3'b111; #1; // 1\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b111; #1; // 0\n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b111; #1; // 0\n",
    "\n",
    "    end\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "// full adder\n",
    "module full_adder(input logic a, b, C_in, \n",
    "                  output logic S, C_out); \n",
    " \n",
    "  always @(a,b,C_in)\n",
    "    begin\n",
    "      S <= a^b^C_in; \n",
    "      C_out <= a&a |(a^b)&C_in; \n",
    "   end  \n",
    "  \n",
    "endmodule \n",
    "\n",
    "// Ripple carry adder: \n",
    "module rc_adder(input  logic[31:0] A, B,\n",
    "             input  logic C_in,\n",
    "             output logic[31:0] Y, \n",
    "             output logic C_out); \n",
    "\n",
    "  logic[30:0] C; \n",
    "  \n",
    "  full_adder dut0(A[0], B[0], C_in, Y[0], C[0]); \n",
    "  full_adder dut1(A[1], B[1], C[0], Y[1], C[1]); \n",
    "  full_adder dut2(A[2], B[2], C[1], Y[2], C[2]); \n",
    "  full_adder dut3(A[3], B[3], C[2], Y[3], C[3]); \n",
    "  full_adder dut4(A[4], B[4], C[3], Y[4], C[4]); \n",
    "  full_adder dut5(A[5], B[5], C[4], Y[5], C[5]); \n",
    "  full_adder dut6(A[6], B[6], C[5], Y[6], C[6]); \n",
    "  full_adder dut7(A[7], B[7], C[6], Y[7], C[7]); \n",
    "  full_adder dut8(A[8], B[8], C[7], Y[8], C[8]); \n",
    "  full_adder dut9(A[9], B[9], C[8], Y[9], C[9]); \n",
    "  full_adder dut10(A[10], B[10], C[9], Y[10], C[10]); \n",
    "  full_adder dut11(A[11], B[11], C[10], Y[11], C[11]); \n",
    "  full_adder dut12(A[12], B[12], C[11], Y[12], C[12]); \n",
    "  full_adder dut13(A[13], B[13], C[12], Y[13], C[13]); \n",
    "  full_adder dut14(A[14], B[14], C[13], Y[14], C[14]); \n",
    "  full_adder dut15(A[15], B[15], C[14], Y[15], C[15]); \n",
    "  full_adder dut16(A[16], B[16], C[15], Y[16], C[16]); \n",
    "  full_adder dut17(A[17], B[17], C[16], Y[17], C[17]); \n",
    "  full_adder dut18(A[18], B[18], C[17], Y[18], C[18]); \n",
    "  full_adder dut19(A[19], B[19], C[18], Y[19], C[19]); \n",
    "  full_adder dut20(A[20], B[20], C[19], Y[20], C[20]); \n",
    "  full_adder dut21(A[21], B[21], C[20], Y[21], C[21]); \n",
    "  full_adder dut22(A[22], B[22], C[21], Y[22], C[22]); \n",
    "  full_adder dut23(A[23], B[23], C[22], Y[23], C[23]); \n",
    "  full_adder dut24(A[24], B[24], C[23], Y[24], C[24]); \n",
    "  full_adder dut25(A[25], B[25], C[24], Y[25], C[25]); \n",
    "  full_adder dut26(A[26], B[26], C[25], Y[26], C[26]); \n",
    "  full_adder dut27(A[27], B[27], C[26], Y[27], C[27]); \n",
    "  full_adder dut28(A[28], B[28], C[27], Y[28], C[28]); \n",
    "  full_adder dut29(A[29], B[29], C[28], Y[29], C[29]); \n",
    "  full_adder dut30(A[30], B[30], C[29], Y[30], C[30]); \n",
    "  full_adder dut31(A[31], B[31], C[30], Y[31], C_out); \n",
    "endmodule \n",
    "\n",
    "\n",
    "// ALU \n",
    "module ALU_32bits(input logic[31:0] a, b, \n",
    "                  input logic[2:0] F, \n",
    "                  output logic[31:0] Y, \n",
    "        \t\t  output logic Cout); \n",
    "\t\n",
    "  logic Cout_ext, C_in; \n",
    "  logic[31:0] S, b_switched; \n",
    "  \n",
    "  rc_adder dut(a, b_switched, F[2], S, Cout_ext); \n",
    "  \n",
    "  assign b_switched = F[2] ? ~b : b; \n",
    "\n",
    "  always @(a,b,F,S) \n",
    "    begin\n",
    "    case(F[1:0])\n",
    "      2'b00: assign Y = a&b;\n",
    "      2'b01: assign Y = a|b;\n",
    "      2'b10: assign Y = S;\n",
    "      2'b11: assign Y = {31'b0, S[31]}; \n",
    "    endcase\n",
    "  end\n",
    "\n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "difficult-piece",
   "metadata": {},
   "source": [
    "#### Exercise 5.10\n",
    "\n",
    "\n",
    "(a) <br>\n",
    "\n",
    "<b>Method 1</b>: <br>  \n",
    "Overflow and underflow when summing integers expressed as two's complement can only happen when both input numbers $A$ and $B$ are positive, or negative. i.e. when $\\overline{A[n-1]\\oplus B[n-1]}$. Otherwise, the magnitude of the output number $S$ cannot exceed the magnituded of both $A$ and $B$ and no overflow/underflow is possible. \n",
    "\n",
    "The second cue to catching overflow/underflow is if both $A$ and $B$ are positive and the $S[n-1] = 1$. \n",
    "The third cue to catching overflow/underflow is if both $A$ and $B$ are negative and the adder's carry-out is 1. \n",
    "\n",
    "The final equation should be: \n",
    "$A_{n-1}B_{n-1}C_{out} + \\bar{A}_{n-1}\\bar{B}_{n-1}S_{n-1} $\n",
    "\n",
    "<b>Method 2</b>: <br>  \n",
    "\n",
    "\n",
    "The second approach requires to modify the CPA adder directly instead of the ALU. Below is the truth table governing the MSB's full adder. A simpler overflow detection can be calculated with the equation: $C_{out}\\oplus C_{in}$   \n",
    "![alt text](images\\P5_10.PNG \"Title\")\n",
    "\n",
    "\n",
    "(b)<br> \n",
    "The circuit for the second method in (a) is shown below: <br> \n",
    "\n",
    "![alt text](images\\P5_10_circuit.PNG \"Title\")\n",
    "\n",
    "\n",
    "(c) <br> \n",
    "For convenience, the overflow output can be forced to 0 when a ALU is requested an operation other than an additional or subtraction. \n",
    "\n",
    "HDL for Overflow circuit: <br> \n",
    "```\n",
    "// ALU \n",
    "module ALU_32bits(input logic[31:0] a, b, \n",
    "                  input logic[2:0] F, \n",
    "                  output logic[31:0] Y, \n",
    "        \t\t  output logic Cout,\n",
    "                  output logic overflow); // added overflow output \n",
    "\t\n",
    "  logic Cout_ext, C_in; \n",
    "  logic[31:0] S, b_switched; \n",
    "  \n",
    "  rc_adder dut(a, b_switched, F[2], S, Cout_ext); \n",
    "  \n",
    "  assign b_switched = F[2] ? ~b : b; \n",
    "\n",
    "  \n",
    "  always @(a,b,F,S, overflow) \n",
    "    begin\n",
    "      case(F[1:0])\n",
    "        2'b00: assign Y = a&b;\n",
    "        2'b01: assign Y = a|b;\n",
    "        2'b10: assign Y = S;\n",
    "        2'b11: assign Y = {31'b0, S[31]}; \n",
    "      endcase\n",
    "      // method: 1 used to calculate overflow: \n",
    "      assign overflow = a[31]&b_switched[31]&Cout_ext | ~(a[31])&(~b_switched[31])&S[31]; \n",
    "      \n",
    "  end\n",
    "endmodule \n",
    "\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "earned-tooth",
   "metadata": {},
   "source": [
    "#### Exercise 5.11\n",
    "\n",
    "\n",
    "#### Exercise 5.12"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "pressed-wyoming",
   "metadata": {},
   "source": [
    "#### Exercise 5.13\n",
    " \n",
    "Terminate the 2 most significant bits, set $B_{i} = A_{i-2}$ and ground $B_0$ and $B_1$\n",
    "![alt text](images\\P5_13.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "initial-giving",
   "metadata": {},
   "source": [
    "#### Exercise 5.14\n",
    "4-bit left and right rotator applicable to an $n-$bit bus can be built with $n$ 2:1 multiplexers. In the example below, a 7-bit number is used. Setting $F_0$ to 0 results in a 4-bit left rotator. Conversely, setting $F_1$ to 1 results in a 4-bit right rotator. \n",
    "\n",
    "![alt text](images\\P5_14.PNG \"Title\")\n",
    "\n",
    "<b> Verilog module Code</b>\n",
    "\n",
    "```\n",
    "module rotator_4bit\n",
    "  #(parameter BUS_WIDTH = 32)\n",
    "  (input logic[BUS_WIDTH:0] a, \n",
    "   input logic f, \n",
    "   output logic[BUS_WIDTH:0] b); \n",
    "  \n",
    "  always@(a,f)\n",
    "    begin\n",
    "      if(~f) // left rotation by 4 bits \n",
    "        begin\n",
    "          b[31:4] = a[27:0]; \n",
    "          b[3:0] = a[31:28];\n",
    "        end\n",
    "      else // right rotation by 4 bits \n",
    "        begin\n",
    "          b[27:0] = a[31:4]; \n",
    "          b[31:28] = a[3:0]; \n",
    "        end\n",
    "    end\n",
    "endmodule \n",
    "```\n",
    "\n",
    "<b> TestBench Code</b>\n",
    "```\n",
    "module Q5_14_test(); \n",
    "  \n",
    "  logic[31:0]a,b; \n",
    "  logic f; \n",
    "  \n",
    "  rotator_4bit inst(a,f,b);\n",
    "  defparam inst.BUS_WIDTH = 32; \n",
    "  initial \n",
    "    begin \n",
    "      a = 32'hfff; f = 1; #1; \n",
    "      a = 32'hfff; f = 0; #1; \n",
    "    end  \n",
    "    //Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial \n",
    "      begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1); \n",
    "      end\n",
    "  \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "improving-ballet",
   "metadata": {},
   "source": [
    "#### Exercise 5.15\n",
    "![alt text](images\\P5_15.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "modified-exhaust",
   "metadata": {},
   "source": [
    "#### Exercise 5.16\n",
    "\n",
    "$N$ 2:1 multiplexers can first be used to shift all bites by either an increment of $2^0$ or zero. Then, another row of $N$ 2:1 multiplexers can used to shift the output of the previous row by an increment of $2^1$ or zero. In total, $\\log_2N$ rows are sufficient to allows for all combination of shift for increments ranging from 0 to n-1. This is analogous to needing $\\log_2N$ bits to express all binary number from $0$ to $n-1$ where the $i^{th}$ bit of the binary number represent a shift of $2^i$. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "relevant-colony",
   "metadata": {},
   "source": [
    "#### Exercise 5.17\n",
    "\n",
    "(a) $B$ = full of zeros, $C$ = $A$, $k$ = <i>shamt</i>.\n",
    "\n",
    "(b) $B$ = full of $A$'s MSB, $C$ = $A$, $k$ = <i>shamt</i>.\n",
    "\n",
    "(c) $C$ = full of zeros, $B$ = $A$, $k$ = $N-$<i>shamt</i>.\n",
    "\n",
    "(d) $B$ = $C$ =$A$ and $k$ = <i>shamt</i>.  \n",
    "\n",
    "(e) $B$ = $C$ = $A$ and $k$ = $N -$<i>shamt</i>.  "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "average-satellite",
   "metadata": {},
   "source": [
    "#### Exercise 5.18\n",
    "Delay for 4x4 multiplier: <br> \n",
    "$t_{AND} + 8t_{FA}$ <br> \n",
    "Delay for NxN multiplier: <br>\n",
    "$t_{AND} + (3N-4)t_{FA}$ <br> "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "restricted-permit",
   "metadata": {},
   "source": [
    "#### Exercise 5.19\n",
    "Delay for 4x4 divider: <br>\n",
    "$4(t_{FA}+t_{MUX}) + t_{inv}$ <br>\n",
    "Delay for NxN divider: <br>\n",
    "$N(t_{FA}+t_{MUX}) + t_{inv}$ <br>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "imposed-sender",
   "metadata": {},
   "source": [
    "#### Exercise 5.20\n",
    "\n",
    "A 2's complement multiplier circuit could easily be designed around 3 stage: Firstly, invert and add 1 to any input that is negative to obtain their magnitude. Secondly, multiply their magnitudes using the unsigned integer multiplier presented in 5.2.6. Lastly, invert and add 1 to the ouput if exactly one of two input was negative. This solution is trivial and easy to implement in a circuit digram. However, there are more efficient approaches. \n",
    "\n",
    "The <b>Baugh-Wooley</b> method [1] can be used instead to limit the number of gates. Here's an example for 5-bit number product.  <br>\n",
    "\n",
    "1. Recall 2's complement are just like unsigned integers where the MSB has a negative weight. This means the product can be carried out, but the negative weight must be taken into account. Hence, the last partial product is negative, and the MSBs are red represent the sign of each partial product. For convenience, signs are extended:  <br>\n",
    "![alt text](images\\P5_20_step2.PNG \"Title\")\n",
    "\n",
    "2. The last partial product can added instead of subtracted if its bits are flipped and incremented. Ones are also  added and subtracted to get rid of the left-most extending part of the partial products during the next step: <br>\n",
    "![alt text](images\\P5_20_step3.PNG \"Title\")\n",
    "\n",
    "3. Adding ones to the partial product will either turn them positive or increase their magnitude if they were already positive. Either way, the bits to which they were added flip signs and the bits on their left go to zero. \n",
    "![alt text](images\\P5_20_step4.PNG \"Title\")\n",
    "=\n",
    "4. The remaining bits to subtract can instead be added if they flipped and incremented. The amount of hardware needed is very similar to the unsigned product method.\n",
    "![alt text](images\\P5_20_step5.PNG \"Title\")\n",
    "\n",
    "The resulting circuit is shown below: <br>\n",
    "\n",
    "![alt text](images\\P5_20_circuit.PNG \"Title\")\n",
    "\n",
    "[1] Refer to slide 30: http://web.mit.edu/6.111/www/f2016/handouts/L08.pdf\n",
    "\n",
    "\n",
    "\n",
    "#### Exercise 5.21\n",
    "\n",
    "![alt text](images\\P5_21.PNG \"Title\")\n",
    "<b>verilog code</b>\n",
    "```\n",
    "module signExtender(input logic[3:0] a, \n",
    "                    output logic[7:0] b);\n",
    "  assign b = {{4{a[3]}},a};\n",
    "endmodule\n",
    "```    \n",
    "    \n",
    "\n",
    "\n",
    "#### Exercise 5.22\n",
    "\n",
    "![alt text](images\\P5_21.PNG \"Title\")\n",
    "<b>verilog code</b>\n",
    "```    \n",
    "module zeroExtension(input logic[3:0] a, \n",
    "                    output logic[7:0] b);\n",
    "  assign b = {0'b000,a};\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Exercise 5.23\n",
    "![alt text](images\\P5_23.PNG \"Title\")\n",
    "\n",
    "#### Exercise 5.24\n",
    "(a) 0 to 4095.999755859375 <br>\n",
    "(b) -2047.999755859375 to 2047.999755859375<br>\n",
    "(c) -2048.999755859375 to 2047.999755859375\n",
    "\n",
    "\n",
    "#### Exercise 5.25\n",
    "(a) 10001101.10010000 $\\implies$ 0x8d90 <br> \n",
    "(b) 00101010.01010000 $\\implies$ 0x2a50 <br> \n",
    "(c) 10010001.00101000 $\\implies$ 0x9128 <br> \n",
    "\n",
    "\n",
    "#### Exercise 5.26\n",
    "(a) 111110.100000 $\\implies$ 0xfa0 <br> \n",
    "(b) 010000.010000 $\\implies$ 0x410 <br> \n",
    "(c) 101000.000101 $\\implies$ 0x502 <br> \n",
    "\n",
    "#### Exercise 5.27\n",
    "(a) −13.5625 = -217 / 16 = 1111111100100111 / $2^4$ = 11110010.01110000  $\\implies$ 0xf270 <br> \n",
    "(b) 42.3125 = 677 / 16 = 0000001010100101 / $2^4$ = 00101010.01010000  $\\implies$ 0x2a50<br>\n",
    "(c) −17.15625 = -549 / 32 = 1111110111011011 / $2^5$ = 11101110.11011000  $\\implies$ 0xeed8 <br> \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "#### Exercise 5.28\n",
    "(a) -30.5  = -61/  2 = 111111000011/ 2 = 100001.100000 $\\implies$ 0x860<br>\n",
    "(b) 16.25  = 65 / 4 = 000001000001 / 4 = 010000.010000 $\\implies$ 0x410<br>\n",
    "(c) -8.078125 = -517 / 64 = 110111111011 / 64 = 110111.111011 $\\implies$ 0xdfb<br>\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "#### Exercise 5.29\n",
    "half of the problem is already solved in 2.25: \n",
    "\n",
    "(a) -13.5625 = 10001101.10010000 = - 1.1011001 x $2^3$ <br>\n",
    "<b>Sign:</b> 1 <br> \n",
    "<b>Exponent: </b>10000010 <br>\n",
    "<b>Mantissa:</b> 10110010000000000000000 <br>\n",
    "0xc1590000 <br>\n",
    "\n",
    "\n",
    "(b) 42.3125 = 00101010.01010000 = 1.010100101 x $2^5$ <br> \n",
    "<b>Sign:</b> 0 <br> \n",
    "<b>Exponent: </b>10000100 <br>\n",
    "<b>Mantissa:</b> 01010010100000000000000 <br>\n",
    "0x42294000 <br>\n",
    "\n",
    "\n",
    "(c) -17.15625 = 10010001.00101000 = -1.000100101 x $2^4$ <br>\n",
    "<b>Sign:</b> 1 <br> \n",
    "<b>Exponent: </b>10000011 <br>\n",
    "<b>Mantissa:</b> 00010010100000000000000 <br>\n",
    "0xc1894000 <br>\n",
    "\n",
    "#### Exercise 5.30\n",
    "\n",
    "(a) 111110.100000  = -1.11101 x $2^4$ <br>\n",
    "<b>Sign:</b> 1 <br> \n",
    "<b>Exponent: </b>10000011 <br>\n",
    "<b>Mantissa:</b> 11101000000000000000000 <br>\n",
    "0xC1F40000 <br>\n",
    "\n",
    "\n",
    "(b) 010000.010000 = 1.0000010000 x $2^4$ <br>\n",
    "<b>Sign:</b> 0 <br> \n",
    "<b>Exponent: </b>10000011 <br>\n",
    "<b>Mantissa:</b> 00000100000000000000000 <br>\n",
    "0x41820000 <br>\n",
    "\n",
    "\n",
    "(c) 101000.000101  = 1.000000101x $2^3$ <br>\n",
    "<b>Sign:</b> 1 <br> \n",
    "<b>Exponent: </b>10000010 <br>\n",
    "<b>Mantissa:</b> 00000010100000000000000 <br>\n",
    "0xC1014000 <br>\n",
    "\n",
    "\n",
    "#### Exercise 5.31\n",
    "#### Exercise 5.32\n",
    "#### Exercise 5.33\n",
    "\n",
    "\n",
    "The shift intents to equalize the exponent part of both numbers to permit the summation of both number's mantissa (fraction). We can either: <br> \n",
    "1. Drop the exponent of the larger number to match the lower number's exponent, and then left shift the larger number's mantissa (fraction) by the same amount. \n",
    "2. Raise the exponent of the smaller number to match the larger number's exponent, and then right shift the number's mantissa (fraction) by the same amount. \n",
    "\n",
    "Both approaches are mathematically valid, however the former is undesirable in practice since the mantissa (fraction) of the larger number will most likely overflow when it is shifted left. On the other hand, the mantissa(fraction) of the smaller number might only lose precision when it is right shifted. \n",
    "\n",
    "\n",
    "#### Exercise 5.34\n",
    "\n",
    "\n",
    "(a) C0123456 + 81C564B7 <br>\n",
    "1 1000000 000100100011010001010110 +  1 0000001 110001010110010010110111 <br>\n",
    "-1.000100100011010001010110e$\\cdot 2^{-63}$ -1.110001010110010010110111$\\cdot 2^{-126}$ <br>\n",
    "-1.000100100011010001010110e$\\cdot 2^{-63}$ -0.0$\\cdot 2^{-63}$ <br>\n",
    "= 0xC0123456<br>\n",
    "\n",
    "(b) 0xD0B10301 + 0xD1B43203 <br>\n",
    "1 10100001 01100010000001100000001 + 1 10100011 01101000011001000000011 <br>\n",
    "-1.01100010000001100000001$\\cdot2^{34}$ -1.01101000011001000000011 $\\cdot2^{36}$  <br>\n",
    "-0.0101100010000001100000001$\\cdot2^{36}$ -1.01101000011001000000011 $\\cdot2^{36}$  <br>\n",
    "-0.0101100010000001100000001$\\cdot2^{36}$ -1.01101000011001000000011 $\\cdot2^{36}$  <br>\n",
    "-1.1100000011100101100001101$\\cdot2^{36}$ <br> \n",
    "= 0xD1E072C3\n",
    "\n",
    "(c) 0x5EF10324 + 0x5E039020 <br>\n",
    "0 10111101 11100010000001100100100 + 0 10111100 00000111001000000100000 <br>\n",
    "1.11100010000001100100100$\\cdot2^{62}$ + 1.00000111001000000100000$\\cdot2^{61}$ <br>\n",
    "1.11100010000001100100100$\\cdot2^{62}$ + 0.100000111001000000100000$\\cdot2^{62}$ <br>\n",
    "= 1.10110010110010110011010$\\cdot2^{62}$ <br> \n",
    "= 0x5ED9659A\n",
    "\n",
    "\n",
    "\n",
    "#### Exercise 5.35\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "#### Exercise 5.36\n",
    "\n",
    "<u>step 0</u>: <br>\n",
    "\n",
    "If the two input number need to be subtracted, flip the bit sign of the second floating point. e.g.: \n",
    "1. $1.011 - 1.110$ become $1.011 + (-1.110)$. The second number's sign bit is changed from 0 to 1. \n",
    "2. $(-1.011) - (-1.110)$ becomes $(-1.011) + 1.110$.  The second number's sign bit is changed from 1 to 0. \n",
    "\n",
    "If both input number sign bits are identical after this (i.e. $a[32]\\oplus b[32] = 0$), then skip the added step 4.5 and set $c[32] = a[32]$. Otherwise, a subtraction is necessary and step 4.5 must be executed: \n",
    "\n",
    "<u>step 4.5</u>: \n",
    "\n",
    "Convert both mantissa to their two's complement form by prepending 0. Then, flip the sign of the smaller mantissa by inverting its bits and adding 1. Finally if the number with the smaller mantissas has a sign bit of 1 (negative), set the result sign bit to 0 (i.e. $c[32] = 0$). Otherwise, set it to one. \n",
    "\n",
    "Note: Because the smaller mantissa is negated, adding it from the other input will result in a positive value.  \n",
    "\n",
    "\n",
    "\n",
    "#### Exercise 5.37\n",
    "\n",
    "(a) \n",
    "There are $2^{32}$ unique combinations of sign, exponent and mantissa. Among those: \n",
    "- $2^{24}$ represent when the exponent is filled with 1, hence meaning this is not a number\n",
    "- $2$ of them present the value 0. Hence 1 is redundant and cannot be used to express. \n",
    "\n",
    "Hence, there is a total of $2^{32} - 2^{24} - 1 = 4278190079$ unique values that can be represented by the IEEE 754 single precision floating point. \n",
    "\n",
    "(b) $2^{32} - 1 = 4278190079$ would be represented, so  $2^{24}$ mores. \n",
    "\n",
    "(c) Manipulating floating point numbers often results in $\\pm$ infinity (inf) or undetermined numbers (NaN). Therefore, there is value is capturing them in a floating point convention. For example, diving by zero, or multiplying infinity with zero result in NaN. \n",
    "\n",
    "\n",
    "#### Exercise 5.38"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "seven-heart",
   "metadata": {},
   "source": [
    "#### Exercise 5.39\n",
    "\n",
    "\n",
    "![alt text](images\\P5_39.PNG \"Title\")\n",
    "\n",
    "\n",
    "<b> Test Module</b>\n",
    "```\n",
    "module test_5_39(); \n",
    "  \n",
    "  logic[31:0] a, b, q; \n",
    "  \n",
    "  float_adder inst(a, b, q); \n",
    "  \n",
    "  initial\n",
    "    begin \n",
    "      a = 32'h 43f01490; b = 32'h 43f00720; #3; \n",
    "      a = 32'h 1DBC2307; b = 32'h 30A2C773; #3; \n",
    "      a = 32'h 43C6DE05; b = 32'h 2C290DD8; #3; \n",
    "      a = 32'h 4C44670C; b = 32'h 75AFBCA5; #3; \n",
    "      a = 32'h 6CD5CBA5; b = 32'h 17ECCBDF; #3; \n",
    "      a = 32'h 6087D21E; b = 32'h 575A9BA8; #3; \n",
    "      a = 32'h 479709DF; b = 32'h 23D802DA; #3; \n",
    "      a = 32'h 3F48100A; b = 32'h 76CEB9FF; #3; \n",
    "      a = 32'h 27A8D739; b = 32'h 2D1074F3; #3; \n",
    "      a = 32'h 49C62D7D; b = 32'h 15BA3333; #3; \n",
    "    end\n",
    "     //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule \n",
    "```\n",
    "\n",
    "<b> Verilog Module</b>\n",
    "```\n",
    "module adder_23(input logic[23:0]a, b,\n",
    "                input logic c_in, \n",
    "                output logic[23:0] c, \n",
    "                output logic c_out); \n",
    "  logic[24:0] sum; \n",
    "  assign sum = a + b + c_in;\n",
    "  assign c = sum[23:0]; \n",
    "  assign c_out = sum[24]; \n",
    "endmodule\n",
    "\n",
    "\n",
    "module float_adder(input  logic[31:0] a, b, \n",
    "                   output logic[31:0] q); \n",
    "  // compute mantissa difference c_post \n",
    "  logic[8:0] c;\n",
    "  logic[7:0] c_post; \n",
    "  assign c = {1'b0,a[30:23]} - {1'b0,b[30:23]}; // convert unsigned form to two's complement. \n",
    "  assign c_post = ~c[8] ? c[7:0] : (~c + 1);\n",
    "\n",
    "  // shift one of the fraction based on mantissa diff, then sum.  \n",
    "  logic[23:0] a_post, b_post, sum;   \n",
    "  assign a_post = c[8] ? ({1'b1,a[22:0]} >> c_post) : {1'b1,a[22:0]}; \n",
    "  assign b_post = c[8] ? {1'b1,b[22:0]} : {1'b1,b[22:0]} >> c_post; \n",
    "  adder_23 inst(a_post, b_post, 0, sum, c_out); \n",
    "  \n",
    "  // compute final output \n",
    "  assign q[31] = 0; \n",
    "  assign q[30:23] = c[8] ? b[30:23] + c_out : a[30:23] + c_out;  \n",
    "  assign q[22:0] = c_out ? sum >> 1 : sum; \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "failing-authentication",
   "metadata": {},
   "source": [
    "#### Exercise 5.40\n",
    "\n",
    "\n",
    "(a) <br>\n",
    "positive IEEE 754 floating points product steps. <br> \n",
    "step 1: Sum mantissa of both inputs and subtract 127 to the result.  <br>\n",
    "step 2: Prepend fraction segment of both inputs by 1, then compute their unsigned product. <br>\n",
    "step 3. If the product has a carry over, right shift the product result by 24. Otherwise, right-shift by 23. <br>\n",
    "step 4. The 23 least significant bit of step 3 are the fraction segment of the output fraction. <br> \n",
    "\n",
    "\n",
    "(b)\n",
    "![alt text](images\\P5_40.PNG \"Title\")\n",
    "\n",
    "\n",
    "\n",
    "(c)\n",
    "\n",
    "<b> Test module</b>\n",
    "```\n",
    "module product_24(input logic[23:0]a, b, \n",
    "                  output logic[46:0] c, \n",
    "                output logic c_out); \n",
    "  logic[47:0] product; \n",
    "  assign product = a * b ;\n",
    "  assign c = product[46:0]; \n",
    "  assign c_out = product[47]; \n",
    "endmodule\n",
    "\n",
    "\n",
    "module float_product(input  logic[31:0] a, b, \n",
    "                     output logic[31:0] q); \n",
    "  logic c_out; \n",
    "   \n",
    "  // product of both input's fraction:  \n",
    "  logic[46:0] prod;\n",
    "  logic[23:0] a_post, b_post; \n",
    "  assign a_post = {1'b1, a[22:0]}; \n",
    "  assign b_post = {1'b1, b[22:0]}; \n",
    "  product_24 inst(a_post, b_post, prod, c_out);   \n",
    " \n",
    "  // compute final output \n",
    "  assign q[31] = 0; \n",
    "  assign q[30:23] = (a[30:23] + b[30:23] - 127) + c_out;    \n",
    "  assign q[22:0] = c_out ? (prod >> 24) : (prod >> 23); \n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b> Verilog Module</b>\n",
    "\n",
    "```\n",
    "module test(); \n",
    "  \n",
    "  logic[31:0] a, b, q; \n",
    "  \n",
    "  float_product inst(a, b, q); \n",
    "  \n",
    "  initial\n",
    "    begin \n",
    "      a = 32'h 43f01490; b = 32'h 43f00720; #3; \n",
    "      a = 32'h 1DBC2307; b = 32'h 30A2C773; #3; \n",
    "      a = 32'h 43C6DE05; b = 32'h 2C290DD8; #3; \n",
    "      a = 32'h 4C44670C; b = 32'h 75AFBCA5; #3;  // overflows\n",
    "      a = 32'h 6CD5CBA5; b = 32'h 17ECCBDF; #3; \n",
    "      a = 32'h 6087D21E; b = 32'h 575A9BA8; #3; \n",
    "      a = 32'h 479709DF; b = 32'h 23D802DA; #3; \n",
    "      a = 32'h 3F48100A; b = 32'h 76CEB9FF; #3; \n",
    "      a = 32'h 27A8D739; b = 32'h 2D1074F3; #3; \n",
    "      a = 32'h 49C62D7D; b = 32'h 15BA3333; #3; \n",
    "    end\n",
    "  \n",
    "     //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule \n",
    "```\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "previous-helmet",
   "metadata": {},
   "source": [
    "#### Exercise 5.41\n",
    "\n",
    "\n",
    "(a) \n",
    "\n",
    "Straight square, curved square and black square definition are defined in figure 5.7 of the book:  \n",
    "![alt text](images\\P5_41_32bitPrefixAdder.PNG \"Title\")\n",
    "\n",
    "\n",
    "\n",
    "(b) \n",
    "The module `prefix_adder_32bit` is defined in section (e). It should be error free. Also, the pipelined prefix adder of section (e) is extensively tested and uses the same sub-modules.  \n",
    "\n",
    "\n",
    "(c) <br>\n",
    "critical path goes through 13 two-input gates. Hence, total delay is 1300 ps. \n",
    "\n",
    " \n",
    "(d) <br>\n",
    "The pipeline adder can be built by adding 6 arrays of registers: One above each of the five row defined in (a) and one array right below row 5. \n",
    "\n",
    "\n",
    "Delay between block should not go below 2(100)ps + 80ps = 280ps. Hence the pipelined prefix adder cannot run faster than 3.57 GHz.  \n",
    "\n",
    "(e)\n",
    "\n",
    "<b> Verilog pipeline adder </b>\n",
    "```\n",
    "\n",
    "module pipeline_prefix_adder_32bit(input  logic[31:0] A, B,\n",
    "                          input  logic clk, reset, \n",
    "                          input  logic c_in, \n",
    "                          output logic[31:0] q, \n",
    "                          output c_out);\n",
    "  \n",
    "  // Function output variable declaration: \n",
    "  logic[31:0] P, G; \n",
    "  \n",
    "   logic G_30_29, G_28_27, G_26_25, G_24_23, G_22_21, G_20_19, G_18_17, G_16_15, G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1; \n",
    "  \n",
    "  logic G_30_27, G_29_27, G_26_23, G_25_23, G_22_19, G_21_19, G_18_15, G_17_15, G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1; \n",
    "  \n",
    "  logic G_30_23, G_29_23, G_28_23, G_27_23, G_22_15, G_21_15, G_20_15, G_19_15, G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1; \n",
    "  \n",
    "  logic G_30_15, G_29_15, G_28_15, G_27_15, G_26_15, G_25_15, G_24_15, G_23_15, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1;\n",
    "  \n",
    "  logic G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1;\n",
    "  \n",
    "  // Registers output variable declaration: \n",
    "  logic[31:0] Pr1, Gr1, Pr2, Gr2, Pr3, Gr3, Pr4, Gr4, Pr5, Gr5; \n",
    "  logic[31:0] Ar1, Br1, Ar2, Br2, Ar3, Br3, Ar4, Br4, Ar5, Br5, Ar6, Br6;  \n",
    "  \n",
    "  logic G_30_29r,  G_28_27r,  G_26_25r,  G_24_23r,  G_22_21r,  G_20_19r,  G_18_17r,  G_16_15r,  G_14_13r,  G_12_11r,  G_10_9r,  G_8_7r,  G_6_5r,  G_4_3r,  G_2_1r,  G_0_n1r; \n",
    " \n",
    "  logic G_30_27r,  G_29_27r,  G_26_23r,  G_25_23r,  G_22_19r,  G_21_19r,  G_18_15r,  G_17_15r,  G_14_11r,  G_13_11r,  G_10_7r,  G_9_7r,  G_6_3r,  G_5_3r,  G_2_n1r,  G_1_n1r; \n",
    "\n",
    "  logic G_30_23r,  G_29_23r,  G_28_23r,  G_27_23r,  G_22_15r,  G_21_15r,  G_20_15r,  G_19_15r,  G_14_7r,  G_13_7r,  G_12_7r,  G_11_7r,  G_6_n1r,  G_5_n1r,  G_4_n1r,  G_3_n1r; \n",
    "   \n",
    "  logic G_30_15r,  G_29_15r,  G_28_15r,  G_27_15r,  G_26_15r,  G_25_15r,  G_24_15r,  G_23_15r,  G_14_n1r,  G_13_n1r,  G_12_n1r,  G_11_n1r,  G_10_n1r,  G_9_n1r,  G_8_n1r,  G_7_n1r; \n",
    "  \n",
    "  logic G_30_n1r,  G_29_n1r,  G_28_n1r,  G_27_n1r,  G_26_n1r,  G_25_n1r,  G_24_n1r,  G_23_n1r,  G_22_n1r,  G_21_n1r,  G_20_n1r,  G_19_n1r,  G_18_n1r,  G_17_n1r,  G_16_n1r,  G_15_n1r; \n",
    "  \n",
    "  logic G_28_27r1;\n",
    "  logic G_20_19r1;\n",
    "  logic G_12_11r1;\n",
    "  logic G_4_3r1; \n",
    "  logic G_0_n1r1; \n",
    "  logic G_8_7r1; \n",
    "  logic G_8_7r2;\n",
    "  logic G_24_23r1;\n",
    "  logic G_24_23r2; \n",
    "  logic G_16_15r1;   \n",
    "  \n",
    "  logic G_26_23r1;\n",
    "  logic G_10_7r1;\n",
    "  logic G_18_15r1;\n",
    "  logic G_2_n1r1;\n",
    "  logic G_9_7r1; \n",
    "  logic G_17_15r1; \n",
    "  \n",
    "  logic G_1_n1r1;\n",
    "  logic G_1_n1r2;\n",
    "  logic G_25_23r1; \n",
    "  logic G_16_15r2;\n",
    "  \n",
    "\tlogic G_0_n1r2;\n",
    "\tlogic G_22_15r1;\n",
    "\tlogic G_21_15r1;\n",
    "\tlogic G_20_15r1;\n",
    "\tlogic G_19_15r1;\n",
    "\tlogic G_18_15r2;\n",
    "\tlogic G_17_15r2;\n",
    "\tlogic G_16_15r3;\n",
    "\tlogic G_0_n1r3;\n",
    "\tlogic G_2_n1r2;\n",
    "\tlogic G_3_n1r1;\n",
    "\tlogic G_4_n1r1;\n",
    "\tlogic G_5_n1r1;\n",
    "\tlogic G_6_n1r1;\n",
    "\tlogic G_14_n1r1;\n",
    "\tlogic G_13_n1r1;\n",
    "\tlogic G_12_n1r1;\n",
    "\tlogic G_11_n1r1;\n",
    "\tlogic G_10_n1r1;\n",
    "\tlogic G_9_n1r1;\n",
    "\tlogic G_8_n1r1;\n",
    "\tlogic G_7_n1r1;\n",
    "\tlogic G_6_n1r2;\n",
    "\tlogic G_5_n1r2;\n",
    "\tlogic G_4_n1r2;\n",
    "\tlogic G_3_n1r2;\n",
    "\tlogic G_2_n1r3;\n",
    "\tlogic G_1_n1r3;\n",
    "\tlogic G_0_n1r4;\n",
    "\t\n",
    "\n",
    "\n",
    "\t\n",
    "  // Module instantiations\n",
    "  layer_0 inst0(A, B, P, G);\n",
    "  \n",
    "  // GOOD \n",
    "  layer_1 inst1(Pr1, Gr1, c_in, \n",
    "                G_30_29, G_28_27, G_26_25, G_24_23, G_22_21, G_20_19, G_18_17, G_16_15, G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1); \n",
    "\n",
    "  // GOOD \n",
    "  layer_2 inst2(Pr2, Gr2, G_28_27r, G_24_23r, G_20_19r, G_16_15r, G_12_11r, G_8_7r, G_4_3r, G_0_n1r, G_30_29r, G_26_25r, G_22_21r, G_18_17r, G_14_13r, G_10_9r, G_6_5r, G_2_1r, \n",
    "                G_30_27, G_29_27, G_26_23, G_25_23, G_22_19, G_21_19, G_18_15, G_17_15, G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1);\n",
    "  \n",
    "  // GOOD \n",
    "  layer_3 inst3(Pr3, Gr3, G_26_23r, G_18_15r, G_10_7r, G_2_n1r, \n",
    "                G_30_27r, G_29_27r, G_28_27r1, G_22_19r, G_21_19r, G_20_19r1, G_14_11r, G_13_11r, G_12_11r1, G_6_3r, G_5_3r, G_4_3r1, \n",
    "                G_30_23, G_29_23, G_28_23, G_27_23, G_22_15, G_21_15, G_20_15, G_19_15, G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1);\n",
    "    \n",
    "\t\n",
    "  // GOOD\n",
    "  layer_4 inst4(Pr4, G_6_n1r, G_22_15r, \n",
    "                G_30_23r, G_29_23r, G_28_23r, G_27_23r, G_26_23r1, G_25_23r1, G_24_23r2, Gr4[23], G_14_7r, G_13_7r, G_12_7r, G_11_7r, G_10_7r1, G_9_7r1, G_8_7r2, Gr4[7], // 9_7, 25_23  \n",
    "                G_30_15, G_29_15, G_28_15, G_27_15, G_26_15, G_25_15, G_24_15, G_23_15, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1); \n",
    "\t\t\t\t\n",
    "\n",
    "  layer_5 inst5(Pr5, G_14_n1r, \n",
    "                G_30_15r, G_29_15r, G_28_15r, G_27_15r,G_26_15r, G_25_15r, G_24_15r, G_23_15r, G_22_15r1, G_21_15r1, G_20_15r1, G_19_15r1, G_18_15r2, G_17_15r2, G_16_15r3, Gr5[15],  // 17_15\n",
    "                G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1);\n",
    "\t\t\t\t\n",
    "\t// -----------------------------------------------------------------------------------------------------------\n",
    "\n",
    "  layer_6 inst6(Ar6, Br6, G_30_n1r, G_29_n1r, G_28_n1r, G_27_n1r, G_26_n1r, G_25_n1r, G_24_n1r, G_23_n1r, G_22_n1r, G_21_n1r, G_20_n1r, G_19_n1r, G_18_n1r, G_17_n1r, G_16_n1r, G_15_n1r, G_14_n1r1, G_13_n1r1, G_12_n1r1, G_11_n1r1, G_10_n1r1, G_9_n1r1, G_8_n1r1, G_7_n1r1, G_6_n1r2, G_5_n1r2, G_4_n1r2, G_3_n1r2, G_2_n1r3, G_1_n1r3, G_0_n1r4, q, c_out); \n",
    "  \n",
    "  \n",
    "  \n",
    "  always @(posedge clk, posedge reset)\n",
    "    begin\n",
    "      if (reset)\n",
    "        begin\n",
    "           // register layer betweet row 0 and 1\n",
    "           Pr1 <= 32'b0; Gr1 <= 32'b0; \n",
    "           Pr2 <= 32'b0; Gr2 <= 32'b0;\n",
    "           Pr3 <= 32'b0; Gr3 <= 32'b0;\n",
    "          \n",
    "           Ar1 <= 32'b0; Br1 <= 32'b0; \n",
    "           Ar2 <= 32'b0; Br2 <= 32'b0;\n",
    "           Ar3 <= 32'b0; Br3 <= 32'b0;\n",
    "          \n",
    "            // register layer between row 1 and 2; \n",
    "           G_30_29r <= 0;\n",
    "           G_28_27r <= 0;\n",
    "           G_26_25r <= 0;\n",
    "           G_24_23r <= 0;\n",
    "           G_22_21r <= 0;\n",
    "           G_20_19r <= 0;\n",
    "           G_18_17r <= 0;\n",
    "           G_16_15r <= 0;\n",
    "           G_14_13r <= 0;\n",
    "           G_12_11r <= 0;\n",
    "           G_10_9r <= 0;\n",
    "           G_8_7r <= 0;\n",
    "           G_6_5r <= 0;\n",
    "           G_4_3r <= 0;\n",
    "           G_2_1r <= 0;\n",
    "           G_0_n1r <= 0;\n",
    "          \n",
    "           // register layer between row 2 and 3; \n",
    "           G_30_27r <= 0;\n",
    "           G_29_27r <= 0;\n",
    "           G_26_23r <= 0;\n",
    "           G_25_23r <= 0;\n",
    "           G_22_19r <= 0;\n",
    "           G_21_19r <= 0;\n",
    "           G_18_15r <= 0;\n",
    "           G_17_15r <= 0;\n",
    "           G_14_11r <= 0;\n",
    "           G_13_11r <= 0;\n",
    "           G_10_7r <= 0;\n",
    "           G_9_7r <= 0;\n",
    "           G_6_3r <= 0;\n",
    "           G_5_3r <= 0;\n",
    "           G_2_n1r <= 0;\n",
    "           G_1_n1r <= 0;\n",
    "          \n",
    "           // register layer between row 3 and 4; \n",
    "           G_30_23r <= 0;\n",
    "           G_29_23r <= 0;\n",
    "           G_28_23r <= 0;\n",
    "           G_27_23r <= 0;\n",
    "           G_22_15r <= 0;\n",
    "           G_21_15r <= 0;\n",
    "           G_20_15r <= 0;\n",
    "           G_19_15r <= 0;\n",
    "           G_14_7r <= 0;\n",
    "           G_13_7r <= 0;\n",
    "           G_12_7r <= 0;\n",
    "           G_11_7r <= 0;\n",
    "           G_6_n1r <= 0;\n",
    "           G_5_n1r <= 0;\n",
    "           G_4_n1r <= 0;\n",
    "           G_3_n1r <= 0;\n",
    "\n",
    "\t\t   // register layer between row 4 and 5; \n",
    "           G_30_15r <= 0;\n",
    "           G_29_15r <= 0;\n",
    "           G_28_15r <= 0;\n",
    "           G_27_15r <= 0;\n",
    "           G_26_15r <= 0;\n",
    "           G_25_15r <= 0;\n",
    "           G_24_15r <= 0;\n",
    "           G_23_15r <= 0;\n",
    "           G_14_n1r <= 0;\n",
    "           G_13_n1r <= 0;\n",
    "           G_12_n1r <= 0;\n",
    "           G_11_n1r <= 0;\n",
    "           G_10_n1r <= 0;\n",
    "           G_9_n1r <= 0;\n",
    "           G_8_n1r <= 0;\n",
    "           G_7_n1r <= 0;\n",
    "\n",
    "\t\t   // register layer between row 6 and 7; \n",
    "           G_30_n1r <= 0;\n",
    "           G_29_n1r <= 0;\n",
    "           G_28_n1r <= 0;\n",
    "           G_27_n1r <= 0;\n",
    "           G_26_n1r <= 0;\n",
    "           G_25_n1r <= 0;\n",
    "           G_24_n1r <= 0;\n",
    "           G_23_n1r <= 0;\n",
    "           G_22_n1r <= 0;\n",
    "           G_21_n1r <= 0;\n",
    "           G_20_n1r <= 0;\n",
    "           G_19_n1r <= 0;\n",
    "           G_18_n1r <= 0;\n",
    "           G_17_n1r <= 0;\n",
    "           G_16_n1r <= 0;\n",
    "           G_15_n1r <= 0;\n",
    "\n",
    "        end\n",
    "      else\n",
    "        begin\n",
    "\t\t\tPr1 <= P; Gr1 <= G; \n",
    "\t\t\tPr2 <= Pr1; Gr2 <= Gr1;\n",
    "\t\t\tPr3 <= Pr2; Gr3 <= Gr2;\n",
    "\t\t\tPr4 <= Pr3; Gr4 <= Gr3;\n",
    "\t\t\tPr5 <= Pr4; Gr5 <= Gr4;\n",
    "\n",
    "\t\t\tAr1 <= A; Br1 <= B;   \n",
    "\t\t\tAr2 <= Ar1; Br2 <= Br1;\n",
    "\t\t\tAr3 <= Ar2; Br3 <= Br2;\n",
    "\t\t\tAr4 <= Ar3; Br4 <= Br3;\n",
    "\t\t\tAr5 <= Ar4; Br5 <= Br4;\n",
    "\t\t\tAr6 <= Ar5; Br6 <= Br5;\n",
    "\n",
    "\t\t\tG_28_27r1 <= G_28_27r;\n",
    "\t\t\tG_20_19r1 <= G_20_19r;\n",
    "\t\t\tG_12_11r1 <= G_12_11r;\n",
    "\t\t\tG_4_3r1 <= G_4_3r; \n",
    "\t\t\tG_0_n1r1 <= G_0_n1r; \n",
    "\t\t\tG_8_7r1 <= G_8_7r; \n",
    "\t\t\tG_24_23r1 <= G_24_23r; \n",
    "\t\t\tG_24_23r2 <= G_24_23r1;\n",
    "\t\t\tG_16_15r1 <= G_16_15r; \n",
    "\t\t\tG_16_15r2 <= G_16_15r1; \n",
    "\n",
    "\t\t\tG_26_23r1 <= G_26_23r;  \n",
    "\t\t\tG_10_7r1 <= G_10_7r;\n",
    "\t\t\tG_18_15r1 <= G_18_15r;\n",
    "\t\t\tG_2_n1r1 <= G_2_n1r;\n",
    "\t\t\tG_1_n1r1 <= G_1_n1r; \n",
    "\t\t\tG_1_n1r2 <= G_1_n1r1; \n",
    "\n",
    "\t\t\tG_0_n1r2 <= G_0_n1r1; \n",
    "\t\t\tG_9_7r1 <= G_9_7r;\n",
    "\t\t\tG_8_7r2 <= G_8_7r1; \n",
    "\t\t\tG_17_15r1 <= G_17_15r; \n",
    "\t\t\tG_25_23r1 <= G_25_23r; \n",
    "\n",
    "\t\t\t G_22_15r1 <= G_22_15r; \n",
    "\t\t\tG_21_15r1 <= G_21_15r; \n",
    "\t\t\tG_20_15r1 <= G_20_15r; \n",
    "\t\t\tG_19_15r1 <= G_19_15r; \n",
    "\t\t\tG_18_15r2 <= G_18_15r1;\n",
    "\t\t\tG_17_15r2 <= G_17_15r1;\n",
    "\t\t\tG_16_15r3 <= G_16_15r2;\n",
    "\t\t\tG_0_n1r3 <= G_0_n1r2;\n",
    "\t\t\tG_1_n1r2 <= G_1_n1r1;\n",
    "\t\t\tG_2_n1r2 <= G_2_n1r1;\n",
    "\t\t\tG_3_n1r1 <= G_3_n1r;\n",
    "\t\t\tG_4_n1r1 <= G_4_n1r;\n",
    "\t\t\tG_5_n1r1 <= G_5_n1r;\n",
    "\t\t\tG_6_n1r1 <= G_6_n1r; \n",
    "\t\t\tG_14_n1r1 <= G_14_n1r;\n",
    "\t\t\tG_13_n1r1 <= G_13_n1r;\n",
    "\t\t\tG_12_n1r1 <= G_12_n1r;\n",
    "\n",
    "\t\t\tG_11_n1r1 <= G_11_n1r;\n",
    "\t\t\tG_10_n1r1 <= G_10_n1r;\n",
    "\t\t\tG_9_n1r1 <= G_9_n1r;\n",
    "\t\t\tG_8_n1r1 <= G_8_n1r;\n",
    "\t\t\tG_7_n1r1 <= G_7_n1r;\n",
    "\n",
    "\t\t\tG_6_n1r2 <= G_6_n1r1;\n",
    "\t\t\tG_5_n1r2 <= G_5_n1r1;\n",
    "\t\t\tG_4_n1r2 <= G_4_n1r1;\n",
    "\t\t\tG_3_n1r2 <= G_3_n1r1;\n",
    "\t\t\tG_2_n1r3 <= G_2_n1r2;\n",
    "\t\t\tG_1_n1r3  <= G_1_n1r2;\n",
    "\t\t\tG_0_n1r4 <=G_0_n1r3;\n",
    "\t\n",
    "           G_30_29r <= G_30_29;\n",
    "           G_28_27r <=  G_28_27;\n",
    "           G_26_25r <=  G_26_25;\n",
    "           G_24_23r <=  G_24_23;\n",
    "           G_22_21r <=  G_22_21;\n",
    "           G_20_19r <=  G_20_19;\n",
    "           G_18_17r <=  G_18_17;\n",
    "           G_16_15r <=  G_16_15;\n",
    "           G_14_13r <=  G_14_13;\n",
    "           G_12_11r <=  G_12_11;\n",
    "           G_10_9r <=  G_10_9;\n",
    "           G_8_7r <=  G_8_7;\n",
    "           G_6_5r <=  G_6_5;\n",
    "           G_4_3r <=  G_4_3;\n",
    "           G_2_1r <=  G_2_1;\n",
    "           G_0_n1r <=  G_0_n1;\n",
    "          \n",
    "           G_30_27r <= G_30_27;\n",
    "           G_29_27r <=  G_29_27;\n",
    "           G_26_23r <=  G_26_23;\n",
    "           G_25_23r <=  G_25_23;\n",
    "           G_22_19r <=  G_22_19;\n",
    "           G_21_19r <=  G_21_19;\n",
    "           G_18_15r <=  G_18_15;\n",
    "           G_17_15r <=  G_17_15;\n",
    "           G_14_11r <=  G_14_11;\n",
    "           G_13_11r <=  G_13_11;\n",
    "           G_10_7r <=  G_10_7;\n",
    "           G_9_7r <=  G_9_7;\n",
    "           G_6_3r <=  G_6_3;\n",
    "           G_5_3r <=  G_5_3;\n",
    "           G_2_n1r <=  G_2_n1;\n",
    "           G_1_n1r <=  G_1_n1;\n",
    "\t\t   \n",
    "           G_30_23r <= G_30_23;\n",
    "           G_29_23r <=  G_29_23;\n",
    "           G_28_23r <=  G_28_23;\n",
    "           G_27_23r <=  G_27_23;\n",
    "           G_22_15r <=  G_22_15;\n",
    "           G_21_15r <=  G_21_15;\n",
    "           G_20_15r <=  G_20_15;\n",
    "           G_19_15r <=  G_19_15;\n",
    "           G_14_7r <=  G_14_7;\n",
    "           G_13_7r <=  G_13_7;\n",
    "           G_12_7r <=  G_12_7;\n",
    "           G_11_7r <=  G_11_7;\n",
    "           G_6_n1r <=  G_6_n1;\n",
    "           G_5_n1r <=  G_5_n1;\n",
    "           G_4_n1r <=  G_4_n1;\n",
    "           G_3_n1r <=  G_3_n1;\n",
    "\n",
    "           G_30_15r <= G_30_15;\n",
    "           G_29_15r <=  G_29_15;\n",
    "           G_28_15r <=  G_28_15;\n",
    "           G_27_15r <=  G_27_15;\n",
    "           G_26_15r <=  G_26_15;\n",
    "           G_25_15r <=  G_25_15;\n",
    "           G_24_15r <=  G_24_15;\n",
    "           G_23_15r <=  G_23_15;\n",
    "           G_14_n1r <=  G_14_n1;\n",
    "           G_13_n1r <=  G_13_n1;\n",
    "           G_12_n1r <=  G_12_n1;\n",
    "           G_11_n1r <=  G_11_n1;\n",
    "           G_10_n1r <=  G_10_n1;\n",
    "           G_9_n1r <=  G_9_n1;\n",
    "           G_8_n1r <=  G_8_n1;\n",
    "           G_7_n1r <=  G_7_n1;\n",
    "\n",
    "           G_30_n1r <= G_30_n1;\n",
    "           G_29_n1r <=  G_29_n1;\n",
    "           G_28_n1r <=  G_28_n1;\n",
    "           G_27_n1r <=  G_27_n1;\n",
    "           G_26_n1r <=  G_26_n1;\n",
    "           G_25_n1r <=  G_25_n1;\n",
    "           G_24_n1r <=  G_24_n1;\n",
    "           G_23_n1r <=  G_23_n1;\n",
    "           G_22_n1r <=  G_22_n1;\n",
    "           G_21_n1r <=  G_21_n1;\n",
    "           G_20_n1r <=  G_20_n1;\n",
    "           G_19_n1r <=  G_19_n1;\n",
    "           G_18_n1r <=  G_18_n1;\n",
    "           G_17_n1r <=  G_17_n1;\n",
    "           G_16_n1r <=  G_16_n1;\n",
    "           G_15_n1r <=  G_15_n1;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "module prefix_adder_32bit(input  logic[31:0] A, B, \n",
    "                          input  logic c_in, \n",
    "                          output logic[31:0] q, \n",
    "                          output c_out);\n",
    "  logic[31:0] P, G; \n",
    "  \n",
    "  logic G_30_29, G_28_27, G_26_25, G_24_23, G_22_21, G_20_19, G_18_17, G_16_15, G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1; \n",
    "  \n",
    "  logic G_30_27, G_29_27, G_26_23, G_25_23, G_22_19, G_21_19, G_18_15, G_17_15, G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1; \n",
    "  \n",
    "  logic G_30_23, G_29_23, G_28_23, G_27_23, G_22_15, G_21_15, G_20_15, G_19_15, G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1; \n",
    "  \n",
    "  logic G_30_15, G_29_15, G_28_15, G_27_15, G_26_15, G_25_15, G_24_15, G_23_15, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1;\n",
    "  \n",
    "  logic G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1; \n",
    "  \n",
    "  layer_0 inst0(A, B, P, G); \n",
    "  \n",
    "  layer_1 inst1(P, G, c_in, G_30_29, G_28_27, G_26_25, G_24_23, G_22_21, G_20_19, G_18_17, G_16_15, G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1); \n",
    "  \n",
    "  layer_2 inst2(P, G, G_28_27, G_24_23, G_20_19, G_16_15, G_12_11, G_8_7, G_4_3, G_0_n1, G_30_29, G_26_25, G_22_21, G_18_17, G_14_13, G_10_9, G_6_5,G_2_1, G_30_27, G_29_27, G_26_23, G_25_23, G_22_19, G_21_19, G_18_15, G_17_15, G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1);\n",
    "  \n",
    "  layer_3 inst3(P, G, G_26_23, G_18_15, G_10_7, G_2_n1, G_30_27, G_29_27, G_28_27, G_22_19, G_21_19, G_20_19, G_14_11, G_13_11, G_12_11, G_6_3, G_5_3, G_4_3, G_30_23, G_29_23, G_28_23, G_27_23, G_22_15, G_21_15, G_20_15, G_19_15, G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1);\n",
    "  \n",
    "  \n",
    "  layer_4 inst4(P, G_6_n1, G_22_15, G_30_23, G_29_23, G_28_23, G_27_23, G_26_23, G_25_23, G_24_23, G[23], G_14_7, G_13_7, G_12_7, G_11_7, G_10_7, G_9_7, G_8_7, G[7],  G_30_15, G_29_15, G_28_15, G_27_15, G_26_15, G_25_15, G_24_15, G_23_15, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1); \n",
    "\n",
    "  layer_5 inst5(P, G_14_n1, G_30_15, G_29_15, G_28_15, G_27_15,G_26_15, G_25_15, G_24_15, G_23_15, G_22_15, G_21_15, G_20_15, G_19_15, G_18_15, G_17_15, G_16_15, G[15], G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1);\n",
    "\n",
    "  layer_6 inst6(A, B, G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1, G_6_n1, G_5_n1, G_4_n1, G_3_n1, G_2_n1, G_1_n1, G_0_n1, q, c_out); \n",
    "  \n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "// Layer no. 0  \n",
    "module layer_0(input logic[31:0] A, B, \n",
    "               output logic[31:0] P, G);  \n",
    "  assign G = A&B; \n",
    "  assign P = A|B;                              \n",
    "endmodule \n",
    "\n",
    "\n",
    "               \n",
    "// Layer no. 1               \n",
    "module layer_1(input logic[31:0] P, G,\n",
    "               input logic c_in,\n",
    "               output logic G_30_29, G_28_27, G_26_25, G_24_23, G_22_21, G_20_19, G_18_17, G_16_15, G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1); \n",
    "\n",
    "  assign G_30_29 = G[30] | (&{P[30]}& G[29]); \n",
    "  assign G_28_27 = G[28] | (&{P[28]}& G[27]); \n",
    "  assign G_26_25 = G[26] | (&{P[26]}& G[25]); \n",
    "  assign G_24_23 = G[24] | (&{P[24]}& G[23]); \n",
    "  assign G_22_21 = G[22] | (&{P[22]}& G[21]); \n",
    "  assign G_20_19 = G[20] | (&{P[20]}& G[19]); \n",
    "  assign G_18_17 = G[18] | (&{P[18]}& G[17]); \n",
    "  assign G_16_15 = G[16] | (&{P[16]}& G[15]); \n",
    "  assign G_14_13 = G[14] | (&{P[14]}& G[13]); \n",
    "  assign G_12_11 = G[12] | (&{P[12]}& G[11]); \n",
    "  assign G_10_9  = G[10] | (&{P[10]}& G[9]); \n",
    "  assign G_8_7   = G[8]  | (&{P[8]} & G[7]); \n",
    "  assign G_6_5   = G[6]  | (&{P[6]} & G[5]); \n",
    "  assign G_4_3   = G[4]  | (&{P[4]} & G[3]); \n",
    "  assign G_2_1   = G[2]  | (&{P[2]} & G[1]); \n",
    "  assign G_0_n1  = G[0]  | (&{P[0]} & c_in); \n",
    "endmodule\n",
    "  \n",
    "\n",
    "// Layer no. 2\n",
    "  module layer_2(input logic[31:0] P, G, \n",
    "                 input logic G_28_27, G_24_23, G_20_19, G_16_15, G_12_11, G_8_7, G_4_3, G_0_n1,\n",
    "                 input logic G_30_29, G_26_25, G_22_21, G_18_17, G_14_13, G_10_9, G_6_5,G_2_1,  \n",
    "  \t\t\t\t output logic G_30_27, G_29_27, G_26_23, G_25_23, G_22_19, G_21_19, G_18_15, G_17_15, G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1);\n",
    "\n",
    "  assign G_30_27 = G_30_29 | (&{P[30:29]} & G_28_27); \n",
    "  assign G_29_27 = G[29]   | (&{P[29]}    & G_28_27); \n",
    "  assign G_26_23 = G_26_25 | (&{P[26:25]} & G_24_23); \n",
    "  assign G_25_23 = G[25]   | (&{P[25]}    & G_24_23); \n",
    "  assign G_22_19 = G_22_21 | (&{P[22:21]} & G_20_19); \n",
    "  assign G_21_19 = G[21]   | (&{P[21]}    & G_20_19); \n",
    "  assign G_18_15 = G_18_17 | (&{P[18:17]} & G_16_15); \n",
    "  assign G_17_15 = G[17]   | (&{P[17]}    & G_16_15); \n",
    "  assign G_14_11 = G_14_13 | (&{P[14:13]} & G_12_11); \n",
    "  assign G_13_11 = G[13]   | (&{P[13]}    & G_12_11); \n",
    "  assign G_10_7  = G_10_9  | (&{P[10:9]}  & G_8_7); \n",
    "  assign G_9_7   = G[9]    | (&{P[9]}     & G_8_7); \n",
    "  assign G_6_3   = G_6_5   | (&{P[6:5]}   & G_4_3); \n",
    "  assign G_5_3   = G[5]    | (&{P[5]}     & G_4_3); \n",
    "  assign G_2_n1  = G_2_1   | (&{P[2:1]}   & G_0_n1); \n",
    "  assign G_1_n1  = G[1]    | (&{P[1]}     & G_0_n1); \n",
    "endmodule\n",
    "\n",
    "// Layer no. 3\n",
    "module layer_3(input logic[31:0] P, G,\n",
    "                 input logic G_26_23, G_18_15, G_10_7, G_2_n1,\n",
    "                 input logic G_30_27, G_29_27, G_28_27, G_22_19, G_21_19, G_20_19, G_14_11, G_13_11, G_12_11, G_6_3, G_5_3, G_4_3,\n",
    "  \t\t\t     output logic G_30_23, G_29_23, G_28_23, G_27_23, G_22_15, G_21_15, G_20_15, G_19_15, G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1); \n",
    "\n",
    "  assign G_30_23 = G_30_27| (&{P[30:27]} & G_26_23); \n",
    "  assign G_29_23 = G_29_27| (&{P[29:27]} & G_26_23); \n",
    "  assign G_28_23 = G_28_27| (&{P[28:27]} & G_26_23); \n",
    "  assign G_27_23 = G[27]  | (&{P[27]}    & G_26_23); \n",
    "  assign G_22_15 = G_22_19| (&{P[22:19]} & G_18_15); \n",
    "  assign G_21_15 = G_21_19| (&{P[21:19]} & G_18_15); \n",
    "  assign G_20_15 = G_20_19| (&{P[20:19]} & G_18_15); \n",
    "  assign G_19_15 = G[19]  | (&{P[19]}    & G_18_15); \n",
    "  assign G_14_7 = G_14_11 | (&{P[14:11]} & G_10_7); \n",
    "  assign G_13_7 = G_13_11 | (&{P[13:11]} & G_10_7); \n",
    "  assign G_12_7 = G_12_11 | (&{P[12:11]} & G_10_7); \n",
    "  assign G_11_7 = G[11]   | (&{P[11]}    & G_10_7); \n",
    "  assign G_6_n1 = G_6_3   | (&{P[6:3]}   & G_2_n1); \n",
    "  assign G_5_n1 = G_5_3   | (&{P[5:3]}   & G_2_n1); \n",
    "  assign G_4_n1 = G_4_3   | (&{P[4:3]}   & G_2_n1); \n",
    "  assign G_3_n1 = G[3]    | (&{P[3]}     & G_2_n1); \n",
    "endmodule \n",
    "  \n",
    "  \n",
    "// Layer no. 4 \n",
    "module layer_4(input logic[31:0] P, \n",
    "               input logic G_6_n1, G_22_15, \n",
    "               input logic  G_30_23, G_29_23, G_28_23, G_27_23, G_26_23, G_25_23, G_24_23, G_23_23, G_14_7, G_13_7, G_12_7, G_11_7, G_10_7, G_9_7, G_8_7, G_7_7,  \n",
    "                output logic G_30_15, G_29_15, G_28_15, G_27_15, G_26_15, G_25_15, G_24_15, G_23_15, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1); \n",
    "  \n",
    "  assign G_30_15 = G_30_23 | (&{P[30:23]} & G_22_15); \n",
    "  assign G_29_15 = G_29_23 | (&{P[29:23]} & G_22_15); \n",
    "  assign G_28_15 = G_28_23 | (&{P[28:23]} & G_22_15); \n",
    "  assign G_27_15 = G_27_23 | (&{P[27:23]} & G_22_15); \n",
    "  assign G_26_15 = G_26_23 | (&{P[26:23]} & G_22_15); \n",
    "  assign G_25_15 = G_25_23 | (&{P[25:23]} & G_22_15); \n",
    "  assign G_24_15 = G_24_23 | (&{P[24:23]} & G_22_15); \n",
    "  assign G_23_15 = G_23_23 | (&{P[23]}    & G_22_15); \n",
    "  assign G_14_n1 = G_14_7  | (&{P[14:7]}  & G_6_n1); \n",
    "  assign G_13_n1 = G_13_7  | (&{P[13:7]}  & G_6_n1); \n",
    "  assign G_12_n1 = G_12_7  | (&{P[12:7]}  & G_6_n1); \n",
    "  assign G_11_n1 = G_11_7  | (&{P[11:7]}  & G_6_n1); \n",
    "  assign G_10_n1 = G_10_7  | (&{P[10:7]}  & G_6_n1); \n",
    "  assign G_9_n1  = G_9_7   | (&{P[9:7]}   & G_6_n1); \n",
    "  assign G_8_n1  = G_8_7   | (&{P[8:7]}   & G_6_n1); \n",
    "  assign G_7_n1  = G_7_7   | (&{P[7]}     & G_6_n1); \n",
    "endmodule \n",
    "\n",
    "  \n",
    "  \n",
    "// Layer no. 5 \n",
    "module layer_5(input logic[31:0] P,\n",
    "                 input logic G_14_n1, \n",
    "                 input logic G_30_15, G_29_15, G_28_15, G_27_15,G_26_15, G_25_15, G_24_15, G_23_15, G_22_15, G_21_15, G_20_15, G_19_15, G_18_15, G_17_15, G_16_15, G_15_15, \n",
    "                 output logic G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1);\n",
    "    \n",
    "  assign G_30_n1 = G_30_15  | (&{P[30:15]}  & G_14_n1); \n",
    "  assign G_29_n1 = G_29_15  | (&{P[29:15]}  & G_14_n1); \n",
    "  assign G_28_n1 = G_28_15  | (&{P[28:15]}  & G_14_n1); \n",
    "  assign G_27_n1 = G_27_15  | (&{P[27:15]}  & G_14_n1); \n",
    "  assign G_26_n1 = G_26_15  | (&{P[26:15]}  & G_14_n1); \n",
    "  assign G_25_n1 = G_25_15  | (&{P[25:15]}  & G_14_n1); \n",
    "  assign G_24_n1 = G_24_15  | (&{P[24:15]}  & G_14_n1); \n",
    "  assign G_23_n1 = G_23_15  | (&{P[23:15]}  & G_14_n1); \n",
    "  assign G_22_n1 = G_22_15  | (&{P[22:15]}  & G_14_n1); \n",
    "  assign G_21_n1 = G_21_15  | (&{P[21:15]}  & G_14_n1); \n",
    "  assign G_20_n1 = G_20_15  | (&{P[20:15]}  & G_14_n1); \n",
    "  assign G_19_n1 = G_19_15  | (&{P[19:15]}  & G_14_n1); \n",
    "  assign G_18_n1 = G_18_15  | (&{P[18:15]}  & G_14_n1); \n",
    "  assign G_17_n1 = G_17_15  | (&{P[17:15]}  & G_14_n1); \n",
    "  assign G_16_n1 = G_16_15  | (&{P[16:15]}  & G_14_n1); \n",
    "  assign G_15_n1 = G_15_15     | (&{P[15]}     & G_14_n1); \n",
    " endmodule \n",
    "  \n",
    "  \n",
    "  \n",
    "  \n",
    "  // Last Layer \n",
    "  module layer_6(input logic[31:0] A, B,\n",
    "                 input logic G_30_n1, G_29_n1, G_28_n1, G_27_n1, G_26_n1, G_25_n1, G_24_n1, G_23_n1, G_22_n1, G_21_n1, G_20_n1, G_19_n1, G_18_n1, G_17_n1, G_16_n1, G_15_n1, G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1, G_6_n1, G_5_n1, G_4_n1, G_3_n1, G_2_n1, G_1_n1, G_0_n1, \n",
    "                 output logic[31:0] S,\n",
    "                 output logic c_out);  \n",
    "\n",
    "    assign S[31] = G_30_n1 ^ (A[31]^B[31]);\n",
    "    assign S[30] = G_29_n1 ^ (A[30]^B[30]);\n",
    "    assign S[29] = G_28_n1 ^ (A[29]^B[29]);\n",
    "    assign S[28] = G_27_n1 ^ (A[28]^B[28]);\n",
    "    assign S[27] = G_26_n1 ^ (A[27]^B[27]);\n",
    "    assign S[26] = G_25_n1 ^ (A[26]^B[26]);\n",
    "    assign S[25] = G_24_n1 ^ (A[25]^B[25]);\n",
    "    assign S[24] = G_23_n1 ^ (A[24]^B[24]);\n",
    "    assign S[23] = G_22_n1 ^ (A[23]^B[23]);\n",
    "    assign S[22] = G_21_n1 ^ (A[22]^B[22]);\n",
    "    assign S[21] = G_20_n1 ^ (A[21]^B[21]);\n",
    "    assign S[20] = G_19_n1 ^ (A[20]^B[20]);\n",
    "    assign S[19] = G_18_n1 ^ (A[19]^B[19]);\n",
    "    assign S[18] = G_17_n1 ^ (A[18]^B[18]);\n",
    "    assign S[17] = G_16_n1 ^ (A[17]^B[17]);\n",
    "    assign S[16] = G_15_n1 ^ (A[16]^B[16]);  \n",
    "    assign S[15] = G_14_n1 ^ (A[15]^B[15]);\n",
    "    assign S[14] = G_13_n1 ^ (A[14]^B[14]);\n",
    "    assign S[13] = G_12_n1 ^ (A[13]^B[13]);\n",
    "    assign S[12] = G_11_n1 ^ (A[12]^B[12]);\n",
    "    assign S[11] = G_10_n1 ^ (A[11]^B[11]);\n",
    "    assign S[10] = G_9_n1  ^ (A[10]^B[10]);\n",
    "    assign S[9]  = G_8_n1  ^ (A[9] ^B[9]);\n",
    "    assign S[8]  = G_7_n1  ^ (A[8] ^B[8]);\n",
    "    assign S[7]  = G_6_n1  ^ (A[7] ^B[7]);\n",
    "    assign S[6]  = G_5_n1  ^ (A[6] ^B[6]);\n",
    "    assign S[5]  = G_4_n1  ^ (A[5] ^B[5]);\n",
    "    assign S[4]  = G_3_n1  ^ (A[4] ^B[4]);\n",
    "    assign S[3]  = G_2_n1  ^ (A[3] ^B[3]);\n",
    "    assign S[2]  = G_1_n1  ^ (A[2] ^B[2]);\n",
    "    assign S[1]  = G_0_n1  ^ (A[1] ^B[1]);\n",
    "    assign S[0]  = A[0] ^B[0];\n",
    "    assign c_out = G_30_n1 & (A[31] | B[31]) | A[31]&B[31]; \n",
    "  \n",
    "endmodule   \n",
    "```\n",
    "\n",
    "<b> Verilog pipeline adder test </b>\n",
    "\n",
    "Inspection of the result indicates the pipeline adder is functional. The sum of the input is delayed by 5 clock tics as expected. \n",
    "![alt text](images\\P5_41_results.PNG \"Title\")\n",
    "\n",
    "```\n",
    "module test(); \n",
    "\n",
    "  logic[31:0] a, b, q; \n",
    "  logic clk, reset, c_out; \n",
    "\n",
    "  pipeline_prefix_adder_32bit inst(a, b, clk, reset, 1'b0, q, c_out); \n",
    "\n",
    "  initial\n",
    "    begin \n",
    "      clk = 0;  reset = 0; a = 32'h0; #1;\n",
    "      clk = 0;  reset = 1; a = 32'h0; #1;\n",
    "      clk = 0;  reset = 0; a = 32'h 3f01490; b = 32'h DBC2307; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 3f01490; b = 32'h DBC2307; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h DBC2307; b = 32'h 3C6DE05; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h DBC2307; b = 32'h 3C6DE05; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 3C6DE05; b = 32'h C44670C; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 3C6DE05; b = 32'h C44670C; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h C44670C; b = 32'h CD5CBA5; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h C44670C; b = 32'h CD5CBA5; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h CD5CBA5; b = 32'h 087D21E; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h CD5CBA5; b = 32'h 087D21E; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 087D21E; b = 32'h 79709DF; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 087D21E; b = 32'h 79709DF; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 79709DF; b = 32'h F48100A; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 79709DF; b = 32'h F48100A; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h F48100A; b = 32'h 7A8D739; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h F48100A; b = 32'h 7A8D739; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      \n",
    "      clk = 0;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "\n",
    "      clk = 0;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "      clk = 1;  reset = 0; a = 32'h 7A8D739; b = 32'h 3f01490; #1;\n",
    "            \n",
    "\n",
    "      \n",
    "    end\n",
    "\n",
    "     //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule \n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "prospective-impression",
   "metadata": {},
   "source": [
    "#### Exercise 5.42\n",
    "#### Exercise 5.43\n",
    "#### Exercise 5.44\n",
    "#### Exercise 5.45\n",
    "#### Exercise 5.46\n",
    "#### Exercise 5.47\n",
    "#### Exercise 5.48\n",
    "#### Exercise 5.49\n",
    "#### Exercise 5.50\n",
    "#### Exercise 5.51\n",
    "#### Exercise 5.52\n",
    "#### Exercise 5.53\n",
    "#### Exercise 5.54\n",
    "#### Exercise 5.55\n",
    "#### Exercise 5.56\n",
    "#### Exercise 5.57\n",
    "#### Exercise 5.58\n",
    "#### Exercise 5.59"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "present-night",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
