ARM GAS  /tmp/ccNY4Ha6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB1999:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** #include "stm32f4xx_hal_conf.h"
  29:Core/Src/main.cpp **** #include "pin.hpp"
  30:Core/Src/main.cpp **** #include "sa818.h"
ARM GAS  /tmp/ccNY4Ha6.s 			page 2


  31:Core/Src/main.cpp **** #include "uart.hpp"
  32:Core/Src/main.cpp **** /* USER CODE END Includes */
  33:Core/Src/main.cpp **** 
  34:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* USER CODE END PTD */
  38:Core/Src/main.cpp **** 
  39:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  41:Core/Src/main.cpp **** /* USER CODE END PD */
  42:Core/Src/main.cpp **** 
  43:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* USER CODE END PM */
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  50:Core/Src/main.cpp **** 
  51:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  52:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  55:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  56:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  57:Core/Src/main.cpp **** 
  58:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  59:Core/Src/main.cpp **** 
  60:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  61:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  62:Core/Src/main.cpp **** 
  63:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  64:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  65:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  66:Core/Src/main.cpp **** 
  67:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  68:Core/Src/main.cpp **** 
  69:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  70:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_rx;
  71:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_tx;
  72:Core/Src/main.cpp **** /* USER CODE END PV */
  73:Core/Src/main.cpp **** 
  74:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.cpp **** void SystemClock_Config(void);
  76:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  82:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  83:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  84:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  85:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  86:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  87:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
ARM GAS  /tmp/ccNY4Ha6.s 			page 3


  88:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  90:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.cpp **** 
  92:Core/Src/main.cpp **** /* USER CODE END PFP */
  93:Core/Src/main.cpp **** 
  94:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
  97:Core/Src/main.cpp **** menu menu1(&oled1);
  98:Core/Src/main.cpp **** adc adc_bat(&hadc1);
  99:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 100:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 101:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 102:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 103:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 104:Core/Src/main.cpp **** 
 105:Core/Src/main.cpp **** /* USER CODE END 0 */
 106:Core/Src/main.cpp **** 
 107:Core/Src/main.cpp **** /**
 108:Core/Src/main.cpp ****   * @brief  The application entry point.
 109:Core/Src/main.cpp ****   * @retval int
 110:Core/Src/main.cpp ****   */
 111:Core/Src/main.cpp **** int main(void)
 112:Core/Src/main.cpp **** {
 113:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 114:Core/Src/main.cpp **** 
 115:Core/Src/main.cpp ****   /* USER CODE END 1 */
 116:Core/Src/main.cpp **** 
 117:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 118:Core/Src/main.cpp **** 
 119:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 120:Core/Src/main.cpp ****   HAL_Init();
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /* USER CODE END Init */
 125:Core/Src/main.cpp **** 
 126:Core/Src/main.cpp ****   /* Configure the system clock */
 127:Core/Src/main.cpp ****   SystemClock_Config();
 128:Core/Src/main.cpp **** 
 129:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 130:Core/Src/main.cpp **** 
 131:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 132:Core/Src/main.cpp **** 
 133:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 134:Core/Src/main.cpp ****   MX_GPIO_Init();
 135:Core/Src/main.cpp ****   MX_I2C1_Init();
 136:Core/Src/main.cpp ****   MX_I2C3_Init();
 137:Core/Src/main.cpp ****   MX_I2S2_Init();
 138:Core/Src/main.cpp ****   MX_I2S3_Init();
 139:Core/Src/main.cpp ****   MX_I2S4_Init();
 140:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 141:Core/Src/main.cpp ****   MX_SPI1_Init();
 142:Core/Src/main.cpp ****   MX_SPI5_Init();
 143:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 144:Core/Src/main.cpp ****   MX_ADC1_Init();
ARM GAS  /tmp/ccNY4Ha6.s 			page 4


 145:Core/Src/main.cpp ****   MX_TIM10_Init();
 146:Core/Src/main.cpp ****   MX_TIM5_Init();
 147:Core/Src/main.cpp ****   MX_TIM9_Init();
 148:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 149:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 150:Core/Src/main.cpp ****   oled1.init();
 151:Core/Src/main.cpp ****   radio_pd.init();
 152:Core/Src/main.cpp ****   radio_ptt.init();
 153:Core/Src/main.cpp ****   
 154:Core/Src/main.cpp ****   /* USER CODE END 2 */
 155:Core/Src/main.cpp **** 
 156:Core/Src/main.cpp ****   /* Infinite loop */
 157:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 158:Core/Src/main.cpp ****   while (1)
 159:Core/Src/main.cpp ****   {
 160:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 161:Core/Src/main.cpp **** 
 162:Core/Src/main.cpp ****     
 163:Core/Src/main.cpp **** 
 164:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 165:Core/Src/main.cpp ****   }
 166:Core/Src/main.cpp ****   /* USER CODE END 3 */
 167:Core/Src/main.cpp **** }
 168:Core/Src/main.cpp **** 
 169:Core/Src/main.cpp **** /**x
 170:Core/Src/main.cpp ****   * @brief System Clock Configuration
 171:Core/Src/main.cpp ****   * @retval None
 172:Core/Src/main.cpp ****   */
 173:Core/Src/main.cpp **** void SystemClock_Config(void)
 174:Core/Src/main.cpp **** {
 175:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 177:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 178:Core/Src/main.cpp **** 
 179:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 180:Core/Src/main.cpp ****   */
 181:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 182:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 183:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 184:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 185:Core/Src/main.cpp ****   */
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 194:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 195:Core/Src/main.cpp ****   {
 196:Core/Src/main.cpp ****     Error_Handler();
 197:Core/Src/main.cpp ****   }
 198:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 199:Core/Src/main.cpp ****   */
 200:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 201:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/ccNY4Ha6.s 			page 5


 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 203:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 206:Core/Src/main.cpp **** 
 207:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 208:Core/Src/main.cpp ****   {
 209:Core/Src/main.cpp ****     Error_Handler();
 210:Core/Src/main.cpp ****   }
 211:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 212:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 215:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 216:Core/Src/main.cpp ****   {
 217:Core/Src/main.cpp ****     Error_Handler();
 218:Core/Src/main.cpp ****   }
 219:Core/Src/main.cpp **** }
 220:Core/Src/main.cpp **** 
 221:Core/Src/main.cpp **** /**
 222:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 223:Core/Src/main.cpp ****   * @param None
 224:Core/Src/main.cpp ****   * @retval None
 225:Core/Src/main.cpp ****   */
 226:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 227:Core/Src/main.cpp **** {
 228:Core/Src/main.cpp **** 
 229:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 230:Core/Src/main.cpp **** 
 231:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 234:Core/Src/main.cpp **** 
 235:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 238:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 239:Core/Src/main.cpp ****   */
 240:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 241:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 242:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 243:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 244:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 245:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 246:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 248:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 249:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 250:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 251:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 252:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 253:Core/Src/main.cpp ****   {
 254:Core/Src/main.cpp ****     Error_Handler();
 255:Core/Src/main.cpp ****   }
 256:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 257:Core/Src/main.cpp ****   */
 258:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
ARM GAS  /tmp/ccNY4Ha6.s 			page 6


 259:Core/Src/main.cpp ****   sConfig.Rank = 1;
 260:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 261:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 262:Core/Src/main.cpp ****   {
 263:Core/Src/main.cpp ****     Error_Handler();
 264:Core/Src/main.cpp ****   }
 265:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 266:Core/Src/main.cpp **** 
 267:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 268:Core/Src/main.cpp **** 
 269:Core/Src/main.cpp **** }
 270:Core/Src/main.cpp **** 
 271:Core/Src/main.cpp **** /**
 272:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 273:Core/Src/main.cpp ****   * @param None
 274:Core/Src/main.cpp ****   * @retval None
 275:Core/Src/main.cpp ****   */
 276:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 277:Core/Src/main.cpp **** {
 278:Core/Src/main.cpp **** 
 279:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 286:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 287:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 288:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 289:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 290:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 291:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 292:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 293:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 294:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 295:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 296:Core/Src/main.cpp ****   {
 297:Core/Src/main.cpp ****     Error_Handler();
 298:Core/Src/main.cpp ****   }
 299:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 300:Core/Src/main.cpp **** 
 301:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 302:Core/Src/main.cpp **** 
 303:Core/Src/main.cpp **** }
 304:Core/Src/main.cpp **** 
 305:Core/Src/main.cpp **** /**
 306:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 307:Core/Src/main.cpp ****   * @param None
 308:Core/Src/main.cpp ****   * @retval None
 309:Core/Src/main.cpp ****   */
 310:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 311:Core/Src/main.cpp **** {
 312:Core/Src/main.cpp **** 
 313:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 314:Core/Src/main.cpp **** 
 315:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
ARM GAS  /tmp/ccNY4Ha6.s 			page 7


 316:Core/Src/main.cpp **** 
 317:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 318:Core/Src/main.cpp **** 
 319:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 320:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 321:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 322:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 323:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 324:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 325:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 326:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 327:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 328:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 329:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 330:Core/Src/main.cpp ****   {
 331:Core/Src/main.cpp ****     Error_Handler();
 332:Core/Src/main.cpp ****   }
 333:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 334:Core/Src/main.cpp **** 
 335:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 336:Core/Src/main.cpp **** 
 337:Core/Src/main.cpp **** }
 338:Core/Src/main.cpp **** 
 339:Core/Src/main.cpp **** /**
 340:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 341:Core/Src/main.cpp ****   * @param None
 342:Core/Src/main.cpp ****   * @retval None
 343:Core/Src/main.cpp ****   */
 344:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 345:Core/Src/main.cpp **** {
 346:Core/Src/main.cpp **** 
 347:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 348:Core/Src/main.cpp **** 
 349:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 350:Core/Src/main.cpp **** 
 351:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 354:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 355:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 356:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 357:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 358:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 359:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 360:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 361:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 362:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 363:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 364:Core/Src/main.cpp ****   {
 365:Core/Src/main.cpp ****     Error_Handler();
 366:Core/Src/main.cpp ****   }
 367:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 368:Core/Src/main.cpp **** 
 369:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 370:Core/Src/main.cpp **** 
 371:Core/Src/main.cpp **** }
 372:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccNY4Ha6.s 			page 8


 373:Core/Src/main.cpp **** /**
 374:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 375:Core/Src/main.cpp ****   * @param None
 376:Core/Src/main.cpp ****   * @retval None
 377:Core/Src/main.cpp ****   */
 378:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 379:Core/Src/main.cpp **** {
 380:Core/Src/main.cpp **** 
 381:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 382:Core/Src/main.cpp **** 
 383:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 384:Core/Src/main.cpp **** 
 385:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 386:Core/Src/main.cpp **** 
 387:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 388:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 389:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 390:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 391:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 392:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 393:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 394:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 395:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 396:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 397:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 398:Core/Src/main.cpp ****   {
 399:Core/Src/main.cpp ****     Error_Handler();
 400:Core/Src/main.cpp ****   }
 401:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 402:Core/Src/main.cpp **** 
 403:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 404:Core/Src/main.cpp **** 
 405:Core/Src/main.cpp **** }
 406:Core/Src/main.cpp **** 
 407:Core/Src/main.cpp **** /**
 408:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 409:Core/Src/main.cpp ****   * @param None
 410:Core/Src/main.cpp ****   * @retval None
 411:Core/Src/main.cpp ****   */
 412:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 413:Core/Src/main.cpp **** {
 414:Core/Src/main.cpp **** 
 415:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 416:Core/Src/main.cpp **** 
 417:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 418:Core/Src/main.cpp **** 
 419:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 422:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 423:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 424:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 425:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 426:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 427:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 428:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 429:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
ARM GAS  /tmp/ccNY4Ha6.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 431:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 432:Core/Src/main.cpp ****   {
 433:Core/Src/main.cpp ****     Error_Handler();
 434:Core/Src/main.cpp ****   }
 435:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 436:Core/Src/main.cpp **** 
 437:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 438:Core/Src/main.cpp **** 
 439:Core/Src/main.cpp **** }
 440:Core/Src/main.cpp **** 
 441:Core/Src/main.cpp **** /**
 442:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 443:Core/Src/main.cpp ****   * @param None
 444:Core/Src/main.cpp ****   * @retval None
 445:Core/Src/main.cpp ****   */
 446:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 447:Core/Src/main.cpp **** {
 448:Core/Src/main.cpp **** 
 449:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 450:Core/Src/main.cpp **** 
 451:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 454:Core/Src/main.cpp **** 
 455:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 456:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 457:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 458:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 459:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 460:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 461:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 462:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 463:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 464:Core/Src/main.cpp ****   {
 465:Core/Src/main.cpp ****     Error_Handler();
 466:Core/Src/main.cpp ****   }
 467:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 468:Core/Src/main.cpp ****   {
 469:Core/Src/main.cpp ****     Error_Handler();
 470:Core/Src/main.cpp ****   }
 471:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 472:Core/Src/main.cpp **** 
 473:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 474:Core/Src/main.cpp **** 
 475:Core/Src/main.cpp **** }
 476:Core/Src/main.cpp **** 
 477:Core/Src/main.cpp **** /**
 478:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 479:Core/Src/main.cpp ****   * @param None
 480:Core/Src/main.cpp ****   * @retval None
 481:Core/Src/main.cpp ****   */
 482:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 483:Core/Src/main.cpp **** {
 484:Core/Src/main.cpp **** 
 485:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 486:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccNY4Ha6.s 			page 10


 487:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 488:Core/Src/main.cpp **** 
 489:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 490:Core/Src/main.cpp **** 
 491:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 492:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 493:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 494:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 495:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 496:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 497:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 499:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 500:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 501:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 502:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 503:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 504:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 505:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 506:Core/Src/main.cpp ****   {
 507:Core/Src/main.cpp ****     Error_Handler();
 508:Core/Src/main.cpp ****   }
 509:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 510:Core/Src/main.cpp **** 
 511:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 512:Core/Src/main.cpp **** 
 513:Core/Src/main.cpp **** }
 514:Core/Src/main.cpp **** 
 515:Core/Src/main.cpp **** /**
 516:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 517:Core/Src/main.cpp ****   * @param None
 518:Core/Src/main.cpp ****   * @retval None
 519:Core/Src/main.cpp ****   */
 520:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 521:Core/Src/main.cpp **** {
 522:Core/Src/main.cpp **** 
 523:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 524:Core/Src/main.cpp **** 
 525:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 526:Core/Src/main.cpp **** 
 527:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 528:Core/Src/main.cpp **** 
 529:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 530:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 531:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 532:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 533:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 534:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 535:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 537:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 538:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 539:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 540:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 541:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 542:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 543:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
ARM GAS  /tmp/ccNY4Ha6.s 			page 11


 544:Core/Src/main.cpp ****   {
 545:Core/Src/main.cpp ****     Error_Handler();
 546:Core/Src/main.cpp ****   }
 547:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 548:Core/Src/main.cpp **** 
 549:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 550:Core/Src/main.cpp **** 
 551:Core/Src/main.cpp **** }
 552:Core/Src/main.cpp **** 
 553:Core/Src/main.cpp **** /**
 554:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 555:Core/Src/main.cpp ****   * @param None
 556:Core/Src/main.cpp ****   * @retval None
 557:Core/Src/main.cpp ****   */
 558:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 559:Core/Src/main.cpp **** {
 560:Core/Src/main.cpp **** 
 561:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 562:Core/Src/main.cpp **** 
 563:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 564:Core/Src/main.cpp **** 
 565:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 566:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 567:Core/Src/main.cpp **** 
 568:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 571:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 572:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 573:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 574:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 575:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 576:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 577:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 578:Core/Src/main.cpp ****   {
 579:Core/Src/main.cpp ****     Error_Handler();
 580:Core/Src/main.cpp ****   }
 581:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 582:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 583:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 584:Core/Src/main.cpp ****   {
 585:Core/Src/main.cpp ****     Error_Handler();
 586:Core/Src/main.cpp ****   }
 587:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 588:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 589:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 590:Core/Src/main.cpp ****   {
 591:Core/Src/main.cpp ****     Error_Handler();
 592:Core/Src/main.cpp ****   }
 593:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 594:Core/Src/main.cpp **** 
 595:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 596:Core/Src/main.cpp **** 
 597:Core/Src/main.cpp **** }
 598:Core/Src/main.cpp **** 
 599:Core/Src/main.cpp **** /**
 600:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
ARM GAS  /tmp/ccNY4Ha6.s 			page 12


 601:Core/Src/main.cpp ****   * @param None
 602:Core/Src/main.cpp ****   * @retval None
 603:Core/Src/main.cpp ****   */
 604:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 605:Core/Src/main.cpp **** {
 606:Core/Src/main.cpp **** 
 607:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 608:Core/Src/main.cpp **** 
 609:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 612:Core/Src/main.cpp **** 
 613:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 616:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 617:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 618:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 619:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 620:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 621:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 622:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 623:Core/Src/main.cpp ****   {
 624:Core/Src/main.cpp ****     Error_Handler();
 625:Core/Src/main.cpp ****   }
 626:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 627:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 628:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 629:Core/Src/main.cpp ****   {
 630:Core/Src/main.cpp ****     Error_Handler();
 631:Core/Src/main.cpp ****   }
 632:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 633:Core/Src/main.cpp **** 
 634:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 635:Core/Src/main.cpp **** 
 636:Core/Src/main.cpp **** }
 637:Core/Src/main.cpp **** 
 638:Core/Src/main.cpp **** /**
 639:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 640:Core/Src/main.cpp ****   * @param None
 641:Core/Src/main.cpp ****   * @retval None
 642:Core/Src/main.cpp ****   */
 643:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 644:Core/Src/main.cpp **** {
 645:Core/Src/main.cpp **** 
 646:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 647:Core/Src/main.cpp **** 
 648:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 649:Core/Src/main.cpp **** 
 650:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 651:Core/Src/main.cpp **** 
 652:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 653:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 654:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 655:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 656:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 657:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccNY4Ha6.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 659:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 660:Core/Src/main.cpp ****   {
 661:Core/Src/main.cpp ****     Error_Handler();
 662:Core/Src/main.cpp ****   }
 663:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 664:Core/Src/main.cpp **** 
 665:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 666:Core/Src/main.cpp **** 
 667:Core/Src/main.cpp **** }
 668:Core/Src/main.cpp **** 
 669:Core/Src/main.cpp **** /**
 670:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 671:Core/Src/main.cpp ****   * @param None
 672:Core/Src/main.cpp ****   * @retval None
 673:Core/Src/main.cpp ****   */
 674:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 675:Core/Src/main.cpp **** {
 676:Core/Src/main.cpp **** 
 677:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 678:Core/Src/main.cpp **** 
 679:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 680:Core/Src/main.cpp **** 
 681:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 682:Core/Src/main.cpp **** 
 683:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 684:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 685:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 694:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 695:Core/Src/main.cpp ****   {
 696:Core/Src/main.cpp ****     Error_Handler();
 697:Core/Src/main.cpp ****   }
 698:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 699:Core/Src/main.cpp **** 
 700:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 701:Core/Src/main.cpp **** 
 702:Core/Src/main.cpp **** }
 703:Core/Src/main.cpp **** 
 704:Core/Src/main.cpp **** /**
 705:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 706:Core/Src/main.cpp ****   * @param None
 707:Core/Src/main.cpp ****   * @retval None
 708:Core/Src/main.cpp ****   */
 709:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 710:Core/Src/main.cpp **** {
  29              		.loc 1 710 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccNY4Ha6.s 			page 14


  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 711:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 711 3 view .LVU1
  47              		.loc 1 711 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 712:Core/Src/main.cpp **** 
 713:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 714:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 714 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 714 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 714 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 714 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 714 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 715:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 715 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 715 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 715 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 715 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 715 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
ARM GAS  /tmp/ccNY4Ha6.s 			page 15


 716:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 716 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 716 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 716 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 716 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 716 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 717:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 717 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 717 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 717 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 717 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 717 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 718:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 718 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 718 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 718 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 718 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 718 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 719:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 719 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 719 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 719 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccNY4Ha6.s 			page 16


 138              		.loc 1 719 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 719 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 720:Core/Src/main.cpp **** 
 721:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 722:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 722 3 view .LVU33
 146              		.loc 1 722 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 723:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 724:Core/Src/main.cpp **** 
 725:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 726:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 726 3 is_stmt 1 view .LVU35
 154              		.loc 1 726 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 727:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 728:Core/Src/main.cpp **** 
 729:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 730:Core/Src/main.cpp ****                            PE9 PE10 */
 731:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 731 3 is_stmt 1 view .LVU37
 162              		.loc 1 731 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 732:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 733:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 733 3 is_stmt 1 view .LVU39
 166              		.loc 1 733 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 734:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 734 3 is_stmt 1 view .LVU41
 170              		.loc 1 734 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 735:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 735 3 is_stmt 1 view .LVU43
 173              		.loc 1 735 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 736:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 736 3 is_stmt 1 view .LVU45
 176              		.loc 1 736 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccNY4Ha6.s 			page 17


 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 737:Core/Src/main.cpp **** 
 738:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 739:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 739 3 is_stmt 1 view .LVU47
 182              		.loc 1 739 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 740:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 740 3 is_stmt 1 view .LVU49
 186              		.loc 1 740 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 741:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 741 3 is_stmt 1 view .LVU51
 189              		.loc 1 741 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 742:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 742 3 is_stmt 1 view .LVU53
 193              		.loc 1 742 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 743:Core/Src/main.cpp **** 
 744:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 745:Core/Src/main.cpp ****                            PD1 PD3 */
 746:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 746 3 is_stmt 1 view .LVU55
 199              		.loc 1 746 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 747:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 748:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 748 3 is_stmt 1 view .LVU57
 203              		.loc 1 748 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 749:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 749 3 is_stmt 1 view .LVU59
 206              		.loc 1 749 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 750:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 750 3 is_stmt 1 view .LVU61
 209              		.loc 1 750 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 751:Core/Src/main.cpp **** 
 752:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 753:Core/Src/main.cpp ****                            PD0 PD4 */
 754:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 754 3 is_stmt 1 view .LVU63
 215              		.loc 1 754 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
ARM GAS  /tmp/ccNY4Ha6.s 			page 18


 217 00e6 0793     		str	r3, [sp, #28]
 755:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 756:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 756 3 is_stmt 1 view .LVU65
 219              		.loc 1 756 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 757:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 757 3 is_stmt 1 view .LVU67
 222              		.loc 1 757 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 758:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 758 3 is_stmt 1 view .LVU69
 225              		.loc 1 758 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 759:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 759 3 is_stmt 1 view .LVU71
 228              		.loc 1 759 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 760:Core/Src/main.cpp **** 
 761:Core/Src/main.cpp **** }
 233              		.loc 1 761 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE1999:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB2482:
 762:Core/Src/main.cpp **** 
 763:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 764:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 765:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 766:Core/Src/main.cpp **** {
 767:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 768:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 769:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccNY4Ha6.s 			page 19


 770:Core/Src/main.cpp ****     //Debounce OK
 771:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 772:Core/Src/main.cpp ****     {
 773:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 774:Core/Src/main.cpp ****         ok_debounce++;
 775:Core/Src/main.cpp ****       }
 776:Core/Src/main.cpp ****       else
 777:Core/Src/main.cpp ****       {
 778:Core/Src/main.cpp ****         if(ok_debounce==2){
 779:Core/Src/main.cpp ****           menu1.menu_ok();
 780:Core/Src/main.cpp ****           ok_debounce=0;
 781:Core/Src/main.cpp ****         }
 782:Core/Src/main.cpp ****       }
 783:Core/Src/main.cpp ****     }
 784:Core/Src/main.cpp ****     else
 785:Core/Src/main.cpp ****     {
 786:Core/Src/main.cpp ****       ok_debounce=0;
 787:Core/Src/main.cpp ****     }
 788:Core/Src/main.cpp ****     
 789:Core/Src/main.cpp **** 
 790:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 791:Core/Src/main.cpp ****     {
 792:Core/Src/main.cpp ****       menu1.keyboard_poll();
 793:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 794:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 795:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 796:Core/Src/main.cpp ****     }
 797:Core/Src/main.cpp ****     {
 798:Core/Src/main.cpp ****       
 799:Core/Src/main.cpp ****     }
 800:Core/Src/main.cpp **** 
 801:Core/Src/main.cpp ****   }
 802:Core/Src/main.cpp **** }
 803:Core/Src/main.cpp **** 
 804:Core/Src/main.cpp **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 805:Core/Src/main.cpp **** {
 806:Core/Src/main.cpp ****   //call the function in the class
 807:Core/Src/main.cpp ****   if(huart->Instance == USART1)
 808:Core/Src/main.cpp ****   {
 809:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 810:Core/Src/main.cpp **** 
 811:Core/Src/main.cpp ****   }
 812:Core/Src/main.cpp ****   else if(huart->Instance==USART2){
 813:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 814:Core/Src/main.cpp **** 
 815:Core/Src/main.cpp ****   }
 816:Core/Src/main.cpp **** 
 817:Core/Src/main.cpp **** }
 818:Core/Src/main.cpp **** 
 819:Core/Src/main.cpp **** /* USER CODE END 4 */
 820:Core/Src/main.cpp **** 
 821:Core/Src/main.cpp **** /**
 822:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 823:Core/Src/main.cpp ****   * @retval None
 824:Core/Src/main.cpp ****   */
 825:Core/Src/main.cpp **** void Error_Handler(void)
 826:Core/Src/main.cpp **** {
ARM GAS  /tmp/ccNY4Ha6.s 			page 20


 827:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 828:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 829:Core/Src/main.cpp ****   __disable_irq();
 830:Core/Src/main.cpp ****   while (1)
 831:Core/Src/main.cpp ****   {
 832:Core/Src/main.cpp ****   }
 833:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 834:Core/Src/main.cpp **** }
 261              		.loc 1 834 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 834 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 834 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 834 1 view .LVU77
 276 000e 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 32
 279              		.cfi_offset 4, -32
 280              		.cfi_offset 5, -28
 281              		.cfi_offset 6, -24
 282              		.cfi_offset 7, -20
 283              		.cfi_offset 8, -16
 284              		.cfi_offset 9, -12
 285              		.cfi_offset 10, -8
 286              		.cfi_offset 14, -4
 287 0012 82B0     		sub	sp, sp, #8
 288              	.LCFI4:
 289              		.cfi_def_cfa_offset 40
 290              		.file 2 "/usr/include/newlib/c++/9.2.1/iostream"
   1:/usr/include/newlib/c++/9.2.1/iostream **** // Standard iostream objects -*- C++ -*-
   2:/usr/include/newlib/c++/9.2.1/iostream **** 
   3:/usr/include/newlib/c++/9.2.1/iostream **** // Copyright (C) 1997-2019 Free Software Foundation, Inc.
   4:/usr/include/newlib/c++/9.2.1/iostream **** //
   5:/usr/include/newlib/c++/9.2.1/iostream **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/usr/include/newlib/c++/9.2.1/iostream **** // software; you can redistribute it and/or modify it under the
   7:/usr/include/newlib/c++/9.2.1/iostream **** // terms of the GNU General Public License as published by the
   8:/usr/include/newlib/c++/9.2.1/iostream **** // Free Software Foundation; either version 3, or (at your option)
   9:/usr/include/newlib/c++/9.2.1/iostream **** // any later version.
  10:/usr/include/newlib/c++/9.2.1/iostream **** 
  11:/usr/include/newlib/c++/9.2.1/iostream **** // This library is distributed in the hope that it will be useful,
  12:/usr/include/newlib/c++/9.2.1/iostream **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/usr/include/newlib/c++/9.2.1/iostream **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/usr/include/newlib/c++/9.2.1/iostream **** // GNU General Public License for more details.
  15:/usr/include/newlib/c++/9.2.1/iostream **** 
  16:/usr/include/newlib/c++/9.2.1/iostream **** // Under Section 7 of GPL version 3, you are granted additional
  17:/usr/include/newlib/c++/9.2.1/iostream **** // permissions described in the GCC Runtime Library Exception, version
  18:/usr/include/newlib/c++/9.2.1/iostream **** // 3.1, as published by the Free Software Foundation.
  19:/usr/include/newlib/c++/9.2.1/iostream **** 
ARM GAS  /tmp/ccNY4Ha6.s 			page 21


  20:/usr/include/newlib/c++/9.2.1/iostream **** // You should have received a copy of the GNU General Public License and
  21:/usr/include/newlib/c++/9.2.1/iostream **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/usr/include/newlib/c++/9.2.1/iostream **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/usr/include/newlib/c++/9.2.1/iostream **** // <http://www.gnu.org/licenses/>.
  24:/usr/include/newlib/c++/9.2.1/iostream **** 
  25:/usr/include/newlib/c++/9.2.1/iostream **** /** @file include/iostream
  26:/usr/include/newlib/c++/9.2.1/iostream ****  *  This is a Standard C++ Library header.
  27:/usr/include/newlib/c++/9.2.1/iostream ****  */
  28:/usr/include/newlib/c++/9.2.1/iostream **** 
  29:/usr/include/newlib/c++/9.2.1/iostream **** //
  30:/usr/include/newlib/c++/9.2.1/iostream **** // ISO C++ 14882: 27.3  Standard iostream objects
  31:/usr/include/newlib/c++/9.2.1/iostream **** //
  32:/usr/include/newlib/c++/9.2.1/iostream **** 
  33:/usr/include/newlib/c++/9.2.1/iostream **** #ifndef _GLIBCXX_IOSTREAM
  34:/usr/include/newlib/c++/9.2.1/iostream **** #define _GLIBCXX_IOSTREAM 1
  35:/usr/include/newlib/c++/9.2.1/iostream **** 
  36:/usr/include/newlib/c++/9.2.1/iostream **** #pragma GCC system_header
  37:/usr/include/newlib/c++/9.2.1/iostream **** 
  38:/usr/include/newlib/c++/9.2.1/iostream **** #include <bits/c++config.h>
  39:/usr/include/newlib/c++/9.2.1/iostream **** #include <ostream>
  40:/usr/include/newlib/c++/9.2.1/iostream **** #include <istream>
  41:/usr/include/newlib/c++/9.2.1/iostream **** 
  42:/usr/include/newlib/c++/9.2.1/iostream **** namespace std _GLIBCXX_VISIBILITY(default)
  43:/usr/include/newlib/c++/9.2.1/iostream **** {
  44:/usr/include/newlib/c++/9.2.1/iostream **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  45:/usr/include/newlib/c++/9.2.1/iostream **** 
  46:/usr/include/newlib/c++/9.2.1/iostream ****   /**
  47:/usr/include/newlib/c++/9.2.1/iostream ****    *  @name Standard Stream Objects
  48:/usr/include/newlib/c++/9.2.1/iostream ****    *
  49:/usr/include/newlib/c++/9.2.1/iostream ****    *  The &lt;iostream&gt; header declares the eight <em>standard stream
  50:/usr/include/newlib/c++/9.2.1/iostream ****    *  objects</em>.  For other declarations, see
  51:/usr/include/newlib/c++/9.2.1/iostream ****    *  http://gcc.gnu.org/onlinedocs/libstdc++/manual/io.html
  52:/usr/include/newlib/c++/9.2.1/iostream ****    *  and the @link iosfwd I/O forward declarations @endlink
  53:/usr/include/newlib/c++/9.2.1/iostream ****    *
  54:/usr/include/newlib/c++/9.2.1/iostream ****    *  They are required by default to cooperate with the global C
  55:/usr/include/newlib/c++/9.2.1/iostream ****    *  library's @c FILE streams, and to be available during program
  56:/usr/include/newlib/c++/9.2.1/iostream ****    *  startup and termination. For more information, see the section of the
  57:/usr/include/newlib/c++/9.2.1/iostream ****    *  manual linked to above.
  58:/usr/include/newlib/c++/9.2.1/iostream ****   */
  59:/usr/include/newlib/c++/9.2.1/iostream ****   //@{
  60:/usr/include/newlib/c++/9.2.1/iostream ****   extern istream cin;		/// Linked to standard input
  61:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cout;		/// Linked to standard output
  62:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cerr;		/// Linked to standard error (unbuffered)
  63:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream clog;		/// Linked to standard error (buffered)
  64:/usr/include/newlib/c++/9.2.1/iostream **** 
  65:/usr/include/newlib/c++/9.2.1/iostream **** #ifdef _GLIBCXX_USE_WCHAR_T
  66:/usr/include/newlib/c++/9.2.1/iostream ****   extern wistream wcin;		/// Linked to standard input
  67:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcout;	/// Linked to standard output
  68:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcerr;	/// Linked to standard error (unbuffered)
  69:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wclog;	/// Linked to standard error (buffered)
  70:/usr/include/newlib/c++/9.2.1/iostream **** #endif
  71:/usr/include/newlib/c++/9.2.1/iostream ****   //@}
  72:/usr/include/newlib/c++/9.2.1/iostream **** 
  73:/usr/include/newlib/c++/9.2.1/iostream ****   // For construction of filebuffers for cout, cin, cerr, clog et. al.
  74:/usr/include/newlib/c++/9.2.1/iostream ****   static ios_base::Init __ioinit;
 291              		.loc 2 74 25 view .LVU78
 292 0014 294C     		ldr	r4, .L12
ARM GAS  /tmp/ccNY4Ha6.s 			page 22


 293 0016 2046     		mov	r0, r4
 294              	.LVL7:
 295              		.loc 2 74 25 view .LVU79
 296 0018 FFF7FEFF 		bl	_ZNSt8ios_base4InitC1Ev
 297              	.LVL8:
 298              		.loc 2 74 25 view .LVU80
 299 001c 284F     		ldr	r7, .L12+4
 300 001e 3A46     		mov	r2, r7
 301 0020 2849     		ldr	r1, .L12+8
 302 0022 2046     		mov	r0, r4
 303 0024 FFF7FEFF 		bl	__aeabi_atexit
 304              	.LVL9:
  96:Core/Src/main.cpp **** menu menu1(&oled1);
 305              		.loc 1 96 31 view .LVU81
 306 0028 274C     		ldr	r4, .L12+12
 307 002a 284B     		ldr	r3, .L12+16
 308 002c 7822     		movs	r2, #120
 309 002e 2849     		ldr	r1, .L12+20
 310 0030 2046     		mov	r0, r4
 311 0032 FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 312              	.LVL10:
  97:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 313              		.loc 1 97 18 view .LVU82
 314 0036 2146     		mov	r1, r4
 315 0038 2648     		ldr	r0, .L12+24
 316 003a FFF7FEFF 		bl	_ZN4menuC1EP4oled
 317              	.LVL11:
  98:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 318              		.loc 1 98 19 view .LVU83
 319 003e 2649     		ldr	r1, .L12+28
 320 0040 2648     		ldr	r0, .L12+32
 321 0042 FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 322              	.LVL12:
  99:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 323              		.loc 1 99 70 view .LVU84
 324 0046 DFF8AC90 		ldr	r9, .L12+56
 325 004a 254E     		ldr	r6, .L12+36
 326 004c 4FF0000A 		mov	r10, #0
 327 0050 CDF804A0 		str	r10, [sp, #4]
 328 0054 0224     		movs	r4, #2
 329 0056 0094     		str	r4, [sp]
 330 0058 0123     		movs	r3, #1
 331 005a 2246     		mov	r2, r4
 332 005c 4946     		mov	r1, r9
 333 005e 3046     		mov	r0, r6
 334 0060 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 335              	.LVL13:
  99:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 336              		.loc 1 99 5 view .LVU85
 337 0064 DFF89080 		ldr	r8, .L12+60
 338 0068 3A46     		mov	r2, r7
 339 006a 4146     		mov	r1, r8
 340 006c 3046     		mov	r0, r6
 341 006e FFF7FEFF 		bl	__aeabi_atexit
 342              	.LVL14:
 100:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 343              		.loc 1 100 69 view .LVU86
ARM GAS  /tmp/ccNY4Ha6.s 			page 23


 344 0072 1C4D     		ldr	r5, .L12+40
 345 0074 CDF804A0 		str	r10, [sp, #4]
 346 0078 0094     		str	r4, [sp]
 347 007a 0123     		movs	r3, #1
 348 007c 0822     		movs	r2, #8
 349 007e 4946     		mov	r1, r9
 350 0080 2846     		mov	r0, r5
 351 0082 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 352              	.LVL15:
 100:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 353              		.loc 1 100 5 view .LVU87
 354 0086 3A46     		mov	r2, r7
 355 0088 4146     		mov	r1, r8
 356 008a 2846     		mov	r0, r5
 357 008c FFF7FEFF 		bl	__aeabi_atexit
 358              	.LVL16:
 101:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 359              		.loc 1 101 33 view .LVU88
 360 0090 154F     		ldr	r7, .L12+44
 361 0092 4FF41652 		mov	r2, #9600
 362 0096 2146     		mov	r1, r4
 363 0098 3846     		mov	r0, r7
 364 009a FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 365              	.LVL17:
 102:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 366              		.loc 1 102 32 view .LVU89
 367 009e 4FF4E132 		mov	r2, #115200
 368 00a2 0121     		movs	r1, #1
 369 00a4 1148     		ldr	r0, .L12+48
 370 00a6 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 371              	.LVL18:
 103:Core/Src/main.cpp **** 
 372              		.loc 1 103 48 view .LVU90
 373 00aa 3346     		mov	r3, r6
 374 00ac 2A46     		mov	r2, r5
 375 00ae 3946     		mov	r1, r7
 376 00b0 0F48     		ldr	r0, .L12+52
 377 00b2 FFF7FEFF 		bl	_ZN5sa818C1EP4uartP3pinS3_
 378              	.LVL19:
 379              		.loc 1 834 1 view .LVU91
 380 00b6 02B0     		add	sp, sp, #8
 381              	.LCFI5:
 382              		.cfi_def_cfa_offset 32
 383              		@ sp needed
 384 00b8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 385              	.L13:
 386              		.align	2
 387              	.L12:
 388 00bc 00000000 		.word	.LANCHOR0
 389 00c0 00000000 		.word	__dso_handle
 390 00c4 00000000 		.word	_ZNSt8ios_base4InitD1Ev
 391 00c8 00000000 		.word	.LANCHOR3
 392 00cc 00000000 		.word	.LANCHOR1
 393 00d0 00000000 		.word	.LANCHOR2
 394 00d4 00000000 		.word	.LANCHOR4
 395 00d8 00000000 		.word	.LANCHOR5
 396 00dc 00000000 		.word	.LANCHOR6
ARM GAS  /tmp/ccNY4Ha6.s 			page 24


 397 00e0 00000000 		.word	.LANCHOR7
 398 00e4 00000000 		.word	.LANCHOR8
 399 00e8 00000000 		.word	.LANCHOR9
 400 00ec 00000000 		.word	.LANCHOR10
 401 00f0 00000000 		.word	.LANCHOR11
 402 00f4 00100240 		.word	1073876992
 403 00f8 00000000 		.word	_ZN3pinD1Ev
 404              		.cfi_endproc
 405              	.LFE2482:
 406              		.cantunwind
 407              		.fnend
 409              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_TIM_PeriodElapsedCallback
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu fpv4-sp-d16
 417              	HAL_TIM_PeriodElapsedCallback:
 418              		.fnstart
 419              	.LVL20:
 420              	.LFB2000:
 766:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 421              		.loc 1 766 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 766:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 425              		.loc 1 766 1 is_stmt 0 view .LVU93
 426 0000 38B5     		push	{r3, r4, r5, lr}
 427              		.save {r3, r4, r5, lr}
 428              	.LCFI6:
 429              		.cfi_def_cfa_offset 16
 430              		.cfi_offset 3, -16
 431              		.cfi_offset 4, -12
 432              		.cfi_offset 5, -8
 433              		.cfi_offset 14, -4
 768:Core/Src/main.cpp ****   {
 434              		.loc 1 768 3 is_stmt 1 view .LVU94
 768:Core/Src/main.cpp ****   {
 435              		.loc 1 768 12 is_stmt 0 view .LVU95
 436 0002 0268     		ldr	r2, [r0]
 768:Core/Src/main.cpp ****   {
 437              		.loc 1 768 29 view .LVU96
 438 0004 1A4B     		ldr	r3, .L22
 439 0006 1B68     		ldr	r3, [r3]
 768:Core/Src/main.cpp ****   {
 440              		.loc 1 768 3 view .LVU97
 441 0008 9A42     		cmp	r2, r3
 442 000a 00D0     		beq	.L20
 443              	.LVL21:
 444              	.L14:
 802:Core/Src/main.cpp **** 
 445              		.loc 1 802 1 view .LVU98
 446 000c 38BD     		pop	{r3, r4, r5, pc}
 447              	.LVL22:
 448              	.L20:
ARM GAS  /tmp/ccNY4Ha6.s 			page 25


 771:Core/Src/main.cpp ****     {
 449              		.loc 1 771 5 is_stmt 1 view .LVU99
 771:Core/Src/main.cpp ****     {
 450              		.loc 1 771 24 is_stmt 0 view .LVU100
 451 000e 4FF40041 		mov	r1, #32768
 452 0012 1848     		ldr	r0, .L22+4
 453              	.LVL23:
 771:Core/Src/main.cpp ****     {
 454              		.loc 1 771 24 view .LVU101
 455 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 456              	.LVL24:
 771:Core/Src/main.cpp ****     {
 457              		.loc 1 771 5 view .LVU102
 458 0018 80B1     		cbz	r0, .L16
 773:Core/Src/main.cpp ****         ok_debounce++;
 459              		.loc 1 773 7 is_stmt 1 view .LVU103
 773:Core/Src/main.cpp ****         ok_debounce++;
 460              		.loc 1 773 24 is_stmt 0 view .LVU104
 461 001a 174B     		ldr	r3, .L22+8
 462 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 773:Core/Src/main.cpp ****         ok_debounce++;
 463              		.loc 1 773 7 view .LVU105
 464 001e 012B     		cmp	r3, #1
 465 0020 08D9     		bls	.L21
 778:Core/Src/main.cpp ****           menu1.menu_ok();
 466              		.loc 1 778 9 is_stmt 1 view .LVU106
 467 0022 022B     		cmp	r3, #2
 468 0024 0DD1     		bne	.L18
 779:Core/Src/main.cpp ****           ok_debounce=0;
 469              		.loc 1 779 11 view .LVU107
 779:Core/Src/main.cpp ****           ok_debounce=0;
 470              		.loc 1 779 24 is_stmt 0 view .LVU108
 471 0026 1548     		ldr	r0, .L22+12
 472 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 473              	.LVL25:
 780:Core/Src/main.cpp ****         }
 474              		.loc 1 780 11 is_stmt 1 view .LVU109
 780:Core/Src/main.cpp ****         }
 475              		.loc 1 780 22 is_stmt 0 view .LVU110
 476 002c 124B     		ldr	r3, .L22+8
 477 002e 0022     		movs	r2, #0
 478 0030 1A70     		strb	r2, [r3]
 479 0032 06E0     		b	.L18
 480              	.L21:
 774:Core/Src/main.cpp ****       }
 481              		.loc 1 774 9 is_stmt 1 view .LVU111
 774:Core/Src/main.cpp ****       }
 482              		.loc 1 774 20 is_stmt 0 view .LVU112
 483 0034 0133     		adds	r3, r3, #1
 484 0036 104A     		ldr	r2, .L22+8
 485 0038 1370     		strb	r3, [r2]
 486 003a 02E0     		b	.L18
 487              	.L16:
 786:Core/Src/main.cpp ****     }
 488              		.loc 1 786 7 is_stmt 1 view .LVU113
 786:Core/Src/main.cpp ****     }
 489              		.loc 1 786 18 is_stmt 0 view .LVU114
ARM GAS  /tmp/ccNY4Ha6.s 			page 26


 490 003c 0E4B     		ldr	r3, .L22+8
 491 003e 0022     		movs	r2, #0
 492 0040 1A70     		strb	r2, [r3]
 493              	.L18:
 790:Core/Src/main.cpp ****     {
 494              		.loc 1 790 5 is_stmt 1 view .LVU115
 790:Core/Src/main.cpp ****     {
 495              		.loc 1 790 27 is_stmt 0 view .LVU116
 496 0042 0F48     		ldr	r0, .L22+16
 497 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 498              	.LVL26:
 790:Core/Src/main.cpp ****     {
 499              		.loc 1 790 5 view .LVU117
 500 0048 0028     		cmp	r0, #0
 501 004a DFD0     		beq	.L14
 792:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 502              		.loc 1 792 7 is_stmt 1 view .LVU118
 792:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 503              		.loc 1 792 26 is_stmt 0 view .LVU119
 504 004c 0B4D     		ldr	r5, .L22+12
 505 004e 2846     		mov	r0, r5
 506 0050 FFF7FEFF 		bl	_ZN4menu13keyboard_pollEv
 507              	.LVL27:
 793:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 508              		.loc 1 793 7 is_stmt 1 view .LVU120
 793:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 509              		.loc 1 793 32 is_stmt 0 view .LVU121
 510 0054 0B48     		ldr	r0, .L22+20
 511 0056 FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 512              	.LVL28:
 513 005a 094C     		ldr	r4, .L22+16
 514 005c 2046     		mov	r0, r4
 515 005e FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 516              	.LVL29:
 794:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 517              		.loc 1 794 7 is_stmt 1 view .LVU122
 794:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 518              		.loc 1 794 23 is_stmt 0 view .LVU123
 519 0062 2846     		mov	r0, r5
 520 0064 FFF7FEFF 		bl	_ZN4menu10menu_printEv
 521              	.LVL30:
 795:Core/Src/main.cpp ****     }
 522              		.loc 1 795 7 is_stmt 1 view .LVU124
 795:Core/Src/main.cpp ****     }
 523              		.loc 1 795 25 is_stmt 0 view .LVU125
 524 0068 2046     		mov	r0, r4
 525 006a FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 526              	.LVL31:
 802:Core/Src/main.cpp **** 
 527              		.loc 1 802 1 view .LVU126
 528 006e CDE7     		b	.L14
 529              	.L23:
 530              		.align	2
 531              	.L22:
 532 0070 00000000 		.word	.LANCHOR1
 533 0074 00040240 		.word	1073873920
 534 0078 00000000 		.word	.LANCHOR12
ARM GAS  /tmp/ccNY4Ha6.s 			page 27


 535 007c 00000000 		.word	.LANCHOR4
 536 0080 00000000 		.word	.LANCHOR3
 537 0084 00000000 		.word	.LANCHOR6
 538              		.cfi_endproc
 539              	.LFE2000:
 540              		.fnend
 542              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 543              		.align	1
 544              		.global	HAL_UART_RxCpltCallback
 545              		.syntax unified
 546              		.thumb
 547              		.thumb_func
 548              		.fpu fpv4-sp-d16
 550              	HAL_UART_RxCpltCallback:
 551              		.fnstart
 552              	.LVL32:
 553              	.LFB2001:
 805:Core/Src/main.cpp ****   //call the function in the class
 554              		.loc 1 805 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 805:Core/Src/main.cpp ****   //call the function in the class
 558              		.loc 1 805 1 is_stmt 0 view .LVU128
 559 0000 08B5     		push	{r3, lr}
 560              		.save {r3, lr}
 561              	.LCFI7:
 562              		.cfi_def_cfa_offset 8
 563              		.cfi_offset 3, -8
 564              		.cfi_offset 14, -4
 807:Core/Src/main.cpp ****   {
 565              		.loc 1 807 3 is_stmt 1 view .LVU129
 807:Core/Src/main.cpp ****   {
 566              		.loc 1 807 13 is_stmt 0 view .LVU130
 567 0002 0368     		ldr	r3, [r0]
 807:Core/Src/main.cpp ****   {
 568              		.loc 1 807 3 view .LVU131
 569 0004 074A     		ldr	r2, .L30
 570 0006 9342     		cmp	r3, r2
 571 0008 03D0     		beq	.L28
 812:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 572              		.loc 1 812 8 is_stmt 1 view .LVU132
 573 000a 074A     		ldr	r2, .L30+4
 574 000c 9342     		cmp	r3, r2
 575 000e 04D0     		beq	.L29
 576              	.LVL33:
 577              	.L24:
 817:Core/Src/main.cpp **** 
 578              		.loc 1 817 1 is_stmt 0 view .LVU133
 579 0010 08BD     		pop	{r3, pc}
 580              	.LVL34:
 581              	.L28:
 809:Core/Src/main.cpp **** 
 582              		.loc 1 809 5 is_stmt 1 view .LVU134
 809:Core/Src/main.cpp **** 
 583              		.loc 1 809 29 is_stmt 0 view .LVU135
 584 0012 0648     		ldr	r0, .L30+8
ARM GAS  /tmp/ccNY4Ha6.s 			page 28


 585              	.LVL35:
 809:Core/Src/main.cpp **** 
 586              		.loc 1 809 29 view .LVU136
 587 0014 FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 588              	.LVL36:
 589 0018 FAE7     		b	.L24
 590              	.LVL37:
 591              	.L29:
 813:Core/Src/main.cpp **** 
 592              		.loc 1 813 5 is_stmt 1 view .LVU137
 813:Core/Src/main.cpp **** 
 593              		.loc 1 813 29 is_stmt 0 view .LVU138
 594 001a 0448     		ldr	r0, .L30+8
 595              	.LVL38:
 813:Core/Src/main.cpp **** 
 596              		.loc 1 813 29 view .LVU139
 597 001c FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 598              	.LVL39:
 817:Core/Src/main.cpp **** 
 599              		.loc 1 817 1 view .LVU140
 600 0020 F6E7     		b	.L24
 601              	.L31:
 602 0022 00BF     		.align	2
 603              	.L30:
 604 0024 00100140 		.word	1073811456
 605 0028 00440040 		.word	1073759232
 606 002c 00000000 		.word	.LANCHOR10
 607              		.cfi_endproc
 608              	.LFE2001:
 609              		.fnend
 611              		.section	.text.Error_Handler,"ax",%progbits
 612              		.align	1
 613              		.global	Error_Handler
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu fpv4-sp-d16
 619              	Error_Handler:
 620              		.fnstart
 621              	.LFB2002:
 826:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 622              		.loc 1 826 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ Volatile: function does not return.
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 829:Core/Src/main.cpp ****   while (1)
 628              		.loc 1 829 3 view .LVU142
 629              	.LBB10:
 630              	.LBI10:
 631              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  /tmp/ccNY4Ha6.s 			page 29


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccNY4Ha6.s 			page 30


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /tmp/ccNY4Ha6.s 			page 31


 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 632              		.loc 3 140 27 view .LVU143
 633              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 634              		.loc 3 142 3 view .LVU144
 635              		.loc 3 142 44 is_stmt 0 view .LVU145
 636              		.syntax unified
 637              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 638 0000 72B6     		cpsid i
 639              	@ 0 "" 2
 640              		.thumb
 641              		.syntax unified
 642              	.L33:
 643              	.LBE11:
 644              	.LBE10:
 830:Core/Src/main.cpp ****   {
 645              		.loc 1 830 3 is_stmt 1 discriminator 1 view .LVU146
 830:Core/Src/main.cpp ****   {
 646              		.loc 1 830 3 discriminator 1 view .LVU147
 647 0002 FEE7     		b	.L33
 648              		.cfi_endproc
 649              	.LFE2002:
 650              		.cantunwind
 651              		.fnend
 653              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 654              		.align	1
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 658              		.fpu fpv4-sp-d16
 660              	_ZL12MX_I2C1_Initv:
 661              		.fnstart
 662              	.LFB1987:
 277:Core/Src/main.cpp **** 
 663              		.loc 1 277 1 view -0
 664              		.cfi_startproc
ARM GAS  /tmp/ccNY4Ha6.s 			page 32


 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667 0000 08B5     		push	{r3, lr}
 668              		.save {r3, lr}
 669              	.LCFI8:
 670              		.cfi_def_cfa_offset 8
 671              		.cfi_offset 3, -8
 672              		.cfi_offset 14, -4
 286:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 673              		.loc 1 286 3 view .LVU149
 286:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 674              		.loc 1 286 18 is_stmt 0 view .LVU150
 675 0002 0A48     		ldr	r0, .L38
 676 0004 0A4B     		ldr	r3, .L38+4
 677 0006 0360     		str	r3, [r0]
 287:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 678              		.loc 1 287 3 is_stmt 1 view .LVU151
 287:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 679              		.loc 1 287 25 is_stmt 0 view .LVU152
 680 0008 0A4B     		ldr	r3, .L38+8
 681 000a 4360     		str	r3, [r0, #4]
 288:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 682              		.loc 1 288 3 is_stmt 1 view .LVU153
 288:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 683              		.loc 1 288 24 is_stmt 0 view .LVU154
 684 000c 0023     		movs	r3, #0
 685 000e 8360     		str	r3, [r0, #8]
 289:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 686              		.loc 1 289 3 is_stmt 1 view .LVU155
 289:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 687              		.loc 1 289 26 is_stmt 0 view .LVU156
 688 0010 C360     		str	r3, [r0, #12]
 290:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 689              		.loc 1 290 3 is_stmt 1 view .LVU157
 290:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 690              		.loc 1 290 29 is_stmt 0 view .LVU158
 691 0012 4FF48042 		mov	r2, #16384
 692 0016 0261     		str	r2, [r0, #16]
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 693              		.loc 1 291 3 is_stmt 1 view .LVU159
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 694              		.loc 1 291 30 is_stmt 0 view .LVU160
 695 0018 4361     		str	r3, [r0, #20]
 292:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 696              		.loc 1 292 3 is_stmt 1 view .LVU161
 292:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 697              		.loc 1 292 26 is_stmt 0 view .LVU162
 698 001a 8361     		str	r3, [r0, #24]
 293:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 699              		.loc 1 293 3 is_stmt 1 view .LVU163
 293:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 700              		.loc 1 293 30 is_stmt 0 view .LVU164
 701 001c C361     		str	r3, [r0, #28]
 294:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 702              		.loc 1 294 3 is_stmt 1 view .LVU165
 294:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 703              		.loc 1 294 28 is_stmt 0 view .LVU166
ARM GAS  /tmp/ccNY4Ha6.s 			page 33


 704 001e 0362     		str	r3, [r0, #32]
 295:Core/Src/main.cpp ****   {
 705              		.loc 1 295 3 is_stmt 1 view .LVU167
 295:Core/Src/main.cpp ****   {
 706              		.loc 1 295 19 is_stmt 0 view .LVU168
 707 0020 FFF7FEFF 		bl	HAL_I2C_Init
 708              	.LVL40:
 295:Core/Src/main.cpp ****   {
 709              		.loc 1 295 3 view .LVU169
 710 0024 00B9     		cbnz	r0, .L37
 303:Core/Src/main.cpp **** 
 711              		.loc 1 303 1 view .LVU170
 712 0026 08BD     		pop	{r3, pc}
 713              	.L37:
 297:Core/Src/main.cpp ****   }
 714              		.loc 1 297 5 is_stmt 1 view .LVU171
 297:Core/Src/main.cpp ****   }
 715              		.loc 1 297 18 is_stmt 0 view .LVU172
 716 0028 FFF7FEFF 		bl	Error_Handler
 717              	.LVL41:
 718              	.L39:
 719              		.align	2
 720              	.L38:
 721 002c 00000000 		.word	.LANCHOR13
 722 0030 00540040 		.word	1073763328
 723 0034 A0860100 		.word	100000
 724              		.cfi_endproc
 725              	.LFE1987:
 726              		.fnend
 728              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu fpv4-sp-d16
 735              	_ZL12MX_I2C3_Initv:
 736              		.fnstart
 737              	.LFB1988:
 311:Core/Src/main.cpp **** 
 738              		.loc 1 311 1 is_stmt 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 0
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742 0000 08B5     		push	{r3, lr}
 743              		.save {r3, lr}
 744              	.LCFI9:
 745              		.cfi_def_cfa_offset 8
 746              		.cfi_offset 3, -8
 747              		.cfi_offset 14, -4
 320:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 748              		.loc 1 320 3 view .LVU174
 320:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 749              		.loc 1 320 18 is_stmt 0 view .LVU175
 750 0002 0A48     		ldr	r0, .L44
 751 0004 0A4B     		ldr	r3, .L44+4
 752 0006 0360     		str	r3, [r0]
 321:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
ARM GAS  /tmp/ccNY4Ha6.s 			page 34


 753              		.loc 1 321 3 is_stmt 1 view .LVU176
 321:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 754              		.loc 1 321 25 is_stmt 0 view .LVU177
 755 0008 0A4B     		ldr	r3, .L44+8
 756 000a 4360     		str	r3, [r0, #4]
 322:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 757              		.loc 1 322 3 is_stmt 1 view .LVU178
 322:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 758              		.loc 1 322 24 is_stmt 0 view .LVU179
 759 000c 0023     		movs	r3, #0
 760 000e 8360     		str	r3, [r0, #8]
 323:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 761              		.loc 1 323 3 is_stmt 1 view .LVU180
 323:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 762              		.loc 1 323 26 is_stmt 0 view .LVU181
 763 0010 C360     		str	r3, [r0, #12]
 324:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 764              		.loc 1 324 3 is_stmt 1 view .LVU182
 324:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 765              		.loc 1 324 29 is_stmt 0 view .LVU183
 766 0012 4FF48042 		mov	r2, #16384
 767 0016 0261     		str	r2, [r0, #16]
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 768              		.loc 1 325 3 is_stmt 1 view .LVU184
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 769              		.loc 1 325 30 is_stmt 0 view .LVU185
 770 0018 4361     		str	r3, [r0, #20]
 326:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 771              		.loc 1 326 3 is_stmt 1 view .LVU186
 326:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 772              		.loc 1 326 26 is_stmt 0 view .LVU187
 773 001a 8361     		str	r3, [r0, #24]
 327:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 774              		.loc 1 327 3 is_stmt 1 view .LVU188
 327:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 775              		.loc 1 327 30 is_stmt 0 view .LVU189
 776 001c C361     		str	r3, [r0, #28]
 328:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 777              		.loc 1 328 3 is_stmt 1 view .LVU190
 328:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 778              		.loc 1 328 28 is_stmt 0 view .LVU191
 779 001e 0362     		str	r3, [r0, #32]
 329:Core/Src/main.cpp ****   {
 780              		.loc 1 329 3 is_stmt 1 view .LVU192
 329:Core/Src/main.cpp ****   {
 781              		.loc 1 329 19 is_stmt 0 view .LVU193
 782 0020 FFF7FEFF 		bl	HAL_I2C_Init
 783              	.LVL42:
 329:Core/Src/main.cpp ****   {
 784              		.loc 1 329 3 view .LVU194
 785 0024 00B9     		cbnz	r0, .L43
 337:Core/Src/main.cpp **** 
 786              		.loc 1 337 1 view .LVU195
 787 0026 08BD     		pop	{r3, pc}
 788              	.L43:
 331:Core/Src/main.cpp ****   }
 789              		.loc 1 331 5 is_stmt 1 view .LVU196
ARM GAS  /tmp/ccNY4Ha6.s 			page 35


 331:Core/Src/main.cpp ****   }
 790              		.loc 1 331 18 is_stmt 0 view .LVU197
 791 0028 FFF7FEFF 		bl	Error_Handler
 792              	.LVL43:
 793              	.L45:
 794              		.align	2
 795              	.L44:
 796 002c 00000000 		.word	.LANCHOR2
 797 0030 005C0040 		.word	1073765376
 798 0034 A0860100 		.word	100000
 799              		.cfi_endproc
 800              	.LFE1988:
 801              		.fnend
 803              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 804              		.align	1
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu fpv4-sp-d16
 810              	_ZL12MX_I2S2_Initv:
 811              		.fnstart
 812              	.LFB1989:
 345:Core/Src/main.cpp **** 
 813              		.loc 1 345 1 is_stmt 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817 0000 08B5     		push	{r3, lr}
 818              		.save {r3, lr}
 819              	.LCFI10:
 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 3, -8
 822              		.cfi_offset 14, -4
 354:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 823              		.loc 1 354 3 view .LVU199
 354:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 824              		.loc 1 354 18 is_stmt 0 view .LVU200
 825 0002 0B48     		ldr	r0, .L50
 826 0004 0B4B     		ldr	r3, .L50+4
 827 0006 0360     		str	r3, [r0]
 355:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 828              		.loc 1 355 3 is_stmt 1 view .LVU201
 355:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 829              		.loc 1 355 19 is_stmt 0 view .LVU202
 830 0008 4FF40072 		mov	r2, #512
 831 000c 4260     		str	r2, [r0, #4]
 356:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 832              		.loc 1 356 3 is_stmt 1 view .LVU203
 356:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 833              		.loc 1 356 23 is_stmt 0 view .LVU204
 834 000e 0023     		movs	r3, #0
 835 0010 8360     		str	r3, [r0, #8]
 357:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 836              		.loc 1 357 3 is_stmt 1 view .LVU205
 357:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 837              		.loc 1 357 25 is_stmt 0 view .LVU206
 838 0012 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccNY4Ha6.s 			page 36


 358:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 839              		.loc 1 358 3 is_stmt 1 view .LVU207
 358:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 840              		.loc 1 358 25 is_stmt 0 view .LVU208
 841 0014 0261     		str	r2, [r0, #16]
 359:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 842              		.loc 1 359 3 is_stmt 1 view .LVU209
 359:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 843              		.loc 1 359 24 is_stmt 0 view .LVU210
 844 0016 4FF4FA52 		mov	r2, #8000
 845 001a 4261     		str	r2, [r0, #20]
 360:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 846              		.loc 1 360 3 is_stmt 1 view .LVU211
 360:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 847              		.loc 1 360 19 is_stmt 0 view .LVU212
 848 001c 8361     		str	r3, [r0, #24]
 361:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 849              		.loc 1 361 3 is_stmt 1 view .LVU213
 361:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 850              		.loc 1 361 26 is_stmt 0 view .LVU214
 851 001e C361     		str	r3, [r0, #28]
 362:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 852              		.loc 1 362 3 is_stmt 1 view .LVU215
 362:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 853              		.loc 1 362 29 is_stmt 0 view .LVU216
 854 0020 0362     		str	r3, [r0, #32]
 363:Core/Src/main.cpp ****   {
 855              		.loc 1 363 3 is_stmt 1 view .LVU217
 363:Core/Src/main.cpp ****   {
 856              		.loc 1 363 19 is_stmt 0 view .LVU218
 857 0022 FFF7FEFF 		bl	HAL_I2S_Init
 858              	.LVL44:
 363:Core/Src/main.cpp ****   {
 859              		.loc 1 363 3 view .LVU219
 860 0026 00B9     		cbnz	r0, .L49
 371:Core/Src/main.cpp **** 
 861              		.loc 1 371 1 view .LVU220
 862 0028 08BD     		pop	{r3, pc}
 863              	.L49:
 365:Core/Src/main.cpp ****   }
 864              		.loc 1 365 5 is_stmt 1 view .LVU221
 365:Core/Src/main.cpp ****   }
 865              		.loc 1 365 18 is_stmt 0 view .LVU222
 866 002a FFF7FEFF 		bl	Error_Handler
 867              	.LVL45:
 868              	.L51:
 869 002e 00BF     		.align	2
 870              	.L50:
 871 0030 00000000 		.word	.LANCHOR14
 872 0034 00380040 		.word	1073756160
 873              		.cfi_endproc
 874              	.LFE1989:
 875              		.fnend
 877              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 878              		.align	1
 879              		.syntax unified
 880              		.thumb
ARM GAS  /tmp/ccNY4Ha6.s 			page 37


 881              		.thumb_func
 882              		.fpu fpv4-sp-d16
 884              	_ZL12MX_I2S3_Initv:
 885              		.fnstart
 886              	.LFB1990:
 379:Core/Src/main.cpp **** 
 887              		.loc 1 379 1 is_stmt 1 view -0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891 0000 08B5     		push	{r3, lr}
 892              		.save {r3, lr}
 893              	.LCFI11:
 894              		.cfi_def_cfa_offset 8
 895              		.cfi_offset 3, -8
 896              		.cfi_offset 14, -4
 388:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 897              		.loc 1 388 3 view .LVU224
 388:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 898              		.loc 1 388 18 is_stmt 0 view .LVU225
 899 0002 0B48     		ldr	r0, .L56
 900 0004 0B4B     		ldr	r3, .L56+4
 901 0006 0360     		str	r3, [r0]
 389:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 902              		.loc 1 389 3 is_stmt 1 view .LVU226
 389:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 903              		.loc 1 389 19 is_stmt 0 view .LVU227
 904 0008 4FF40072 		mov	r2, #512
 905 000c 4260     		str	r2, [r0, #4]
 390:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 906              		.loc 1 390 3 is_stmt 1 view .LVU228
 390:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 907              		.loc 1 390 23 is_stmt 0 view .LVU229
 908 000e 0023     		movs	r3, #0
 909 0010 8360     		str	r3, [r0, #8]
 391:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 910              		.loc 1 391 3 is_stmt 1 view .LVU230
 391:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 911              		.loc 1 391 25 is_stmt 0 view .LVU231
 912 0012 C360     		str	r3, [r0, #12]
 392:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 913              		.loc 1 392 3 is_stmt 1 view .LVU232
 392:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 914              		.loc 1 392 25 is_stmt 0 view .LVU233
 915 0014 0261     		str	r2, [r0, #16]
 393:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 916              		.loc 1 393 3 is_stmt 1 view .LVU234
 393:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 917              		.loc 1 393 24 is_stmt 0 view .LVU235
 918 0016 4AF64442 		movw	r2, #44100
 919 001a 4261     		str	r2, [r0, #20]
 394:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 920              		.loc 1 394 3 is_stmt 1 view .LVU236
 394:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 921              		.loc 1 394 19 is_stmt 0 view .LVU237
 922 001c 8361     		str	r3, [r0, #24]
 395:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
ARM GAS  /tmp/ccNY4Ha6.s 			page 38


 923              		.loc 1 395 3 is_stmt 1 view .LVU238
 395:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 924              		.loc 1 395 26 is_stmt 0 view .LVU239
 925 001e C361     		str	r3, [r0, #28]
 396:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 926              		.loc 1 396 3 is_stmt 1 view .LVU240
 396:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 927              		.loc 1 396 29 is_stmt 0 view .LVU241
 928 0020 0123     		movs	r3, #1
 929 0022 0362     		str	r3, [r0, #32]
 397:Core/Src/main.cpp ****   {
 930              		.loc 1 397 3 is_stmt 1 view .LVU242
 397:Core/Src/main.cpp ****   {
 931              		.loc 1 397 19 is_stmt 0 view .LVU243
 932 0024 FFF7FEFF 		bl	HAL_I2S_Init
 933              	.LVL46:
 397:Core/Src/main.cpp ****   {
 934              		.loc 1 397 3 view .LVU244
 935 0028 00B9     		cbnz	r0, .L55
 405:Core/Src/main.cpp **** 
 936              		.loc 1 405 1 view .LVU245
 937 002a 08BD     		pop	{r3, pc}
 938              	.L55:
 399:Core/Src/main.cpp ****   }
 939              		.loc 1 399 5 is_stmt 1 view .LVU246
 399:Core/Src/main.cpp ****   }
 940              		.loc 1 399 18 is_stmt 0 view .LVU247
 941 002c FFF7FEFF 		bl	Error_Handler
 942              	.LVL47:
 943              	.L57:
 944              		.align	2
 945              	.L56:
 946 0030 00000000 		.word	.LANCHOR15
 947 0034 003C0040 		.word	1073757184
 948              		.cfi_endproc
 949              	.LFE1990:
 950              		.fnend
 952              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 953              		.align	1
 954              		.syntax unified
 955              		.thumb
 956              		.thumb_func
 957              		.fpu fpv4-sp-d16
 959              	_ZL12MX_I2S4_Initv:
 960              		.fnstart
 961              	.LFB1991:
 413:Core/Src/main.cpp **** 
 962              		.loc 1 413 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966 0000 08B5     		push	{r3, lr}
 967              		.save {r3, lr}
 968              	.LCFI12:
 969              		.cfi_def_cfa_offset 8
 970              		.cfi_offset 3, -8
 971              		.cfi_offset 14, -4
ARM GAS  /tmp/ccNY4Ha6.s 			page 39


 422:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 972              		.loc 1 422 3 view .LVU249
 422:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 973              		.loc 1 422 18 is_stmt 0 view .LVU250
 974 0002 0B48     		ldr	r0, .L62
 975 0004 0B4B     		ldr	r3, .L62+4
 976 0006 0360     		str	r3, [r0]
 423:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 977              		.loc 1 423 3 is_stmt 1 view .LVU251
 423:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 978              		.loc 1 423 19 is_stmt 0 view .LVU252
 979 0008 4FF40073 		mov	r3, #512
 980 000c 4360     		str	r3, [r0, #4]
 424:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 981              		.loc 1 424 3 is_stmt 1 view .LVU253
 424:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 982              		.loc 1 424 23 is_stmt 0 view .LVU254
 983 000e 0023     		movs	r3, #0
 984 0010 8360     		str	r3, [r0, #8]
 425:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 985              		.loc 1 425 3 is_stmt 1 view .LVU255
 425:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 986              		.loc 1 425 25 is_stmt 0 view .LVU256
 987 0012 C360     		str	r3, [r0, #12]
 426:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 988              		.loc 1 426 3 is_stmt 1 view .LVU257
 426:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 989              		.loc 1 426 25 is_stmt 0 view .LVU258
 990 0014 0361     		str	r3, [r0, #16]
 427:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 991              		.loc 1 427 3 is_stmt 1 view .LVU259
 427:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 992              		.loc 1 427 24 is_stmt 0 view .LVU260
 993 0016 4AF64442 		movw	r2, #44100
 994 001a 4261     		str	r2, [r0, #20]
 428:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 995              		.loc 1 428 3 is_stmt 1 view .LVU261
 428:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 996              		.loc 1 428 19 is_stmt 0 view .LVU262
 997 001c 8361     		str	r3, [r0, #24]
 429:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 998              		.loc 1 429 3 is_stmt 1 view .LVU263
 429:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 999              		.loc 1 429 26 is_stmt 0 view .LVU264
 1000 001e C361     		str	r3, [r0, #28]
 430:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 1001              		.loc 1 430 3 is_stmt 1 view .LVU265
 430:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 1002              		.loc 1 430 29 is_stmt 0 view .LVU266
 1003 0020 0362     		str	r3, [r0, #32]
 431:Core/Src/main.cpp ****   {
 1004              		.loc 1 431 3 is_stmt 1 view .LVU267
 431:Core/Src/main.cpp ****   {
 1005              		.loc 1 431 19 is_stmt 0 view .LVU268
 1006 0022 FFF7FEFF 		bl	HAL_I2S_Init
 1007              	.LVL48:
 431:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccNY4Ha6.s 			page 40


 1008              		.loc 1 431 3 view .LVU269
 1009 0026 00B9     		cbnz	r0, .L61
 439:Core/Src/main.cpp **** 
 1010              		.loc 1 439 1 view .LVU270
 1011 0028 08BD     		pop	{r3, pc}
 1012              	.L61:
 433:Core/Src/main.cpp ****   }
 1013              		.loc 1 433 5 is_stmt 1 view .LVU271
 433:Core/Src/main.cpp ****   }
 1014              		.loc 1 433 18 is_stmt 0 view .LVU272
 1015 002a FFF7FEFF 		bl	Error_Handler
 1016              	.LVL49:
 1017              	.L63:
 1018 002e 00BF     		.align	2
 1019              	.L62:
 1020 0030 00000000 		.word	.LANCHOR16
 1021 0034 00340140 		.word	1073820672
 1022              		.cfi_endproc
 1023              	.LFE1991:
 1024              		.fnend
 1026              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 1027              		.align	1
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv4-sp-d16
 1033              	_ZL15MX_SDIO_SD_Initv:
 1034              		.fnstart
 1035              	.LFB1992:
 447:Core/Src/main.cpp **** 
 1036              		.loc 1 447 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040 0000 08B5     		push	{r3, lr}
 1041              		.save {r3, lr}
 1042              	.LCFI13:
 1043              		.cfi_def_cfa_offset 8
 1044              		.cfi_offset 3, -8
 1045              		.cfi_offset 14, -4
 456:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1046              		.loc 1 456 3 view .LVU274
 456:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1047              		.loc 1 456 16 is_stmt 0 view .LVU275
 1048 0002 0C48     		ldr	r0, .L70
 1049 0004 0C4B     		ldr	r3, .L70+4
 1050 0006 0360     		str	r3, [r0]
 457:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1051              		.loc 1 457 3 is_stmt 1 view .LVU276
 457:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1052              		.loc 1 457 22 is_stmt 0 view .LVU277
 1053 0008 0023     		movs	r3, #0
 1054 000a 4360     		str	r3, [r0, #4]
 458:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1055              		.loc 1 458 3 is_stmt 1 view .LVU278
 458:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1056              		.loc 1 458 24 is_stmt 0 view .LVU279
ARM GAS  /tmp/ccNY4Ha6.s 			page 41


 1057 000c 8360     		str	r3, [r0, #8]
 459:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1058              		.loc 1 459 3 is_stmt 1 view .LVU280
 459:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1059              		.loc 1 459 27 is_stmt 0 view .LVU281
 1060 000e C360     		str	r3, [r0, #12]
 460:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1061              		.loc 1 460 3 is_stmt 1 view .LVU282
 460:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1062              		.loc 1 460 20 is_stmt 0 view .LVU283
 1063 0010 0361     		str	r3, [r0, #16]
 461:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1064              		.loc 1 461 3 is_stmt 1 view .LVU284
 461:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1065              		.loc 1 461 32 is_stmt 0 view .LVU285
 1066 0012 4361     		str	r3, [r0, #20]
 462:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1067              		.loc 1 462 3 is_stmt 1 view .LVU286
 462:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1068              		.loc 1 462 21 is_stmt 0 view .LVU287
 1069 0014 8361     		str	r3, [r0, #24]
 463:Core/Src/main.cpp ****   {
 1070              		.loc 1 463 3 is_stmt 1 view .LVU288
 463:Core/Src/main.cpp ****   {
 1071              		.loc 1 463 18 is_stmt 0 view .LVU289
 1072 0016 FFF7FEFF 		bl	HAL_SD_Init
 1073              	.LVL50:
 463:Core/Src/main.cpp ****   {
 1074              		.loc 1 463 3 view .LVU290
 1075 001a 30B9     		cbnz	r0, .L68
 467:Core/Src/main.cpp ****   {
 1076              		.loc 1 467 3 is_stmt 1 view .LVU291
 467:Core/Src/main.cpp ****   {
 1077              		.loc 1 467 36 is_stmt 0 view .LVU292
 1078 001c 4FF40061 		mov	r1, #2048
 1079 0020 0448     		ldr	r0, .L70
 1080 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 1081              	.LVL51:
 467:Core/Src/main.cpp ****   {
 1082              		.loc 1 467 3 view .LVU293
 1083 0026 10B9     		cbnz	r0, .L69
 475:Core/Src/main.cpp **** 
 1084              		.loc 1 475 1 view .LVU294
 1085 0028 08BD     		pop	{r3, pc}
 1086              	.L68:
 465:Core/Src/main.cpp ****   }
 1087              		.loc 1 465 5 is_stmt 1 view .LVU295
 465:Core/Src/main.cpp ****   }
 1088              		.loc 1 465 18 is_stmt 0 view .LVU296
 1089 002a FFF7FEFF 		bl	Error_Handler
 1090              	.LVL52:
 1091              	.L69:
 469:Core/Src/main.cpp ****   }
 1092              		.loc 1 469 5 is_stmt 1 view .LVU297
 469:Core/Src/main.cpp ****   }
 1093              		.loc 1 469 18 is_stmt 0 view .LVU298
 1094 002e FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccNY4Ha6.s 			page 42


 1095              	.LVL53:
 1096              	.L71:
 1097 0032 00BF     		.align	2
 1098              	.L70:
 1099 0034 00000000 		.word	.LANCHOR17
 1100 0038 002C0140 		.word	1073818624
 1101              		.cfi_endproc
 1102              	.LFE1992:
 1103              		.fnend
 1105              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 1106              		.align	1
 1107              		.syntax unified
 1108              		.thumb
 1109              		.thumb_func
 1110              		.fpu fpv4-sp-d16
 1112              	_ZL12MX_SPI1_Initv:
 1113              		.fnstart
 1114              	.LFB1993:
 483:Core/Src/main.cpp **** 
 1115              		.loc 1 483 1 is_stmt 1 view -0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119 0000 08B5     		push	{r3, lr}
 1120              		.save {r3, lr}
 1121              	.LCFI14:
 1122              		.cfi_def_cfa_offset 8
 1123              		.cfi_offset 3, -8
 1124              		.cfi_offset 14, -4
 493:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1125              		.loc 1 493 3 view .LVU300
 493:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1126              		.loc 1 493 18 is_stmt 0 view .LVU301
 1127 0002 0C48     		ldr	r0, .L76
 1128 0004 0C4B     		ldr	r3, .L76+4
 1129 0006 0360     		str	r3, [r0]
 494:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1130              		.loc 1 494 3 is_stmt 1 view .LVU302
 494:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1131              		.loc 1 494 19 is_stmt 0 view .LVU303
 1132 0008 4FF48273 		mov	r3, #260
 1133 000c 4360     		str	r3, [r0, #4]
 495:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1134              		.loc 1 495 3 is_stmt 1 view .LVU304
 495:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1135              		.loc 1 495 24 is_stmt 0 view .LVU305
 1136 000e 0023     		movs	r3, #0
 1137 0010 8360     		str	r3, [r0, #8]
 496:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1138              		.loc 1 496 3 is_stmt 1 view .LVU306
 496:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1139              		.loc 1 496 23 is_stmt 0 view .LVU307
 1140 0012 C360     		str	r3, [r0, #12]
 497:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1141              		.loc 1 497 3 is_stmt 1 view .LVU308
 497:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1142              		.loc 1 497 26 is_stmt 0 view .LVU309
ARM GAS  /tmp/ccNY4Ha6.s 			page 43


 1143 0014 0361     		str	r3, [r0, #16]
 498:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1144              		.loc 1 498 3 is_stmt 1 view .LVU310
 498:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1145              		.loc 1 498 23 is_stmt 0 view .LVU311
 1146 0016 4361     		str	r3, [r0, #20]
 499:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1147              		.loc 1 499 3 is_stmt 1 view .LVU312
 499:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1148              		.loc 1 499 18 is_stmt 0 view .LVU313
 1149 0018 8361     		str	r3, [r0, #24]
 500:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1150              		.loc 1 500 3 is_stmt 1 view .LVU314
 500:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1151              		.loc 1 500 32 is_stmt 0 view .LVU315
 1152 001a C361     		str	r3, [r0, #28]
 501:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1153              		.loc 1 501 3 is_stmt 1 view .LVU316
 501:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1154              		.loc 1 501 23 is_stmt 0 view .LVU317
 1155 001c 0362     		str	r3, [r0, #32]
 502:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1156              		.loc 1 502 3 is_stmt 1 view .LVU318
 502:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1157              		.loc 1 502 21 is_stmt 0 view .LVU319
 1158 001e 4362     		str	r3, [r0, #36]
 503:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1159              		.loc 1 503 3 is_stmt 1 view .LVU320
 503:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1160              		.loc 1 503 29 is_stmt 0 view .LVU321
 1161 0020 8362     		str	r3, [r0, #40]
 504:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1162              		.loc 1 504 3 is_stmt 1 view .LVU322
 504:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1163              		.loc 1 504 28 is_stmt 0 view .LVU323
 1164 0022 0A23     		movs	r3, #10
 1165 0024 C362     		str	r3, [r0, #44]
 505:Core/Src/main.cpp ****   {
 1166              		.loc 1 505 3 is_stmt 1 view .LVU324
 505:Core/Src/main.cpp ****   {
 1167              		.loc 1 505 19 is_stmt 0 view .LVU325
 1168 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1169              	.LVL54:
 505:Core/Src/main.cpp ****   {
 1170              		.loc 1 505 3 view .LVU326
 1171 002a 00B9     		cbnz	r0, .L75
 513:Core/Src/main.cpp **** 
 1172              		.loc 1 513 1 view .LVU327
 1173 002c 08BD     		pop	{r3, pc}
 1174              	.L75:
 507:Core/Src/main.cpp ****   }
 1175              		.loc 1 507 5 is_stmt 1 view .LVU328
 507:Core/Src/main.cpp ****   }
 1176              		.loc 1 507 18 is_stmt 0 view .LVU329
 1177 002e FFF7FEFF 		bl	Error_Handler
 1178              	.LVL55:
 1179              	.L77:
ARM GAS  /tmp/ccNY4Ha6.s 			page 44


 1180 0032 00BF     		.align	2
 1181              	.L76:
 1182 0034 00000000 		.word	.LANCHOR18
 1183 0038 00300140 		.word	1073819648
 1184              		.cfi_endproc
 1185              	.LFE1993:
 1186              		.fnend
 1188              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1189              		.align	1
 1190              		.syntax unified
 1191              		.thumb
 1192              		.thumb_func
 1193              		.fpu fpv4-sp-d16
 1195              	_ZL12MX_SPI5_Initv:
 1196              		.fnstart
 1197              	.LFB1994:
 521:Core/Src/main.cpp **** 
 1198              		.loc 1 521 1 is_stmt 1 view -0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 0
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 1202 0000 08B5     		push	{r3, lr}
 1203              		.save {r3, lr}
 1204              	.LCFI15:
 1205              		.cfi_def_cfa_offset 8
 1206              		.cfi_offset 3, -8
 1207              		.cfi_offset 14, -4
 531:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1208              		.loc 1 531 3 view .LVU331
 531:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1209              		.loc 1 531 18 is_stmt 0 view .LVU332
 1210 0002 0C48     		ldr	r0, .L82
 1211 0004 0C4B     		ldr	r3, .L82+4
 1212 0006 0360     		str	r3, [r0]
 532:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1213              		.loc 1 532 3 is_stmt 1 view .LVU333
 532:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1214              		.loc 1 532 19 is_stmt 0 view .LVU334
 1215 0008 4FF48273 		mov	r3, #260
 1216 000c 4360     		str	r3, [r0, #4]
 533:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1217              		.loc 1 533 3 is_stmt 1 view .LVU335
 533:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1218              		.loc 1 533 24 is_stmt 0 view .LVU336
 1219 000e 0023     		movs	r3, #0
 1220 0010 8360     		str	r3, [r0, #8]
 534:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1221              		.loc 1 534 3 is_stmt 1 view .LVU337
 534:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1222              		.loc 1 534 23 is_stmt 0 view .LVU338
 1223 0012 C360     		str	r3, [r0, #12]
 535:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1224              		.loc 1 535 3 is_stmt 1 view .LVU339
 535:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1225              		.loc 1 535 26 is_stmt 0 view .LVU340
 1226 0014 0361     		str	r3, [r0, #16]
 536:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
ARM GAS  /tmp/ccNY4Ha6.s 			page 45


 1227              		.loc 1 536 3 is_stmt 1 view .LVU341
 536:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1228              		.loc 1 536 23 is_stmt 0 view .LVU342
 1229 0016 4361     		str	r3, [r0, #20]
 537:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1230              		.loc 1 537 3 is_stmt 1 view .LVU343
 537:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1231              		.loc 1 537 18 is_stmt 0 view .LVU344
 1232 0018 8361     		str	r3, [r0, #24]
 538:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1233              		.loc 1 538 3 is_stmt 1 view .LVU345
 538:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1234              		.loc 1 538 32 is_stmt 0 view .LVU346
 1235 001a C361     		str	r3, [r0, #28]
 539:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1236              		.loc 1 539 3 is_stmt 1 view .LVU347
 539:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1237              		.loc 1 539 23 is_stmt 0 view .LVU348
 1238 001c 0362     		str	r3, [r0, #32]
 540:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1239              		.loc 1 540 3 is_stmt 1 view .LVU349
 540:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1240              		.loc 1 540 21 is_stmt 0 view .LVU350
 1241 001e 4362     		str	r3, [r0, #36]
 541:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1242              		.loc 1 541 3 is_stmt 1 view .LVU351
 541:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1243              		.loc 1 541 29 is_stmt 0 view .LVU352
 1244 0020 8362     		str	r3, [r0, #40]
 542:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1245              		.loc 1 542 3 is_stmt 1 view .LVU353
 542:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1246              		.loc 1 542 28 is_stmt 0 view .LVU354
 1247 0022 0A23     		movs	r3, #10
 1248 0024 C362     		str	r3, [r0, #44]
 543:Core/Src/main.cpp ****   {
 1249              		.loc 1 543 3 is_stmt 1 view .LVU355
 543:Core/Src/main.cpp ****   {
 1250              		.loc 1 543 19 is_stmt 0 view .LVU356
 1251 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1252              	.LVL56:
 543:Core/Src/main.cpp ****   {
 1253              		.loc 1 543 3 view .LVU357
 1254 002a 00B9     		cbnz	r0, .L81
 551:Core/Src/main.cpp **** 
 1255              		.loc 1 551 1 view .LVU358
 1256 002c 08BD     		pop	{r3, pc}
 1257              	.L81:
 545:Core/Src/main.cpp ****   }
 1258              		.loc 1 545 5 is_stmt 1 view .LVU359
 545:Core/Src/main.cpp ****   }
 1259              		.loc 1 545 18 is_stmt 0 view .LVU360
 1260 002e FFF7FEFF 		bl	Error_Handler
 1261              	.LVL57:
 1262              	.L83:
 1263 0032 00BF     		.align	2
 1264              	.L82:
ARM GAS  /tmp/ccNY4Ha6.s 			page 46


 1265 0034 00000000 		.word	.LANCHOR19
 1266 0038 00500140 		.word	1073827840
 1267              		.cfi_endproc
 1268              	.LFE1994:
 1269              		.fnend
 1271              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1272              		.align	1
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1276              		.fpu fpv4-sp-d16
 1278              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1279              		.fnstart
 1280              	.LFB1998:
 675:Core/Src/main.cpp **** 
 1281              		.loc 1 675 1 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
 1285 0000 08B5     		push	{r3, lr}
 1286              		.save {r3, lr}
 1287              	.LCFI16:
 1288              		.cfi_def_cfa_offset 8
 1289              		.cfi_offset 3, -8
 1290              		.cfi_offset 14, -4
 684:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1291              		.loc 1 684 3 view .LVU362
 684:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1292              		.loc 1 684 28 is_stmt 0 view .LVU363
 1293 0002 0B48     		ldr	r0, .L88
 1294 0004 4FF0A043 		mov	r3, #1342177280
 1295 0008 0360     		str	r3, [r0]
 685:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1296              		.loc 1 685 3 is_stmt 1 view .LVU364
 685:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1297              		.loc 1 685 38 is_stmt 0 view .LVU365
 1298 000a 0423     		movs	r3, #4
 1299 000c 4360     		str	r3, [r0, #4]
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1300              		.loc 1 686 3 is_stmt 1 view .LVU366
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1301              		.loc 1 686 30 is_stmt 0 view .LVU367
 1302 000e 0222     		movs	r2, #2
 1303 0010 C260     		str	r2, [r0, #12]
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1304              		.loc 1 687 3 is_stmt 1 view .LVU368
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1305              		.loc 1 687 35 is_stmt 0 view .LVU369
 1306 0012 0023     		movs	r3, #0
 1307 0014 0361     		str	r3, [r0, #16]
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1308              		.loc 1 688 3 is_stmt 1 view .LVU370
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1309              		.loc 1 688 35 is_stmt 0 view .LVU371
 1310 0016 8261     		str	r2, [r0, #24]
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1311              		.loc 1 689 3 is_stmt 1 view .LVU372
ARM GAS  /tmp/ccNY4Ha6.s 			page 47


 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1312              		.loc 1 689 35 is_stmt 0 view .LVU373
 1313 0018 C361     		str	r3, [r0, #28]
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1314              		.loc 1 690 3 is_stmt 1 view .LVU374
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1315              		.loc 1 690 41 is_stmt 0 view .LVU375
 1316 001a 0362     		str	r3, [r0, #32]
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1317              		.loc 1 691 3 is_stmt 1 view .LVU376
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1318              		.loc 1 691 35 is_stmt 0 view .LVU377
 1319 001c 4362     		str	r3, [r0, #36]
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1320              		.loc 1 692 3 is_stmt 1 view .LVU378
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1321              		.loc 1 692 44 is_stmt 0 view .LVU379
 1322 001e C362     		str	r3, [r0, #44]
 693:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1323              		.loc 1 693 3 is_stmt 1 view .LVU380
 693:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1324              		.loc 1 693 42 is_stmt 0 view .LVU381
 1325 0020 0363     		str	r3, [r0, #48]
 694:Core/Src/main.cpp ****   {
 1326              		.loc 1 694 3 is_stmt 1 view .LVU382
 694:Core/Src/main.cpp ****   {
 1327              		.loc 1 694 19 is_stmt 0 view .LVU383
 1328 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1329              	.LVL58:
 694:Core/Src/main.cpp ****   {
 1330              		.loc 1 694 3 view .LVU384
 1331 0026 00B9     		cbnz	r0, .L87
 702:Core/Src/main.cpp **** 
 1332              		.loc 1 702 1 view .LVU385
 1333 0028 08BD     		pop	{r3, pc}
 1334              	.L87:
 696:Core/Src/main.cpp ****   }
 1335              		.loc 1 696 5 is_stmt 1 view .LVU386
 696:Core/Src/main.cpp ****   }
 1336              		.loc 1 696 18 is_stmt 0 view .LVU387
 1337 002a FFF7FEFF 		bl	Error_Handler
 1338              	.LVL59:
 1339              	.L89:
 1340 002e 00BF     		.align	2
 1341              	.L88:
 1342 0030 00000000 		.word	.LANCHOR20
 1343              		.cfi_endproc
 1344              	.LFE1998:
 1345              		.fnend
 1347              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1348              		.align	1
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1352              		.fpu fpv4-sp-d16
 1354              	_ZL12MX_ADC1_Initv:
 1355              		.fnstart
ARM GAS  /tmp/ccNY4Ha6.s 			page 48


 1356              	.LFB1986:
 227:Core/Src/main.cpp **** 
 1357              		.loc 1 227 1 is_stmt 1 view -0
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 16
 1360              		@ frame_needed = 0, uses_anonymous_args = 0
 1361 0000 00B5     		push	{lr}
 1362              		.save {lr}
 1363              	.LCFI17:
 1364              		.cfi_def_cfa_offset 4
 1365              		.cfi_offset 14, -4
 1366              		.pad #20
 1367 0002 85B0     		sub	sp, sp, #20
 1368              	.LCFI18:
 1369              		.cfi_def_cfa_offset 24
 233:Core/Src/main.cpp **** 
 1370              		.loc 1 233 3 view .LVU389
 233:Core/Src/main.cpp **** 
 1371              		.loc 1 233 26 is_stmt 0 view .LVU390
 1372 0004 0023     		movs	r3, #0
 1373 0006 0093     		str	r3, [sp]
 1374 0008 0193     		str	r3, [sp, #4]
 1375 000a 0293     		str	r3, [sp, #8]
 1376 000c 0393     		str	r3, [sp, #12]
 240:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1377              		.loc 1 240 3 is_stmt 1 view .LVU391
 240:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1378              		.loc 1 240 18 is_stmt 0 view .LVU392
 1379 000e 1348     		ldr	r0, .L96
 1380 0010 134A     		ldr	r2, .L96+4
 1381 0012 0260     		str	r2, [r0]
 241:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1382              		.loc 1 241 3 is_stmt 1 view .LVU393
 241:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1383              		.loc 1 241 29 is_stmt 0 view .LVU394
 1384 0014 4360     		str	r3, [r0, #4]
 242:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1385              		.loc 1 242 3 is_stmt 1 view .LVU395
 242:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1386              		.loc 1 242 25 is_stmt 0 view .LVU396
 1387 0016 8360     		str	r3, [r0, #8]
 243:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1388              		.loc 1 243 3 is_stmt 1 view .LVU397
 243:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1389              		.loc 1 243 27 is_stmt 0 view .LVU398
 1390 0018 0361     		str	r3, [r0, #16]
 244:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1391              		.loc 1 244 3 is_stmt 1 view .LVU399
 244:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1392              		.loc 1 244 33 is_stmt 0 view .LVU400
 1393 001a 0376     		strb	r3, [r0, #24]
 245:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1394              		.loc 1 245 3 is_stmt 1 view .LVU401
 245:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1395              		.loc 1 245 36 is_stmt 0 view .LVU402
 1396 001c 80F82030 		strb	r3, [r0, #32]
 246:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
ARM GAS  /tmp/ccNY4Ha6.s 			page 49


 1397              		.loc 1 246 3 is_stmt 1 view .LVU403
 246:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1398              		.loc 1 246 35 is_stmt 0 view .LVU404
 1399 0020 C362     		str	r3, [r0, #44]
 247:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1400              		.loc 1 247 3 is_stmt 1 view .LVU405
 247:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1401              		.loc 1 247 31 is_stmt 0 view .LVU406
 1402 0022 104A     		ldr	r2, .L96+8
 1403 0024 8262     		str	r2, [r0, #40]
 248:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1404              		.loc 1 248 3 is_stmt 1 view .LVU407
 248:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1405              		.loc 1 248 24 is_stmt 0 view .LVU408
 1406 0026 C360     		str	r3, [r0, #12]
 249:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1407              		.loc 1 249 3 is_stmt 1 view .LVU409
 249:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1408              		.loc 1 249 30 is_stmt 0 view .LVU410
 1409 0028 0122     		movs	r2, #1
 1410 002a C261     		str	r2, [r0, #28]
 250:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1411              		.loc 1 250 3 is_stmt 1 view .LVU411
 250:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1412              		.loc 1 250 36 is_stmt 0 view .LVU412
 1413 002c 80F83030 		strb	r3, [r0, #48]
 251:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1414              		.loc 1 251 3 is_stmt 1 view .LVU413
 251:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1415              		.loc 1 251 27 is_stmt 0 view .LVU414
 1416 0030 4261     		str	r2, [r0, #20]
 252:Core/Src/main.cpp ****   {
 1417              		.loc 1 252 3 is_stmt 1 view .LVU415
 252:Core/Src/main.cpp ****   {
 1418              		.loc 1 252 19 is_stmt 0 view .LVU416
 1419 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1420              	.LVL60:
 252:Core/Src/main.cpp ****   {
 1421              		.loc 1 252 3 view .LVU417
 1422 0036 68B9     		cbnz	r0, .L94
 258:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1423              		.loc 1 258 3 is_stmt 1 view .LVU418
 258:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1424              		.loc 1 258 19 is_stmt 0 view .LVU419
 1425 0038 0A23     		movs	r3, #10
 1426 003a 0093     		str	r3, [sp]
 259:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1427              		.loc 1 259 3 is_stmt 1 view .LVU420
 259:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1428              		.loc 1 259 16 is_stmt 0 view .LVU421
 1429 003c 0123     		movs	r3, #1
 1430 003e 0193     		str	r3, [sp, #4]
 260:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1431              		.loc 1 260 3 is_stmt 1 view .LVU422
 260:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1432              		.loc 1 260 24 is_stmt 0 view .LVU423
 1433 0040 0023     		movs	r3, #0
ARM GAS  /tmp/ccNY4Ha6.s 			page 50


 1434 0042 0293     		str	r3, [sp, #8]
 261:Core/Src/main.cpp ****   {
 1435              		.loc 1 261 3 is_stmt 1 view .LVU424
 261:Core/Src/main.cpp ****   {
 1436              		.loc 1 261 28 is_stmt 0 view .LVU425
 1437 0044 6946     		mov	r1, sp
 1438 0046 0548     		ldr	r0, .L96
 1439 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1440              	.LVL61:
 261:Core/Src/main.cpp ****   {
 1441              		.loc 1 261 3 view .LVU426
 1442 004c 20B9     		cbnz	r0, .L95
 269:Core/Src/main.cpp **** 
 1443              		.loc 1 269 1 view .LVU427
 1444 004e 05B0     		add	sp, sp, #20
 1445              	.LCFI19:
 1446              		.cfi_remember_state
 1447              		.cfi_def_cfa_offset 4
 1448              		@ sp needed
 1449 0050 5DF804FB 		ldr	pc, [sp], #4
 1450              	.L94:
 1451              	.LCFI20:
 1452              		.cfi_restore_state
 254:Core/Src/main.cpp ****   }
 1453              		.loc 1 254 5 is_stmt 1 view .LVU428
 254:Core/Src/main.cpp ****   }
 1454              		.loc 1 254 18 is_stmt 0 view .LVU429
 1455 0054 FFF7FEFF 		bl	Error_Handler
 1456              	.LVL62:
 1457              	.L95:
 263:Core/Src/main.cpp ****   }
 1458              		.loc 1 263 5 is_stmt 1 view .LVU430
 263:Core/Src/main.cpp ****   }
 1459              		.loc 1 263 18 is_stmt 0 view .LVU431
 1460 0058 FFF7FEFF 		bl	Error_Handler
 1461              	.LVL63:
 1462              	.L97:
 1463              		.align	2
 1464              	.L96:
 1465 005c 00000000 		.word	.LANCHOR5
 1466 0060 00200140 		.word	1073815552
 1467 0064 0100000F 		.word	251658241
 1468              		.cfi_endproc
 1469              	.LFE1986:
 1470              		.fnend
 1472              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1473              		.align	1
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1477              		.fpu fpv4-sp-d16
 1479              	_ZL13MX_TIM10_Initv:
 1480              		.fnstart
 1481              	.LFB1997:
 644:Core/Src/main.cpp **** 
 1482              		.loc 1 644 1 is_stmt 1 view -0
 1483              		.cfi_startproc
ARM GAS  /tmp/ccNY4Ha6.s 			page 51


 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486 0000 08B5     		push	{r3, lr}
 1487              		.save {r3, lr}
 1488              	.LCFI21:
 1489              		.cfi_def_cfa_offset 8
 1490              		.cfi_offset 3, -8
 1491              		.cfi_offset 14, -4
 653:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 1492              		.loc 1 653 3 view .LVU433
 653:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 1493              		.loc 1 653 19 is_stmt 0 view .LVU434
 1494 0002 0948     		ldr	r0, .L102
 1495 0004 094B     		ldr	r3, .L102+4
 1496 0006 0360     		str	r3, [r0]
 654:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1497              		.loc 1 654 3 is_stmt 1 view .LVU435
 654:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1498              		.loc 1 654 25 is_stmt 0 view .LVU436
 1499 0008 2323     		movs	r3, #35
 1500 000a 4360     		str	r3, [r0, #4]
 655:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1501              		.loc 1 655 3 is_stmt 1 view .LVU437
 655:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1502              		.loc 1 655 27 is_stmt 0 view .LVU438
 1503 000c 0023     		movs	r3, #0
 1504 000e 8360     		str	r3, [r0, #8]
 656:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1505              		.loc 1 656 3 is_stmt 1 view .LVU439
 656:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1506              		.loc 1 656 22 is_stmt 0 view .LVU440
 1507 0010 4FF6FF72 		movw	r2, #65535
 1508 0014 C260     		str	r2, [r0, #12]
 657:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1509              		.loc 1 657 3 is_stmt 1 view .LVU441
 657:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1510              		.loc 1 657 29 is_stmt 0 view .LVU442
 1511 0016 0361     		str	r3, [r0, #16]
 658:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1512              		.loc 1 658 3 is_stmt 1 view .LVU443
 658:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1513              		.loc 1 658 33 is_stmt 0 view .LVU444
 1514 0018 8361     		str	r3, [r0, #24]
 659:Core/Src/main.cpp ****   {
 1515              		.loc 1 659 3 is_stmt 1 view .LVU445
 659:Core/Src/main.cpp ****   {
 1516              		.loc 1 659 24 is_stmt 0 view .LVU446
 1517 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1518              	.LVL64:
 659:Core/Src/main.cpp ****   {
 1519              		.loc 1 659 3 view .LVU447
 1520 001e 00B9     		cbnz	r0, .L101
 667:Core/Src/main.cpp **** 
 1521              		.loc 1 667 1 view .LVU448
 1522 0020 08BD     		pop	{r3, pc}
 1523              	.L101:
 661:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccNY4Ha6.s 			page 52


 1524              		.loc 1 661 5 is_stmt 1 view .LVU449
 661:Core/Src/main.cpp ****   }
 1525              		.loc 1 661 18 is_stmt 0 view .LVU450
 1526 0022 FFF7FEFF 		bl	Error_Handler
 1527              	.LVL65:
 1528              	.L103:
 1529 0026 00BF     		.align	2
 1530              	.L102:
 1531 0028 00000000 		.word	.LANCHOR1
 1532 002c 00440140 		.word	1073824768
 1533              		.cfi_endproc
 1534              	.LFE1997:
 1535              		.fnend
 1537              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1538              		.align	1
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1542              		.fpu fpv4-sp-d16
 1544              	_ZL12MX_TIM5_Initv:
 1545              		.fnstart
 1546              	.LFB1995:
 559:Core/Src/main.cpp **** 
 1547              		.loc 1 559 1 is_stmt 1 view -0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 32
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551 0000 00B5     		push	{lr}
 1552              		.save {lr}
 1553              	.LCFI22:
 1554              		.cfi_def_cfa_offset 4
 1555              		.cfi_offset 14, -4
 1556              		.pad #36
 1557 0002 89B0     		sub	sp, sp, #36
 1558              	.LCFI23:
 1559              		.cfi_def_cfa_offset 40
 565:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1560              		.loc 1 565 3 view .LVU452
 565:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1561              		.loc 1 565 26 is_stmt 0 view .LVU453
 1562 0004 0023     		movs	r3, #0
 1563 0006 0393     		str	r3, [sp, #12]
 1564 0008 0493     		str	r3, [sp, #16]
 1565 000a 0593     		str	r3, [sp, #20]
 1566 000c 0693     		str	r3, [sp, #24]
 1567 000e 0793     		str	r3, [sp, #28]
 566:Core/Src/main.cpp **** 
 1568              		.loc 1 566 3 is_stmt 1 view .LVU454
 566:Core/Src/main.cpp **** 
 1569              		.loc 1 566 27 is_stmt 0 view .LVU455
 1570 0010 0193     		str	r3, [sp, #4]
 1571 0012 0293     		str	r3, [sp, #8]
 571:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1572              		.loc 1 571 3 is_stmt 1 view .LVU456
 571:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1573              		.loc 1 571 18 is_stmt 0 view .LVU457
 1574 0014 1248     		ldr	r0, .L112
ARM GAS  /tmp/ccNY4Ha6.s 			page 53


 1575 0016 134A     		ldr	r2, .L112+4
 1576 0018 0260     		str	r2, [r0]
 572:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1577              		.loc 1 572 3 is_stmt 1 view .LVU458
 572:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1578              		.loc 1 572 24 is_stmt 0 view .LVU459
 1579 001a 4360     		str	r3, [r0, #4]
 573:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1580              		.loc 1 573 3 is_stmt 1 view .LVU460
 573:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1581              		.loc 1 573 26 is_stmt 0 view .LVU461
 1582 001c 8360     		str	r3, [r0, #8]
 574:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1583              		.loc 1 574 3 is_stmt 1 view .LVU462
 574:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1584              		.loc 1 574 21 is_stmt 0 view .LVU463
 1585 001e 4FF0FF32 		mov	r2, #-1
 1586 0022 C260     		str	r2, [r0, #12]
 575:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1587              		.loc 1 575 3 is_stmt 1 view .LVU464
 575:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1588              		.loc 1 575 28 is_stmt 0 view .LVU465
 1589 0024 0361     		str	r3, [r0, #16]
 576:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1590              		.loc 1 576 3 is_stmt 1 view .LVU466
 576:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1591              		.loc 1 576 32 is_stmt 0 view .LVU467
 1592 0026 8361     		str	r3, [r0, #24]
 577:Core/Src/main.cpp ****   {
 1593              		.loc 1 577 3 is_stmt 1 view .LVU468
 577:Core/Src/main.cpp ****   {
 1594              		.loc 1 577 24 is_stmt 0 view .LVU469
 1595 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1596              	.LVL66:
 577:Core/Src/main.cpp ****   {
 1597              		.loc 1 577 3 view .LVU470
 1598 002c 90B9     		cbnz	r0, .L109
 581:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1599              		.loc 1 581 3 is_stmt 1 view .LVU471
 581:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1600              		.loc 1 581 26 is_stmt 0 view .LVU472
 1601 002e 0023     		movs	r3, #0
 1602 0030 0393     		str	r3, [sp, #12]
 582:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1603              		.loc 1 582 3 is_stmt 1 view .LVU473
 582:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1604              		.loc 1 582 29 is_stmt 0 view .LVU474
 1605 0032 0493     		str	r3, [sp, #16]
 583:Core/Src/main.cpp ****   {
 1606              		.loc 1 583 3 is_stmt 1 view .LVU475
 583:Core/Src/main.cpp ****   {
 1607              		.loc 1 583 33 is_stmt 0 view .LVU476
 1608 0034 03A9     		add	r1, sp, #12
 1609 0036 0A48     		ldr	r0, .L112
 1610 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1611              	.LVL67:
 583:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccNY4Ha6.s 			page 54


 1612              		.loc 1 583 3 view .LVU477
 1613 003c 60B9     		cbnz	r0, .L110
 587:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1614              		.loc 1 587 3 is_stmt 1 view .LVU478
 587:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1615              		.loc 1 587 37 is_stmt 0 view .LVU479
 1616 003e 0023     		movs	r3, #0
 1617 0040 0193     		str	r3, [sp, #4]
 588:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1618              		.loc 1 588 3 is_stmt 1 view .LVU480
 588:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1619              		.loc 1 588 33 is_stmt 0 view .LVU481
 1620 0042 0293     		str	r3, [sp, #8]
 589:Core/Src/main.cpp ****   {
 1621              		.loc 1 589 3 is_stmt 1 view .LVU482
 589:Core/Src/main.cpp ****   {
 1622              		.loc 1 589 44 is_stmt 0 view .LVU483
 1623 0044 01A9     		add	r1, sp, #4
 1624 0046 0648     		ldr	r0, .L112
 1625 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1626              	.LVL68:
 589:Core/Src/main.cpp ****   {
 1627              		.loc 1 589 3 view .LVU484
 1628 004c 30B9     		cbnz	r0, .L111
 597:Core/Src/main.cpp **** 
 1629              		.loc 1 597 1 view .LVU485
 1630 004e 09B0     		add	sp, sp, #36
 1631              	.LCFI24:
 1632              		.cfi_remember_state
 1633              		.cfi_def_cfa_offset 4
 1634              		@ sp needed
 1635 0050 5DF804FB 		ldr	pc, [sp], #4
 1636              	.L109:
 1637              	.LCFI25:
 1638              		.cfi_restore_state
 579:Core/Src/main.cpp ****   }
 1639              		.loc 1 579 5 is_stmt 1 view .LVU486
 579:Core/Src/main.cpp ****   }
 1640              		.loc 1 579 18 is_stmt 0 view .LVU487
 1641 0054 FFF7FEFF 		bl	Error_Handler
 1642              	.LVL69:
 1643              	.L110:
 585:Core/Src/main.cpp ****   }
 1644              		.loc 1 585 5 is_stmt 1 view .LVU488
 585:Core/Src/main.cpp ****   }
 1645              		.loc 1 585 18 is_stmt 0 view .LVU489
 1646 0058 FFF7FEFF 		bl	Error_Handler
 1647              	.LVL70:
 1648              	.L111:
 591:Core/Src/main.cpp ****   }
 1649              		.loc 1 591 5 is_stmt 1 view .LVU490
 591:Core/Src/main.cpp ****   }
 1650              		.loc 1 591 18 is_stmt 0 view .LVU491
 1651 005c FFF7FEFF 		bl	Error_Handler
 1652              	.LVL71:
 1653              	.L113:
 1654              		.align	2
ARM GAS  /tmp/ccNY4Ha6.s 			page 55


 1655              	.L112:
 1656 0060 00000000 		.word	.LANCHOR21
 1657 0064 000C0040 		.word	1073744896
 1658              		.cfi_endproc
 1659              	.LFE1995:
 1660              		.fnend
 1662              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1663              		.align	1
 1664              		.syntax unified
 1665              		.thumb
 1666              		.thumb_func
 1667              		.fpu fpv4-sp-d16
 1669              	_ZL12MX_TIM9_Initv:
 1670              		.fnstart
 1671              	.LFB1996:
 605:Core/Src/main.cpp **** 
 1672              		.loc 1 605 1 is_stmt 1 view -0
 1673              		.cfi_startproc
 1674              		@ args = 0, pretend = 0, frame = 24
 1675              		@ frame_needed = 0, uses_anonymous_args = 0
 1676 0000 00B5     		push	{lr}
 1677              		.save {lr}
 1678              	.LCFI26:
 1679              		.cfi_def_cfa_offset 4
 1680              		.cfi_offset 14, -4
 1681              		.pad #28
 1682 0002 87B0     		sub	sp, sp, #28
 1683              	.LCFI27:
 1684              		.cfi_def_cfa_offset 32
 611:Core/Src/main.cpp **** 
 1685              		.loc 1 611 3 view .LVU493
 611:Core/Src/main.cpp **** 
 1686              		.loc 1 611 26 is_stmt 0 view .LVU494
 1687 0004 0023     		movs	r3, #0
 1688 0006 0193     		str	r3, [sp, #4]
 1689 0008 0293     		str	r3, [sp, #8]
 1690 000a 0393     		str	r3, [sp, #12]
 1691 000c 0493     		str	r3, [sp, #16]
 1692 000e 0593     		str	r3, [sp, #20]
 616:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1693              		.loc 1 616 3 is_stmt 1 view .LVU495
 616:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1694              		.loc 1 616 18 is_stmt 0 view .LVU496
 1695 0010 0D48     		ldr	r0, .L120
 1696 0012 0E4A     		ldr	r2, .L120+4
 1697 0014 0260     		str	r2, [r0]
 617:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1698              		.loc 1 617 3 is_stmt 1 view .LVU497
 617:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1699              		.loc 1 617 24 is_stmt 0 view .LVU498
 1700 0016 4360     		str	r3, [r0, #4]
 618:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1701              		.loc 1 618 3 is_stmt 1 view .LVU499
 618:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1702              		.loc 1 618 26 is_stmt 0 view .LVU500
 1703 0018 8360     		str	r3, [r0, #8]
 619:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccNY4Ha6.s 			page 56


 1704              		.loc 1 619 3 is_stmt 1 view .LVU501
 619:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1705              		.loc 1 619 21 is_stmt 0 view .LVU502
 1706 001a 4FF6FF72 		movw	r2, #65535
 1707 001e C260     		str	r2, [r0, #12]
 620:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1708              		.loc 1 620 3 is_stmt 1 view .LVU503
 620:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1709              		.loc 1 620 28 is_stmt 0 view .LVU504
 1710 0020 0361     		str	r3, [r0, #16]
 621:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1711              		.loc 1 621 3 is_stmt 1 view .LVU505
 621:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1712              		.loc 1 621 32 is_stmt 0 view .LVU506
 1713 0022 8361     		str	r3, [r0, #24]
 622:Core/Src/main.cpp ****   {
 1714              		.loc 1 622 3 is_stmt 1 view .LVU507
 622:Core/Src/main.cpp ****   {
 1715              		.loc 1 622 24 is_stmt 0 view .LVU508
 1716 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1717              	.LVL72:
 622:Core/Src/main.cpp ****   {
 1718              		.loc 1 622 3 view .LVU509
 1719 0028 50B9     		cbnz	r0, .L118
 626:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1720              		.loc 1 626 3 is_stmt 1 view .LVU510
 626:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1721              		.loc 1 626 26 is_stmt 0 view .LVU511
 1722 002a 0023     		movs	r3, #0
 1723 002c 0193     		str	r3, [sp, #4]
 627:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1724              		.loc 1 627 3 is_stmt 1 view .LVU512
 627:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1725              		.loc 1 627 29 is_stmt 0 view .LVU513
 1726 002e 0293     		str	r3, [sp, #8]
 628:Core/Src/main.cpp ****   {
 1727              		.loc 1 628 3 is_stmt 1 view .LVU514
 628:Core/Src/main.cpp ****   {
 1728              		.loc 1 628 33 is_stmt 0 view .LVU515
 1729 0030 01A9     		add	r1, sp, #4
 1730 0032 0548     		ldr	r0, .L120
 1731 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1732              	.LVL73:
 628:Core/Src/main.cpp ****   {
 1733              		.loc 1 628 3 view .LVU516
 1734 0038 20B9     		cbnz	r0, .L119
 636:Core/Src/main.cpp **** 
 1735              		.loc 1 636 1 view .LVU517
 1736 003a 07B0     		add	sp, sp, #28
 1737              	.LCFI28:
 1738              		.cfi_remember_state
 1739              		.cfi_def_cfa_offset 4
 1740              		@ sp needed
 1741 003c 5DF804FB 		ldr	pc, [sp], #4
 1742              	.L118:
 1743              	.LCFI29:
 1744              		.cfi_restore_state
ARM GAS  /tmp/ccNY4Ha6.s 			page 57


 624:Core/Src/main.cpp ****   }
 1745              		.loc 1 624 5 is_stmt 1 view .LVU518
 624:Core/Src/main.cpp ****   }
 1746              		.loc 1 624 18 is_stmt 0 view .LVU519
 1747 0040 FFF7FEFF 		bl	Error_Handler
 1748              	.LVL74:
 1749              	.L119:
 630:Core/Src/main.cpp ****   }
 1750              		.loc 1 630 5 is_stmt 1 view .LVU520
 630:Core/Src/main.cpp ****   }
 1751              		.loc 1 630 18 is_stmt 0 view .LVU521
 1752 0044 FFF7FEFF 		bl	Error_Handler
 1753              	.LVL75:
 1754              	.L121:
 1755              		.align	2
 1756              	.L120:
 1757 0048 00000000 		.word	.LANCHOR22
 1758 004c 00400140 		.word	1073823744
 1759              		.cfi_endproc
 1760              	.LFE1996:
 1761              		.fnend
 1763              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1764              		.align	1
 1765              		.global	_Z18SystemClock_Configv
 1766              		.syntax unified
 1767              		.thumb
 1768              		.thumb_func
 1769              		.fpu fpv4-sp-d16
 1771              	_Z18SystemClock_Configv:
 1772              		.fnstart
 1773              	.LFB1985:
 174:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1774              		.loc 1 174 1 is_stmt 1 view -0
 1775              		.cfi_startproc
 1776              		@ args = 0, pretend = 0, frame = 104
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778 0000 00B5     		push	{lr}
 1779              		.save {lr}
 1780              	.LCFI30:
 1781              		.cfi_def_cfa_offset 4
 1782              		.cfi_offset 14, -4
 1783              		.pad #108
 1784 0002 9BB0     		sub	sp, sp, #108
 1785              	.LCFI31:
 1786              		.cfi_def_cfa_offset 112
 175:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1787              		.loc 1 175 3 view .LVU523
 175:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1788              		.loc 1 175 22 is_stmt 0 view .LVU524
 1789 0004 3022     		movs	r2, #48
 1790 0006 0021     		movs	r1, #0
 1791 0008 0EA8     		add	r0, sp, #56
 1792 000a FFF7FEFF 		bl	memset
 1793              	.LVL76:
 176:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1794              		.loc 1 176 3 is_stmt 1 view .LVU525
 176:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  /tmp/ccNY4Ha6.s 			page 58


 1795              		.loc 1 176 22 is_stmt 0 view .LVU526
 1796 000e 0023     		movs	r3, #0
 1797 0010 0993     		str	r3, [sp, #36]
 1798 0012 0A93     		str	r3, [sp, #40]
 1799 0014 0B93     		str	r3, [sp, #44]
 1800 0016 0C93     		str	r3, [sp, #48]
 1801 0018 0D93     		str	r3, [sp, #52]
 177:Core/Src/main.cpp **** 
 1802              		.loc 1 177 3 is_stmt 1 view .LVU527
 177:Core/Src/main.cpp **** 
 1803              		.loc 1 177 28 is_stmt 0 view .LVU528
 1804 001a 0393     		str	r3, [sp, #12]
 1805 001c 0493     		str	r3, [sp, #16]
 1806 001e 0593     		str	r3, [sp, #20]
 1807 0020 0693     		str	r3, [sp, #24]
 1808 0022 0793     		str	r3, [sp, #28]
 1809 0024 0893     		str	r3, [sp, #32]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1810              		.loc 1 181 3 is_stmt 1 view .LVU529
 1811              	.LBB12:
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1812              		.loc 1 181 3 view .LVU530
 1813 0026 0193     		str	r3, [sp, #4]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1814              		.loc 1 181 3 view .LVU531
 1815 0028 264A     		ldr	r2, .L130
 1816 002a 116C     		ldr	r1, [r2, #64]
 1817 002c 41F08051 		orr	r1, r1, #268435456
 1818 0030 1164     		str	r1, [r2, #64]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1819              		.loc 1 181 3 view .LVU532
 1820 0032 126C     		ldr	r2, [r2, #64]
 1821 0034 02F08052 		and	r2, r2, #268435456
 1822 0038 0192     		str	r2, [sp, #4]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1823              		.loc 1 181 3 view .LVU533
 1824 003a 019A     		ldr	r2, [sp, #4]
 1825              	.LBE12:
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1826              		.loc 1 182 3 view .LVU534
 1827              	.LBB13:
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1828              		.loc 1 182 3 view .LVU535
 1829 003c 0293     		str	r3, [sp, #8]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1830              		.loc 1 182 3 view .LVU536
 1831 003e 224B     		ldr	r3, .L130+4
 1832 0040 1A68     		ldr	r2, [r3]
 1833 0042 42F44042 		orr	r2, r2, #49152
 1834 0046 1A60     		str	r2, [r3]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1835              		.loc 1 182 3 view .LVU537
 1836 0048 1B68     		ldr	r3, [r3]
 1837 004a 03F44043 		and	r3, r3, #49152
 1838 004e 0293     		str	r3, [sp, #8]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1839              		.loc 1 182 3 view .LVU538
ARM GAS  /tmp/ccNY4Ha6.s 			page 59


 1840 0050 029B     		ldr	r3, [sp, #8]
 1841              	.LBE13:
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1842              		.loc 1 186 3 view .LVU539
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1843              		.loc 1 186 36 is_stmt 0 view .LVU540
 1844 0052 0123     		movs	r3, #1
 1845 0054 0E93     		str	r3, [sp, #56]
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1846              		.loc 1 187 3 is_stmt 1 view .LVU541
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1847              		.loc 1 187 30 is_stmt 0 view .LVU542
 1848 0056 4FF48033 		mov	r3, #65536
 1849 005a 0F93     		str	r3, [sp, #60]
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1850              		.loc 1 188 3 is_stmt 1 view .LVU543
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1851              		.loc 1 188 34 is_stmt 0 view .LVU544
 1852 005c 0223     		movs	r3, #2
 1853 005e 1493     		str	r3, [sp, #80]
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1854              		.loc 1 189 3 is_stmt 1 view .LVU545
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1855              		.loc 1 189 35 is_stmt 0 view .LVU546
 1856 0060 4FF48002 		mov	r2, #4194304
 1857 0064 1592     		str	r2, [sp, #84]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1858              		.loc 1 190 3 is_stmt 1 view .LVU547
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1859              		.loc 1 190 30 is_stmt 0 view .LVU548
 1860 0066 0422     		movs	r2, #4
 1861 0068 1692     		str	r2, [sp, #88]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1862              		.loc 1 191 3 is_stmt 1 view .LVU549
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1863              		.loc 1 191 30 is_stmt 0 view .LVU550
 1864 006a 4822     		movs	r2, #72
 1865 006c 1792     		str	r2, [sp, #92]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1866              		.loc 1 192 3 is_stmt 1 view .LVU551
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1867              		.loc 1 192 30 is_stmt 0 view .LVU552
 1868 006e 1893     		str	r3, [sp, #96]
 193:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1869              		.loc 1 193 3 is_stmt 1 view .LVU553
 193:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1870              		.loc 1 193 30 is_stmt 0 view .LVU554
 1871 0070 0323     		movs	r3, #3
 1872 0072 1993     		str	r3, [sp, #100]
 194:Core/Src/main.cpp ****   {
 1873              		.loc 1 194 3 is_stmt 1 view .LVU555
 194:Core/Src/main.cpp ****   {
 1874              		.loc 1 194 24 is_stmt 0 view .LVU556
 1875 0074 0EA8     		add	r0, sp, #56
 1876 0076 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1877              	.LVL77:
 194:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccNY4Ha6.s 			page 60


 1878              		.loc 1 194 3 view .LVU557
 1879 007a E0B9     		cbnz	r0, .L127
 200:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1880              		.loc 1 200 3 is_stmt 1 view .LVU558
 200:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1881              		.loc 1 200 31 is_stmt 0 view .LVU559
 1882 007c 0F23     		movs	r3, #15
 1883 007e 0993     		str	r3, [sp, #36]
 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 1884              		.loc 1 202 3 is_stmt 1 view .LVU560
 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 1885              		.loc 1 202 34 is_stmt 0 view .LVU561
 1886 0080 0223     		movs	r3, #2
 1887 0082 0A93     		str	r3, [sp, #40]
 203:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1888              		.loc 1 203 3 is_stmt 1 view .LVU562
 203:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1889              		.loc 1 203 35 is_stmt 0 view .LVU563
 1890 0084 8023     		movs	r3, #128
 1891 0086 0B93     		str	r3, [sp, #44]
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1892              		.loc 1 204 3 is_stmt 1 view .LVU564
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1893              		.loc 1 204 36 is_stmt 0 view .LVU565
 1894 0088 0023     		movs	r3, #0
 1895 008a 0C93     		str	r3, [sp, #48]
 205:Core/Src/main.cpp **** 
 1896              		.loc 1 205 3 is_stmt 1 view .LVU566
 205:Core/Src/main.cpp **** 
 1897              		.loc 1 205 36 is_stmt 0 view .LVU567
 1898 008c 0D93     		str	r3, [sp, #52]
 207:Core/Src/main.cpp ****   {
 1899              		.loc 1 207 3 is_stmt 1 view .LVU568
 207:Core/Src/main.cpp ****   {
 1900              		.loc 1 207 26 is_stmt 0 view .LVU569
 1901 008e 0121     		movs	r1, #1
 1902 0090 09A8     		add	r0, sp, #36
 1903 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1904              	.LVL78:
 207:Core/Src/main.cpp ****   {
 1905              		.loc 1 207 3 view .LVU570
 1906 0096 80B9     		cbnz	r0, .L128
 211:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 1907              		.loc 1 211 3 is_stmt 1 view .LVU571
 211:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 1908              		.loc 1 211 44 is_stmt 0 view .LVU572
 1909 0098 0123     		movs	r3, #1
 1910 009a 0393     		str	r3, [sp, #12]
 212:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1911              		.loc 1 212 3 is_stmt 1 view .LVU573
 212:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1912              		.loc 1 212 38 is_stmt 0 view .LVU574
 1913 009c 3223     		movs	r3, #50
 1914 009e 0593     		str	r3, [sp, #20]
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1915              		.loc 1 213 3 is_stmt 1 view .LVU575
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
ARM GAS  /tmp/ccNY4Ha6.s 			page 61


 1916              		.loc 1 213 38 is_stmt 0 view .LVU576
 1917 00a0 0423     		movs	r3, #4
 1918 00a2 0493     		str	r3, [sp, #16]
 214:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1919              		.loc 1 214 3 is_stmt 1 view .LVU577
 214:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1920              		.loc 1 214 38 is_stmt 0 view .LVU578
 1921 00a4 0223     		movs	r3, #2
 1922 00a6 0693     		str	r3, [sp, #24]
 215:Core/Src/main.cpp ****   {
 1923              		.loc 1 215 3 is_stmt 1 view .LVU579
 215:Core/Src/main.cpp ****   {
 1924              		.loc 1 215 32 is_stmt 0 view .LVU580
 1925 00a8 03A8     		add	r0, sp, #12
 1926 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1927              	.LVL79:
 215:Core/Src/main.cpp ****   {
 1928              		.loc 1 215 3 view .LVU581
 1929 00ae 30B9     		cbnz	r0, .L129
 219:Core/Src/main.cpp **** 
 1930              		.loc 1 219 1 view .LVU582
 1931 00b0 1BB0     		add	sp, sp, #108
 1932              	.LCFI32:
 1933              		.cfi_remember_state
 1934              		.cfi_def_cfa_offset 4
 1935              		@ sp needed
 1936 00b2 5DF804FB 		ldr	pc, [sp], #4
 1937              	.L127:
 1938              	.LCFI33:
 1939              		.cfi_restore_state
 196:Core/Src/main.cpp ****   }
 1940              		.loc 1 196 5 is_stmt 1 view .LVU583
 196:Core/Src/main.cpp ****   }
 1941              		.loc 1 196 18 is_stmt 0 view .LVU584
 1942 00b6 FFF7FEFF 		bl	Error_Handler
 1943              	.LVL80:
 1944              	.L128:
 209:Core/Src/main.cpp ****   }
 1945              		.loc 1 209 5 is_stmt 1 view .LVU585
 209:Core/Src/main.cpp ****   }
 1946              		.loc 1 209 18 is_stmt 0 view .LVU586
 1947 00ba FFF7FEFF 		bl	Error_Handler
 1948              	.LVL81:
 1949              	.L129:
 217:Core/Src/main.cpp ****   }
 1950              		.loc 1 217 5 is_stmt 1 view .LVU587
 217:Core/Src/main.cpp ****   }
 1951              		.loc 1 217 18 is_stmt 0 view .LVU588
 1952 00be FFF7FEFF 		bl	Error_Handler
 1953              	.LVL82:
 1954              	.L131:
 1955 00c2 00BF     		.align	2
 1956              	.L130:
 1957 00c4 00380240 		.word	1073887232
 1958 00c8 00700040 		.word	1073770496
 1959              		.cfi_endproc
 1960              	.LFE1985:
ARM GAS  /tmp/ccNY4Ha6.s 			page 62


 1961              		.fnend
 1963              		.section	.text.main,"ax",%progbits
 1964              		.align	1
 1965              		.global	main
 1966              		.syntax unified
 1967              		.thumb
 1968              		.thumb_func
 1969              		.fpu fpv4-sp-d16
 1971              	main:
 1972              		.fnstart
 1973              	.LFB1984:
 112:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 1974              		.loc 1 112 1 is_stmt 1 view -0
 1975              		.cfi_startproc
 1976              		@ args = 0, pretend = 0, frame = 0
 1977              		@ frame_needed = 0, uses_anonymous_args = 0
 1978 0000 08B5     		push	{r3, lr}
 1979              		.save {r3, lr}
 1980              	.LCFI34:
 1981              		.cfi_def_cfa_offset 8
 1982              		.cfi_offset 3, -8
 1983              		.cfi_offset 14, -4
 120:Core/Src/main.cpp **** 
 1984              		.loc 1 120 3 view .LVU590
 120:Core/Src/main.cpp **** 
 1985              		.loc 1 120 11 is_stmt 0 view .LVU591
 1986 0002 FFF7FEFF 		bl	HAL_Init
 1987              	.LVL83:
 127:Core/Src/main.cpp **** 
 1988              		.loc 1 127 3 is_stmt 1 view .LVU592
 127:Core/Src/main.cpp **** 
 1989              		.loc 1 127 21 is_stmt 0 view .LVU593
 1990 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 1991              	.LVL84:
 134:Core/Src/main.cpp ****   MX_I2C1_Init();
 1992              		.loc 1 134 3 is_stmt 1 view .LVU594
 134:Core/Src/main.cpp ****   MX_I2C1_Init();
 1993              		.loc 1 134 15 is_stmt 0 view .LVU595
 1994 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 1995              	.LVL85:
 135:Core/Src/main.cpp ****   MX_I2C3_Init();
 1996              		.loc 1 135 3 is_stmt 1 view .LVU596
 135:Core/Src/main.cpp ****   MX_I2C3_Init();
 1997              		.loc 1 135 15 is_stmt 0 view .LVU597
 1998 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 1999              	.LVL86:
 136:Core/Src/main.cpp ****   MX_I2S2_Init();
 2000              		.loc 1 136 3 is_stmt 1 view .LVU598
 136:Core/Src/main.cpp ****   MX_I2S2_Init();
 2001              		.loc 1 136 15 is_stmt 0 view .LVU599
 2002 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2003              	.LVL87:
 137:Core/Src/main.cpp ****   MX_I2S3_Init();
 2004              		.loc 1 137 3 is_stmt 1 view .LVU600
 137:Core/Src/main.cpp ****   MX_I2S3_Init();
 2005              		.loc 1 137 15 is_stmt 0 view .LVU601
 2006 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
ARM GAS  /tmp/ccNY4Ha6.s 			page 63


 2007              	.LVL88:
 138:Core/Src/main.cpp ****   MX_I2S4_Init();
 2008              		.loc 1 138 3 is_stmt 1 view .LVU602
 138:Core/Src/main.cpp ****   MX_I2S4_Init();
 2009              		.loc 1 138 15 is_stmt 0 view .LVU603
 2010 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2011              	.LVL89:
 139:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2012              		.loc 1 139 3 is_stmt 1 view .LVU604
 139:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2013              		.loc 1 139 15 is_stmt 0 view .LVU605
 2014 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2015              	.LVL90:
 140:Core/Src/main.cpp ****   MX_SPI1_Init();
 2016              		.loc 1 140 3 is_stmt 1 view .LVU606
 140:Core/Src/main.cpp ****   MX_SPI1_Init();
 2017              		.loc 1 140 18 is_stmt 0 view .LVU607
 2018 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2019              	.LVL91:
 141:Core/Src/main.cpp ****   MX_SPI5_Init();
 2020              		.loc 1 141 3 is_stmt 1 view .LVU608
 141:Core/Src/main.cpp ****   MX_SPI5_Init();
 2021              		.loc 1 141 15 is_stmt 0 view .LVU609
 2022 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2023              	.LVL92:
 142:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2024              		.loc 1 142 3 is_stmt 1 view .LVU610
 142:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2025              		.loc 1 142 15 is_stmt 0 view .LVU611
 2026 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2027              	.LVL93:
 143:Core/Src/main.cpp ****   MX_ADC1_Init();
 2028              		.loc 1 143 3 is_stmt 1 view .LVU612
 143:Core/Src/main.cpp ****   MX_ADC1_Init();
 2029              		.loc 1 143 25 is_stmt 0 view .LVU613
 2030 002e FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2031              	.LVL94:
 144:Core/Src/main.cpp ****   MX_TIM10_Init();
 2032              		.loc 1 144 3 is_stmt 1 view .LVU614
 144:Core/Src/main.cpp ****   MX_TIM10_Init();
 2033              		.loc 1 144 15 is_stmt 0 view .LVU615
 2034 0032 FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2035              	.LVL95:
 145:Core/Src/main.cpp ****   MX_TIM5_Init();
 2036              		.loc 1 145 3 is_stmt 1 view .LVU616
 145:Core/Src/main.cpp ****   MX_TIM5_Init();
 2037              		.loc 1 145 16 is_stmt 0 view .LVU617
 2038 0036 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2039              	.LVL96:
 146:Core/Src/main.cpp ****   MX_TIM9_Init();
 2040              		.loc 1 146 3 is_stmt 1 view .LVU618
 146:Core/Src/main.cpp ****   MX_TIM9_Init();
 2041              		.loc 1 146 15 is_stmt 0 view .LVU619
 2042 003a FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2043              	.LVL97:
 147:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2044              		.loc 1 147 3 is_stmt 1 view .LVU620
ARM GAS  /tmp/ccNY4Ha6.s 			page 64


 147:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2045              		.loc 1 147 15 is_stmt 0 view .LVU621
 2046 003e FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2047              	.LVL98:
 149:Core/Src/main.cpp ****   oled1.init();
 2048              		.loc 1 149 3 is_stmt 1 view .LVU622
 149:Core/Src/main.cpp ****   oled1.init();
 2049              		.loc 1 149 26 is_stmt 0 view .LVU623
 2050 0042 DFED080A 		vldr.32	s1, .L135
 2051 0046 9FED080A 		vldr.32	s0, .L135+4
 2052 004a 0848     		ldr	r0, .L135+8
 2053 004c FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2054              	.LVL99:
 150:Core/Src/main.cpp ****   radio_pd.init();
 2055              		.loc 1 150 3 is_stmt 1 view .LVU624
 150:Core/Src/main.cpp ****   radio_pd.init();
 2056              		.loc 1 150 13 is_stmt 0 view .LVU625
 2057 0050 0748     		ldr	r0, .L135+12
 2058 0052 FFF7FEFF 		bl	_ZN4oled4initEv
 2059              	.LVL100:
 151:Core/Src/main.cpp ****   radio_ptt.init();
 2060              		.loc 1 151 3 is_stmt 1 view .LVU626
 151:Core/Src/main.cpp ****   radio_ptt.init();
 2061              		.loc 1 151 16 is_stmt 0 view .LVU627
 2062 0056 0748     		ldr	r0, .L135+16
 2063 0058 FFF7FEFF 		bl	_ZN3pin4initEv
 2064              	.LVL101:
 152:Core/Src/main.cpp ****   
 2065              		.loc 1 152 3 is_stmt 1 view .LVU628
 152:Core/Src/main.cpp ****   
 2066              		.loc 1 152 17 is_stmt 0 view .LVU629
 2067 005c 0648     		ldr	r0, .L135+20
 2068 005e FFF7FEFF 		bl	_ZN3pin4initEv
 2069              	.LVL102:
 2070              	.L133:
 158:Core/Src/main.cpp ****   {
 2071              		.loc 1 158 3 is_stmt 1 discriminator 1 view .LVU630
 158:Core/Src/main.cpp ****   {
 2072              		.loc 1 158 3 discriminator 1 view .LVU631
 2073 0062 FEE7     		b	.L133
 2074              	.L136:
 2075              		.align	2
 2076              	.L135:
 2077 0064 00000000 		.word	0
 2078 0068 3333D33A 		.word	986919731
 2079 006c 00000000 		.word	.LANCHOR6
 2080 0070 00000000 		.word	.LANCHOR3
 2081 0074 00000000 		.word	.LANCHOR8
 2082 0078 00000000 		.word	.LANCHOR7
 2083              		.cfi_endproc
 2084              	.LFE1984:
 2085              		.fnend
 2087              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2088              		.align	1
 2089              		.syntax unified
 2090              		.thumb
 2091              		.thumb_func
ARM GAS  /tmp/ccNY4Ha6.s 			page 65


 2092              		.fpu fpv4-sp-d16
 2094              	_GLOBAL__sub_I_hadc1:
 2095              		.fnstart
 2096              	.LFB2483:
 2097              		.loc 1 834 1 view -0
 2098              		.cfi_startproc
 2099              		@ args = 0, pretend = 0, frame = 0
 2100              		@ frame_needed = 0, uses_anonymous_args = 0
 2101 0000 08B5     		push	{r3, lr}
 2102              	.LCFI35:
 2103              		.cfi_def_cfa_offset 8
 2104              		.cfi_offset 3, -8
 2105              		.cfi_offset 14, -4
 2106              		.loc 1 834 1 is_stmt 0 view .LVU633
 2107 0002 4FF6FF71 		movw	r1, #65535
 2108 0006 0120     		movs	r0, #1
 2109 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2110              	.LVL103:
 2111 000c 08BD     		pop	{r3, pc}
 2112              		.cfi_endproc
 2113              	.LFE2483:
 2114              		.cantunwind
 2115              		.fnend
 2117              		.section	.init_array,"aw",%init_array
 2118              		.align	2
 2119 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2120              		.global	ok_debounce
 2121              		.global	sa8181
 2122              		.global	uart_pc
 2123              		.global	uart_sa818
 2124              		.global	radio_pd
 2125              		.global	radio_ptt
 2126              		.global	adc_bat
 2127              		.global	menu1
 2128              		.global	oled1
 2129              		.global	hdma_usart2_tx
 2130              		.global	hdma_usart2_rx
 2131              		.global	hpcd_USB_OTG_FS
 2132              		.global	htim10
 2133              		.global	htim9
 2134              		.global	htim5
 2135              		.global	hspi5
 2136              		.global	hspi1
 2137              		.global	hsd
 2138              		.global	hi2s4
 2139              		.global	hi2s3
 2140              		.global	hi2s2
 2141              		.global	hi2c3
 2142              		.global	hi2c1
 2143              		.global	hadc1
 2144              		.section	.bss._ZStL8__ioinit,"aw",%nobits
 2145              		.align	2
 2146              		.set	.LANCHOR0,. + 0
 2149              	_ZStL8__ioinit:
 2150 0000 00       		.space	1
 2151              		.section	.bss.adc_bat,"aw",%nobits
 2152              		.align	2
ARM GAS  /tmp/ccNY4Ha6.s 			page 66


 2153              		.set	.LANCHOR6,. + 0
 2156              	adc_bat:
 2157 0000 00000000 		.space	12
 2157      00000000 
 2157      00000000 
 2158              		.section	.bss.hadc1,"aw",%nobits
 2159              		.align	2
 2160              		.set	.LANCHOR5,. + 0
 2163              	hadc1:
 2164 0000 00000000 		.space	72
 2164      00000000 
 2164      00000000 
 2164      00000000 
 2164      00000000 
 2165              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 2166              		.align	2
 2169              	hdma_usart2_rx:
 2170 0000 00000000 		.space	96
 2170      00000000 
 2170      00000000 
 2170      00000000 
 2170      00000000 
 2171              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 2172              		.align	2
 2175              	hdma_usart2_tx:
 2176 0000 00000000 		.space	96
 2176      00000000 
 2176      00000000 
 2176      00000000 
 2176      00000000 
 2177              		.section	.bss.hi2c1,"aw",%nobits
 2178              		.align	2
 2179              		.set	.LANCHOR13,. + 0
 2182              	hi2c1:
 2183 0000 00000000 		.space	84
 2183      00000000 
 2183      00000000 
 2183      00000000 
 2183      00000000 
 2184              		.section	.bss.hi2c3,"aw",%nobits
 2185              		.align	2
 2186              		.set	.LANCHOR2,. + 0
 2189              	hi2c3:
 2190 0000 00000000 		.space	84
 2190      00000000 
 2190      00000000 
 2190      00000000 
 2190      00000000 
 2191              		.section	.bss.hi2s2,"aw",%nobits
 2192              		.align	2
 2193              		.set	.LANCHOR14,. + 0
 2196              	hi2s2:
 2197 0000 00000000 		.space	72
 2197      00000000 
 2197      00000000 
 2197      00000000 
 2197      00000000 
ARM GAS  /tmp/ccNY4Ha6.s 			page 67


 2198              		.section	.bss.hi2s3,"aw",%nobits
 2199              		.align	2
 2200              		.set	.LANCHOR15,. + 0
 2203              	hi2s3:
 2204 0000 00000000 		.space	72
 2204      00000000 
 2204      00000000 
 2204      00000000 
 2204      00000000 
 2205              		.section	.bss.hi2s4,"aw",%nobits
 2206              		.align	2
 2207              		.set	.LANCHOR16,. + 0
 2210              	hi2s4:
 2211 0000 00000000 		.space	72
 2211      00000000 
 2211      00000000 
 2211      00000000 
 2211      00000000 
 2212              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2213              		.align	2
 2214              		.set	.LANCHOR20,. + 0
 2217              	hpcd_USB_OTG_FS:
 2218 0000 00000000 		.space	1032
 2218      00000000 
 2218      00000000 
 2218      00000000 
 2218      00000000 
 2219              		.section	.bss.hsd,"aw",%nobits
 2220              		.align	2
 2221              		.set	.LANCHOR17,. + 0
 2224              	hsd:
 2225 0000 00000000 		.space	132
 2225      00000000 
 2225      00000000 
 2225      00000000 
 2225      00000000 
 2226              		.section	.bss.hspi1,"aw",%nobits
 2227              		.align	2
 2228              		.set	.LANCHOR18,. + 0
 2231              	hspi1:
 2232 0000 00000000 		.space	88
 2232      00000000 
 2232      00000000 
 2232      00000000 
 2232      00000000 
 2233              		.section	.bss.hspi5,"aw",%nobits
 2234              		.align	2
 2235              		.set	.LANCHOR19,. + 0
 2238              	hspi5:
 2239 0000 00000000 		.space	88
 2239      00000000 
 2239      00000000 
 2239      00000000 
 2239      00000000 
 2240              		.section	.bss.htim10,"aw",%nobits
 2241              		.align	2
 2242              		.set	.LANCHOR1,. + 0
ARM GAS  /tmp/ccNY4Ha6.s 			page 68


 2245              	htim10:
 2246 0000 00000000 		.space	64
 2246      00000000 
 2246      00000000 
 2246      00000000 
 2246      00000000 
 2247              		.section	.bss.htim5,"aw",%nobits
 2248              		.align	2
 2249              		.set	.LANCHOR21,. + 0
 2252              	htim5:
 2253 0000 00000000 		.space	64
 2253      00000000 
 2253      00000000 
 2253      00000000 
 2253      00000000 
 2254              		.section	.bss.htim9,"aw",%nobits
 2255              		.align	2
 2256              		.set	.LANCHOR22,. + 0
 2259              	htim9:
 2260 0000 00000000 		.space	64
 2260      00000000 
 2260      00000000 
 2260      00000000 
 2260      00000000 
 2261              		.section	.bss.menu1,"aw",%nobits
 2262              		.align	2
 2263              		.set	.LANCHOR4,. + 0
 2266              	menu1:
 2267 0000 00000000 		.space	20
 2267      00000000 
 2267      00000000 
 2267      00000000 
 2267      00000000 
 2268              		.section	.bss.ok_debounce,"aw",%nobits
 2269              		.set	.LANCHOR12,. + 0
 2272              	ok_debounce:
 2273 0000 00       		.space	1
 2274              		.section	.bss.oled1,"aw",%nobits
 2275              		.align	2
 2276              		.set	.LANCHOR3,. + 0
 2279              	oled1:
 2280 0000 00000000 		.space	1056
 2280      00000000 
 2280      00000000 
 2280      00000000 
 2280      00000000 
 2281              		.section	.bss.radio_pd,"aw",%nobits
 2282              		.align	2
 2283              		.set	.LANCHOR8,. + 0
 2286              	radio_pd:
 2287 0000 00000000 		.space	24
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2288              		.section	.bss.radio_ptt,"aw",%nobits
 2289              		.align	2
ARM GAS  /tmp/ccNY4Ha6.s 			page 69


 2290              		.set	.LANCHOR7,. + 0
 2293              	radio_ptt:
 2294 0000 00000000 		.space	24
 2294      00000000 
 2294      00000000 
 2294      00000000 
 2294      00000000 
 2295              		.section	.bss.sa8181,"aw",%nobits
 2296              		.align	2
 2297              		.set	.LANCHOR11,. + 0
 2300              	sa8181:
 2301 0000 00000000 		.space	96
 2301      00000000 
 2301      00000000 
 2301      00000000 
 2301      00000000 
 2302              		.section	.bss.uart_pc,"aw",%nobits
 2303              		.align	2
 2304              		.set	.LANCHOR10,. + 0
 2307              	uart_pc:
 2308 0000 00000000 		.space	464
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2309              		.section	.bss.uart_sa818,"aw",%nobits
 2310              		.align	2
 2311              		.set	.LANCHOR9,. + 0
 2314              	uart_sa818:
 2315 0000 00000000 		.space	464
 2315      00000000 
 2315      00000000 
 2315      00000000 
 2315      00000000 
 2316              		.text
 2317              	.Letext0:
 2318              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2319              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2320              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2321              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2322              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2323              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2324              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2325              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2326              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2327              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2328              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2329              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2330              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2331              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2332              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2333              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2334              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2335              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2336              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2337              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2338              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
ARM GAS  /tmp/ccNY4Ha6.s 			page 70


 2339              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2340              		.file 26 "/usr/include/newlib/sys/_types.h"
 2341              		.file 27 "/usr/include/newlib/sys/reent.h"
 2342              		.file 28 "/usr/include/newlib/sys/lock.h"
 2343              		.file 29 "Core/Inc/fonts.h"
 2344              		.file 30 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdarg.h"
 2345              		.file 31 "/usr/include/newlib/stdio.h"
 2346              		.file 32 "Core/Inc/oled.h"
 2347              		.file 33 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2348              		.file 34 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2349              		.file 35 "/usr/include/newlib/c++/9.2.1/cwchar"
 2350              		.file 36 "/usr/include/newlib/c++/9.2.1/new"
 2351              		.file 37 "/usr/include/newlib/c++/9.2.1/bits/exception_ptr.h"
 2352              		.file 38 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2353              		.file 39 "/usr/include/newlib/c++/9.2.1/type_traits"
 2354              		.file 40 "/usr/include/newlib/c++/9.2.1/bits/stl_pair.h"
 2355              		.file 41 "/usr/include/newlib/c++/9.2.1/debug/debug.h"
 2356              		.file 42 "/usr/include/newlib/c++/9.2.1/bits/char_traits.h"
 2357              		.file 43 "/usr/include/newlib/c++/9.2.1/cstdint"
 2358              		.file 44 "/usr/include/newlib/c++/9.2.1/clocale"
 2359              		.file 45 "/usr/include/newlib/c++/9.2.1/cstdio"
 2360              		.file 46 "/usr/include/newlib/c++/9.2.1/bits/basic_string.h"
 2361              		.file 47 "/usr/include/newlib/c++/9.2.1/system_error"
 2362              		.file 48 "/usr/include/newlib/c++/9.2.1/bits/ios_base.h"
 2363              		.file 49 "/usr/include/newlib/c++/9.2.1/cwctype"
 2364              		.file 50 "/usr/include/newlib/c++/9.2.1/iosfwd"
 2365              		.file 51 "/usr/include/newlib/c++/9.2.1/bits/uses_allocator.h"
 2366              		.file 52 "/usr/include/newlib/c++/9.2.1/tuple"
 2367              		.file 53 "/usr/include/newlib/c++/9.2.1/functional"
 2368              		.file 54 "/usr/include/newlib/c++/9.2.1/bits/predefined_ops.h"
 2369              		.file 55 "/usr/include/newlib/c++/9.2.1/ext/new_allocator.h"
 2370              		.file 56 "/usr/include/newlib/c++/9.2.1/ext/numeric_traits.h"
 2371              		.file 57 "<built-in>"
 2372              		.file 58 "/usr/include/newlib/stdlib.h"
 2373              		.file 59 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2374              		.file 60 "Core/Inc/menu.hpp"
 2375              		.file 61 "Core/Inc/adc.hpp"
 2376              		.file 62 "Core/Inc/pin.hpp"
 2377              		.file 63 "/usr/include/newlib/wchar.h"
 2378              		.file 64 "/usr/include/newlib/locale.h"
 2379              		.file 65 "/usr/include/newlib/ctype.h"
 2380              		.file 66 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/atomic_word.h"
 2381              		.file 67 "/usr/include/newlib/sys/errno.h"
 2382              		.file 68 "/usr/include/newlib/wctype.h"
 2383              		.file 69 "Core/Inc/uart.hpp"
 2384              		.file 70 "Core/Inc/sa818.h"
 2385              		.file 71 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccNY4Ha6.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccNY4Ha6.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccNY4Ha6.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccNY4Ha6.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccNY4Ha6.s:388    .text._Z41__static_initialization_and_destruction_0ii:00000000000000bc $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccNY4Ha6.s:410    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccNY4Ha6.s:417    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccNY4Ha6.s:532    .text.HAL_TIM_PeriodElapsedCallback:0000000000000070 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccNY4Ha6.s:543    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccNY4Ha6.s:550    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccNY4Ha6.s:604    .text.HAL_UART_RxCpltCallback:0000000000000024 $d
.ARM.extab.text.HAL_UART_RxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_UART_RxCpltCallback:0000000000000000 $d
     /tmp/ccNY4Ha6.s:612    .text.Error_Handler:0000000000000000 $t
     /tmp/ccNY4Ha6.s:619    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccNY4Ha6.s:654    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:660    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccNY4Ha6.s:721    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:729    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:735    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccNY4Ha6.s:796    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:804    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:810    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccNY4Ha6.s:871    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:878    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:884    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccNY4Ha6.s:946    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:953    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:959    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccNY4Ha6.s:1020   .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1027   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1033   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccNY4Ha6.s:1099   .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1106   .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1112   .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccNY4Ha6.s:1182   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
ARM GAS  /tmp/ccNY4Ha6.s 			page 72


     /tmp/ccNY4Ha6.s:1189   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1195   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccNY4Ha6.s:1265   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1272   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1278   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccNY4Ha6.s:1342   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1348   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1354   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccNY4Ha6.s:1465   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1473   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1479   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccNY4Ha6.s:1531   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1538   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1544   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccNY4Ha6.s:1656   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1663   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1669   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccNY4Ha6.s:1757   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1764   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1771   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccNY4Ha6.s:1957   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccNY4Ha6.s:1964   .text.main:0000000000000000 $t
     /tmp/ccNY4Ha6.s:1971   .text.main:0000000000000000 main
     /tmp/ccNY4Ha6.s:2077   .text.main:0000000000000064 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2088   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccNY4Ha6.s:2094   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2118   .init_array:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2272   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccNY4Ha6.s:2300   .bss.sa8181:0000000000000000 sa8181
     /tmp/ccNY4Ha6.s:2307   .bss.uart_pc:0000000000000000 uart_pc
     /tmp/ccNY4Ha6.s:2314   .bss.uart_sa818:0000000000000000 uart_sa818
     /tmp/ccNY4Ha6.s:2286   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/ccNY4Ha6.s:2293   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/ccNY4Ha6.s:2156   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccNY4Ha6.s:2266   .bss.menu1:0000000000000000 menu1
     /tmp/ccNY4Ha6.s:2279   .bss.oled1:0000000000000000 oled1
     /tmp/ccNY4Ha6.s:2175   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/ccNY4Ha6.s:2169   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccNY4Ha6.s:2217   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccNY4Ha6.s:2245   .bss.htim10:0000000000000000 htim10
     /tmp/ccNY4Ha6.s:2259   .bss.htim9:0000000000000000 htim9
     /tmp/ccNY4Ha6.s:2252   .bss.htim5:0000000000000000 htim5
     /tmp/ccNY4Ha6.s:2238   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccNY4Ha6.s:2231   .bss.hspi1:0000000000000000 hspi1
ARM GAS  /tmp/ccNY4Ha6.s 			page 73


     /tmp/ccNY4Ha6.s:2224   .bss.hsd:0000000000000000 hsd
     /tmp/ccNY4Ha6.s:2210   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccNY4Ha6.s:2203   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccNY4Ha6.s:2196   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccNY4Ha6.s:2189   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccNY4Ha6.s:2182   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccNY4Ha6.s:2163   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccNY4Ha6.s:2145   .bss._ZStL8__ioinit:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2149   .bss._ZStL8__ioinit:0000000000000000 _ZStL8__ioinit
     /tmp/ccNY4Ha6.s:2152   .bss.adc_bat:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2159   .bss.hadc1:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2166   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2172   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2178   .bss.hi2c1:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2185   .bss.hi2c3:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2192   .bss.hi2s2:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2199   .bss.hi2s3:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2206   .bss.hi2s4:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2213   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2220   .bss.hsd:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2227   .bss.hspi1:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2234   .bss.hspi5:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2241   .bss.htim10:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2248   .bss.htim5:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2255   .bss.htim9:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2262   .bss.menu1:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2273   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2275   .bss.oled1:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2282   .bss.radio_pd:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2289   .bss.radio_ptt:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2296   .bss.sa8181:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2303   .bss.uart_pc:0000000000000000 $d
     /tmp/ccNY4Ha6.s:2310   .bss.uart_sa818:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZNSt8ios_base4InitC1Ev
__aeabi_atexit
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
_ZN4uartC1ENS_8uart_numEm
_ZN5sa818C1EP4uartP3pinS3_
__dso_handle
_ZNSt8ios_base4InitD1Ev
_ZN3pinD1Ev
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN4menu13keyboard_pollEv
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
ARM GAS  /tmp/ccNY4Ha6.s 			page 74


_ZN4uart16rx_cplt_callbackEv
__aeabi_unwind_cpp_pr1
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN4oled4initEv
_ZN3pin4initEv
