// Seed: 2686382114
module module_0 ();
  wire id_1;
  ;
  assign id_1 = id_1;
  assign id_1 = 1 - -1;
  wire id_2;
  wire [1 : -1] id_3;
  wire id_4;
  wire [-1 : {  -1  ,  -1 'b0 }  -  1] id_5;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri id_2,
    output wor id_3,
    input supply1 id_4
    , id_10,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8
);
  id_11 :
  assert property (@(posedge id_6) 1)
  else id_1 = -1;
  module_0 modCall_1 ();
endmodule
