{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501391837557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501391837557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 10:47:17 2017 " "Processing started: Sun Jul 30 10:47:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501391837557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501391837557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501391837558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501391837964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tagram.v 1 1 " "Found 1 design units, including 1 entities, in source file tagram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TagRam " "Found entity 1: TagRam" {  } { { "TagRam.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/TagRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validcache.v 1 1 " "Found 1 design units, including 1 entities, in source file validcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Validcache " "Found entity 1: Validcache" {  } { { "Validcache.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/Validcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "Compare.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/Compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachedataram.v 1 1 " "Found 1 design units, including 1 entities, in source file cachedataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheDataRam " "Found entity 1: CacheDataRam" {  } { { "CacheDataRam.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheDataRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doutmux.v 1 1 " "Found 1 design units, including 1 entities, in source file doutmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoutMux " "Found entity 1: DoutMux" {  } { { "DoutMux.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/DoutMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cacheaddressmux.v 1 1 " "Found 1 design units, including 1 entities, in source file cacheaddressmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheAddressMux " "Found entity 1: CacheAddressMux" {  } { { "CacheAddressMux.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheAddressMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file fsmcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMControl " "Found entity 1: FSMControl" {  } { { "FSMControl.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/baud_rate_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.v 2 2 " "Found 2 design units, including 2 entities, in source file register8.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerIR " "Found entity 1: registerIR" {  } { { "register8.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/register8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838163 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerPC " "Found entity 2: registerPC" {  } { { "register8.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/register8.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register19.v 2 2 " "Found 2 design units, including 2 entities, in source file register19.v" { { "Info" "ISGN_ENTITY_NAME" "1 register19 " "Found entity 1: register19" {  } { { "register19.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/register19.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838183 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerAC " "Found entity 2: registerAC" {  } { { "register19.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/register19.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register12.v 1 1 " "Found 1 design units, including 1 entities, in source file register12.v" { { "Info" "ISGN_ENTITY_NAME" "1 register12 " "Found entity 1: register12" {  } { { "register12.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/register12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmux.v 1 1 " "Found 1 design units, including 1 entities, in source file bmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bmux " "Found entity 1: Bmux" {  } { { "Bmux.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/Bmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amux.v 1 1 " "Found 1 design units, including 1 entities, in source file amux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amux " "Found entity 1: Amux" {  } { { "Amux.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/Amux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "memory_unit.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/memory_unit.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ins_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_ram " "Found entity 1: ins_ram" {  } { { "ins_ram.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/ins_ram.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838232 ""} { "Info" "ISGN_ENTITY_NAME" "2 ins_ram_tb " "Found entity 2: ins_ram_tb" {  } { { "ins_ram.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/ins_ram.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_out_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file img_out_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_out_ram " "Found entity 1: img_out_ram" {  } { { "img_out_ram.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/img_out_ram.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "true_dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file true_dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram " "Found entity 1: true_dual_port_ram" {  } { { "true_dual_port_ram.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/true_dual_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file top_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mod " "Found entity 1: top_mod" {  } { { "top_mod.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/top_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "output_files/processor_tb.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/output_files/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_in_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file img_in_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_in_ddr " "Found entity 1: img_in_ddr" {  } { { "img_in_ddr.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/img_in_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachetop.v 1 1 " "Found 1 design units, including 1 entities, in source file cachetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheTop " "Found entity 1: CacheTop" {  } { { "CacheTop.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391838265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391838265 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(30) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(30): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(32) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(32): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(33) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(33): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(34) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(34): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(36) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(36): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(37) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(37): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(38) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(38): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(39) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(39): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(40) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(40): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(42) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(42): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(44) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(44): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(45) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(45): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(46) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(46): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(47) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(47): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(49) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(49): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(51) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(51): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(52) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(52): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(54) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(54): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(55) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(55): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(56) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(56): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(76) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(76): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(77) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(77): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(115) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(115): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 115 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(116) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(116): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(117) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(117): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(121) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(121): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(122) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(122): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(124) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(124): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(125) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(125): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(127) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(127): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(129) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(129): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 129 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(130) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(130): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 130 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501391838269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_mod " "Elaborating entity \"top_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501391838412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu1 " "Elaborating entity \"processor\" for hierarchy \"processor:cpu1\"" {  } { { "top_mod.v" "cpu1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/top_mod.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:cpu1\|datapath:DP1 " "Elaborating entity \"datapath\" for hierarchy \"processor:cpu1\|datapath:DP1\"" {  } { { "processor.v" "DP1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register12 processor:cpu1\|datapath:DP1\|register12:RS " "Elaborating entity \"register12\" for hierarchy \"processor:cpu1\|datapath:DP1\|register12:RS\"" {  } { { "datapath.v" "RS" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register19 processor:cpu1\|datapath:DP1\|register19:RK " "Elaborating entity \"register19\" for hierarchy \"processor:cpu1\|datapath:DP1\|register19:RK\"" {  } { { "datapath.v" "RK" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAC processor:cpu1\|datapath:DP1\|registerAC:AC " "Elaborating entity \"registerAC\" for hierarchy \"processor:cpu1\|datapath:DP1\|registerAC:AC\"" {  } { { "datapath.v" "AC" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:cpu1\|datapath:DP1\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"processor:cpu1\|datapath:DP1\|ALU:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amux processor:cpu1\|datapath:DP1\|Amux:AMUX " "Elaborating entity \"Amux\" for hierarchy \"processor:cpu1\|datapath:DP1\|Amux:AMUX\"" {  } { { "datapath.v" "AMUX" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bmux processor:cpu1\|datapath:DP1\|Bmux:bmuxtb " "Elaborating entity \"Bmux\" for hierarchy \"processor:cpu1\|datapath:DP1\|Bmux:bmuxtb\"" {  } { { "datapath.v" "bmuxtb" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:cpu1\|control_unit:CU1 " "Elaborating entity \"control_unit\" for hierarchy \"processor:cpu1\|control_unit:CU1\"" {  } { { "processor.v" "CU1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerIR processor:cpu1\|control_unit:CU1\|registerIR:IR " "Elaborating entity \"registerIR\" for hierarchy \"processor:cpu1\|control_unit:CU1\|registerIR:IR\"" {  } { { "control_unit.v" "IR" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/control_unit.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerPC processor:cpu1\|control_unit:CU1\|registerPC:PC " "Elaborating entity \"registerPC\" for hierarchy \"processor:cpu1\|control_unit:CU1\|registerPC:PC\"" {  } { { "control_unit.v" "PC" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/control_unit.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:mu1 " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:mu1\"" {  } { { "top_mod.v" "mu1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/top_mod.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_ram memory_unit:mu1\|ins_ram:M_INS " "Elaborating entity \"ins_ram\" for hierarchy \"memory_unit:mu1\|ins_ram:M_INS\"" {  } { { "memory_unit.v" "M_INS" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/memory_unit.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_in_ddr memory_unit:mu1\|img_in_ddr:MI_IMG " "Elaborating entity \"img_in_ddr\" for hierarchy \"memory_unit:mu1\|img_in_ddr:MI_IMG\"" {  } { { "memory_unit.v" "MI_IMG" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/memory_unit.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838536 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prev_addr img_in_ddr.v(138) " "Verilog HDL Always Construct warning at img_in_ddr.v(138): variable \"prev_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "img_in_ddr.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/img_in_ddr.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501391838546 "|top_mod|memory_unit:mu1|img_in_ddr:MI_IMG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheTop memory_unit:mu1\|CacheTop:CacheModule " "Elaborating entity \"CacheTop\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\"" {  } { { "memory_unit.v" "CacheModule" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/memory_unit.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMControl memory_unit:mu1\|CacheTop:CacheModule\|FSMControl:FSMControl " "Elaborating entity \"FSMControl\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|FSMControl:FSMControl\"" {  } { { "CacheTop.v" "FSMControl" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 17 FSMControl.v(39) " "Verilog HDL assignment warning at FSMControl.v(39): truncated value with size 19 to match size of target (17)" {  } { { "FSMControl.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501391838570 "|top_mod|memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSMControl.v(72) " "Verilog HDL assignment warning at FSMControl.v(72): truncated value with size 32 to match size of target (2)" {  } { { "FSMControl.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501391838570 "|top_mod|memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSMControl.v(133) " "Verilog HDL assignment warning at FSMControl.v(133): truncated value with size 32 to match size of target (2)" {  } { { "FSMControl.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501391838570 "|top_mod|memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSMControl.v(150) " "Verilog HDL assignment warning at FSMControl.v(150): truncated value with size 32 to match size of target (2)" {  } { { "FSMControl.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501391838570 "|top_mod|memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSMControl.v(166) " "Verilog HDL assignment warning at FSMControl.v(166): truncated value with size 32 to match size of target (2)" {  } { { "FSMControl.v" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501391838570 "|top_mod|memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TagRam memory_unit:mu1\|CacheTop:CacheModule\|TagRam:TagRam " "Elaborating entity \"TagRam\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|TagRam:TagRam\"" {  } { { "CacheTop.v" "TagRam" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Validcache memory_unit:mu1\|CacheTop:CacheModule\|Validcache:Validcache " "Elaborating entity \"Validcache\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|Validcache:Validcache\"" {  } { { "CacheTop.v" "Validcache" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheDataRam memory_unit:mu1\|CacheTop:CacheModule\|CacheDataRam:CacheDataRam1 " "Elaborating entity \"CacheDataRam\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|CacheDataRam:CacheDataRam1\"" {  } { { "CacheTop.v" "CacheDataRam1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheAddressMux memory_unit:mu1\|CacheTop:CacheModule\|CacheAddressMux:CacheAddressMux " "Elaborating entity \"CacheAddressMux\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|CacheAddressMux:CacheAddressMux\"" {  } { { "CacheTop.v" "CacheAddressMux" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoutMux memory_unit:mu1\|CacheTop:CacheModule\|DoutMux:DoutMux " "Elaborating entity \"DoutMux\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|DoutMux:DoutMux\"" {  } { { "CacheTop.v" "DoutMux" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare memory_unit:mu1\|CacheTop:CacheModule\|Compare:Compare " "Elaborating entity \"Compare\" for hierarchy \"memory_unit:mu1\|CacheTop:CacheModule\|Compare:Compare\"" {  } { { "CacheTop.v" "Compare" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FSM UART_FSM:uart_fsm1 " "Elaborating entity \"UART_FSM\" for hierarchy \"UART_FSM:uart_fsm1\"" {  } { { "top_mod.v" "uart_fsm1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/top_mod.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart UART_FSM:uart_fsm1\|uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\"" {  } { { "UART_FSM.v" "uart1" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen UART_FSM:uart_fsm1\|uart:uart1\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\|baud_rate_gen:uart_baud\"" {  } { { "uart.v" "uart_baud" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/uart.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter UART_FSM:uart_fsm1\|uart:uart1\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\|transmitter:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/uart.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver UART_FSM:uart_fsm1\|uart:uart1\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\|receiver:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/uart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391838656 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_unit:mu1\|ins_ram:M_INS\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_unit:mu1\|ins_ram:M_INS\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_unit:mu1\|img_in_ddr:MI_IMG\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_unit:mu1\|img_in_ddr:MI_IMG\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 263169 " "Parameter NUMWORDS_A set to 263169" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 263169 " "Parameter NUMWORDS_B set to 263169" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501391850936 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1501391850936 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1501391850936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391850999 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1501391850999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_veq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_veq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_veq1 " "Found entity 1: altsyncram_veq1" {  } { { "db/altsyncram_veq1.tdf" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/db/altsyncram_veq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391851083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391851083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 263169 " "Parameter \"NUMWORDS_A\" = \"263169\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 263169 " "Parameter \"NUMWORDS_B\" = \"263169\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501391851122 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1501391851122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgr1 " "Found entity 1: altsyncram_sgr1" {  } { { "db/altsyncram_sgr1.tdf" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/db/altsyncram_sgr1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391851240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391851240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cua " "Found entity 1: decode_cua" {  } { { "db/decode_cua.tdf" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/db/decode_cua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391851329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391851329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sob " "Found entity 1: mux_sob" {  } { { "db/mux_sob.tdf" "" { Text "D:/PROCESSOR FINAL/DownSample_Cache_added_ddr/DownSample_Cache_added_ddr/DownSample_single_high_mem/db/mux_sob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501391851424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501391851424 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1501391854508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1501391865747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1501391884684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501391886369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501391886369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21568 " "Implemented 21568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501391888089 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501391888089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21290 " "Implemented 21290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501391888089 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1501391888089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501391888089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501391888226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 10:48:08 2017 " "Processing ended: Sun Jul 30 10:48:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501391888226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501391888226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501391888226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501391888226 ""}
