# Reading pref.tcl
# do NBit_4x1_Multiplexer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/College/3rd\ Year\ CpE/CPE\ 3101L/Lab\ #4/Lab\ #4B {G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B/NBit_4x1_Multiplexer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:03 on Oct 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B" G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B/NBit_4x1_Multiplexer.v 
# -- Compiling module NBit_4x1_Multiplexer
# 
# Top level modules:
# 	NBit_4x1_Multiplexer
# End time: 20:42:03 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/College/3rd\ Year\ CpE/CPE\ 3101L/Lab\ #4/Lab\ #4B {G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B/tb_8Bit_4x1_Multiplexer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:03 on Oct 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B" G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B/tb_8Bit_4x1_Multiplexer.v 
# -- Compiling module tb_8Bit_4x1_Multiplexer
# 
# Top level modules:
# 	tb_8Bit_4x1_Multiplexer
# End time: 20:42:03 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_8Bit_4x1_Multiplexer
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_8Bit_4x1_Multiplexer 
# Start time: 20:42:04 on Oct 04,2023
# Loading work.tb_8Bit_4x1_Multiplexer
# Loading work.NBit_4x1_Multiplexer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting simulation at 0 ns...
# Time =  0 ns	 S = 00	 A = 01010101	 B = 10101010	 C = 11110000	 D = 00001111	 Y = 01010101
# Time = 10 ns	 S = 01	 A = 01010101	 B = 10101010	 C = 11110000	 D = 00001111	 Y = 10101010
# Time = 20 ns	 S = 10	 A = 01010101	 B = 10101010	 C = 11110000	 D = 00001111	 Y = 11110000
# Time = 30 ns	 S = 11	 A = 01010101	 B = 10101010	 C = 11110000	 D = 00001111	 Y = 00001111
# Finished simulation at 40 ns.
# ** Note: $stop    : G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B/tb_8Bit_4x1_Multiplexer.v(32)
#    Time: 40 ns  Iteration: 0  Instance: /tb_8Bit_4x1_Multiplexer
# Break in Module tb_8Bit_4x1_Multiplexer at G:/College/3rd Year CpE/CPE 3101L/Lab #4/Lab #4B/tb_8Bit_4x1_Multiplexer.v line 32
# End time: 20:42:39 on Oct 04,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
