{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633943940599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633943940600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 10:19:00 2021 " "Processing started: Mon Oct 11 10:19:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633943940600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943940600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitaloscilloscope -c digitaloscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitaloscilloscope -c digitaloscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943940600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633943941858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "measurement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file measurement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measurement-behavioural " "Found design unit 1: measurement-behavioural" {  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953574 ""} { "Info" "ISGN_ENTITY_NAME" "1 measurement " "Found entity 1: measurement" {  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953576 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sampler-arch " "Found design unit 1: adc_sampler-arch" {  } { { "adc_sampler.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adc_sampler.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953578 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sampler " "Found entity 1: adc_sampler" {  } { { "adc_sampler.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adc_sampler.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaloscilloscope.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitaloscilloscope.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitaloscilloscope-behaviour " "Found design unit 1: digitaloscilloscope-behaviour" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953606 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitaloscilloscope " "Found entity 1: digitaloscilloscope" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgamul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgamul-behaviour " "Found design unit 1: vgamul-behaviour" {  } { { "vgamul.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/vgamul.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953611 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgamul " "Found entity 1: vgamul" {  } { { "vgamul.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/vgamul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-behaviour " "Found design unit 1: RGB-behaviour" {  } { { "RGB.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953613 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/RGB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graph.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graph.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graph-behaviour " "Found design unit 1: graph-behaviour" {  } { { "graph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/graph.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953615 ""} { "Info" "ISGN_ENTITY_NAME" "1 graph " "Found entity 1: graph" {  } { { "graph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/graph.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "font_test_gen.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_test_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953617 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "font_test_gen.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_test_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953661 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcpll-rtl " "Found design unit 1: adcpll-rtl" {  } { { "adcpll.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953700 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcpll " "Found entity 1: adcpll" {  } { { "adcpll.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcpll/adcpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file adcpll/adcpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcpll_0002 " "Found entity 1: adcpll_0002" {  } { { "adcpll/adcpll_0002.v" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll/adcpll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavegraph.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wavegraph.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wavegraph-arch " "Found design unit 1: wavegraph-arch" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953823 ""} { "Info" "ISGN_ENTITY_NAME" "1 wavegraph " "Found entity 1: wavegraph" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rammem-dualport " "Found design unit 1: rammem-dualport" {  } { { "rammem.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/rammem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953872 ""} { "Info" "ISGN_ENTITY_NAME" "1 rammem " "Found entity 1: rammem" {  } { { "rammem.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/rammem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "sqrt.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/sqrt.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953874 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/sqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943953874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943953874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitaloscilloscope " "Elaborating entity \"digitaloscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633943953944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stagetest2 digitaloscilloscope.vhd(80) " "Verilog HDL or VHDL warning at digitaloscilloscope.vhd(80): object \"stagetest2\" assigned a value but never read" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633943953946 "|digitaloscilloscope"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgamul vgamul:vgaa " "Elaborating entity \"vgamul\" for hierarchy \"vgamul:vgaa\"" {  } { { "digitaloscilloscope.vhd" "vgaa" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943953998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graph graph:graphh " "Elaborating entity \"graph\" for hierarchy \"graph:graphh\"" {  } { { "digitaloscilloscope.vhd" "graphh" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_test_gen font_test_gen:test " "Elaborating entity \"font_test_gen\" for hierarchy \"font_test_gen:test\"" {  } { { "digitaloscilloscope.vhd" "test" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954034 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "texton font_test_gen.vhd(331) " "VHDL Process Statement warning at font_test_gen.vhd(331): inferring latch(es) for signal or variable \"texton\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_test_gen.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1633943954045 "|digitaloscilloscope|font_test_gen:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texton font_test_gen.vhd(331) " "Inferred latch for \"texton\" at font_test_gen.vhd(331)" {  } { { "font_test_gen.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_test_gen.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943954048 "|digitaloscilloscope|font_test_gen:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_test_gen:test\|font_rom:font_unit " "Elaborating entity \"font_rom\" for hierarchy \"font_test_gen:test\|font_rom:font_unit\"" {  } { { "font_test_gen.vhd" "font_unit" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/font_test_gen.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:RGB\"" {  } { { "digitaloscilloscope.vhd" "RGB" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sampler adc_sampler:adc " "Elaborating entity \"adc_sampler\" for hierarchy \"adc_sampler:adc\"" {  } { { "digitaloscilloscope.vhd" "adc" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER adc_sampler:adc\|LPM_COUNTER:conversion_counter " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"adc_sampler:adc\|LPM_COUNTER:conversion_counter\"" {  } { { "adc_sampler.vhd" "conversion_counter" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adc_sampler.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_sampler:adc\|LPM_COUNTER:conversion_counter " "Elaborated megafunction instantiation \"adc_sampler:adc\|LPM_COUNTER:conversion_counter\"" {  } { { "adc_sampler.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adc_sampler.vhd" 47 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_sampler:adc\|LPM_COUNTER:conversion_counter " "Instantiated megafunction \"adc_sampler:adc\|LPM_COUNTER:conversion_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 80 " "Parameter \"LPM_MODULUS\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943954390 ""}  } { { "adc_sampler.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adc_sampler.vhd" 47 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943954390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j8i " "Found entity 1: cntr_j8i" {  } { { "db/cntr_j8i.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/cntr_j8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943954481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943954481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j8i adc_sampler:adc\|LPM_COUNTER:conversion_counter\|cntr_j8i:auto_generated " "Elaborating entity \"cntr_j8i\" for hierarchy \"adc_sampler:adc\|LPM_COUNTER:conversion_counter\|cntr_j8i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943954933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943954933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f9c adc_sampler:adc\|LPM_COUNTER:conversion_counter\|cntr_j8i:auto_generated\|cmpr_f9c:cmpr1 " "Elaborating entity \"cmpr_f9c\" for hierarchy \"adc_sampler:adc\|LPM_COUNTER:conversion_counter\|cntr_j8i:auto_generated\|cmpr_f9c:cmpr1\"" {  } { { "db/cntr_j8i.tdf" "cmpr1" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/cntr_j8i.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcpll adcpll:adcsample " "Elaborating entity \"adcpll\" for hierarchy \"adcpll:adcsample\"" {  } { { "digitaloscilloscope.vhd" "adcsample" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcpll_0002 adcpll:adcsample\|adcpll_0002:adcpll_inst " "Elaborating entity \"adcpll_0002\" for hierarchy \"adcpll:adcsample\|adcpll_0002:adcpll_inst\"" {  } { { "adcpll.vhd" "adcpll_inst" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943954956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\"" {  } { { "adcpll/adcpll_0002.v" "altera_pll_i" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll/adcpll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943955006 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1633943955028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\"" {  } { { "adcpll/adcpll_0002.v" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll/adcpll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943955090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955091 ""}  } { { "adcpll/adcpll_0002.v" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/adcpll/adcpll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943955091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegraph wavegraph:wave " "Elaborating entity \"wavegraph\" for hierarchy \"wavegraph:wave\"" {  } { { "digitaloscilloscope.vhd" "wave" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943955094 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "waveon2 wavegraph.vhd(33) " "VHDL Signal Declaration warning at wavegraph.vhd(33): used explicit default value for signal \"waveon2\" because signal was never assigned a value" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1633943955112 "|digitaloscilloscope|wavegraph:wave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sfromSQRT wavegraph.vhd(60) " "Verilog HDL or VHDL warning at wavegraph.vhd(60): object \"sfromSQRT\" assigned a value but never read" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633943955113 "|digitaloscilloscope|wavegraph:wave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sRemainder wavegraph.vhd(61) " "Verilog HDL or VHDL warning at wavegraph.vhd(61): object \"sRemainder\" assigned a value but never read" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633943955113 "|digitaloscilloscope|wavegraph:wave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "voltagepixel2 wavegraph.vhd(189) " "Verilog HDL or VHDL warning at wavegraph.vhd(189): object \"voltagepixel2\" assigned a value but never read" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633943955223 "|digitaloscilloscope|wavegraph:wave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "rmsCompCounterMaxValue wavegraph.vhd(193) " "VHDL Variable Declaration warning at wavegraph.vhd(193): used initial value expression for variable \"rmsCompCounterMaxValue\" because variable was never assigned a value" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 193 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1633943955223 "|digitaloscilloscope|wavegraph:wave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dcCouplingError wavegraph.vhd(184) " "VHDL Process Statement warning at wavegraph.vhd(184): inferring latch(es) for signal or variable \"dcCouplingError\", which holds its previous value in one or more paths through the process" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1633943955237 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[0\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[0\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955308 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[1\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[1\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955308 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[2\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[2\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955308 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[3\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[3\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955308 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[4\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[4\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[5\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[5\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[6\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[6\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[7\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[7\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[8\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[8\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[9\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[9\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[10\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[10\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[11\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[11\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[12\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[12\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[13\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[13\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[14\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[14\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[15\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[15\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955309 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[16\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[16\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[17\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[17\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[18\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[18\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[19\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[19\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[20\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[20\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[21\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[21\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[22\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[22\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[23\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[23\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[24\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[24\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955310 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[25\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[25\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[26\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[26\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[27\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[27\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[28\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[28\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[29\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[29\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[30\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[30\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave:dcCouplingError\[31\] wavegraph.vhd(199) " "Inferred latch for \"wave:dcCouplingError\[31\]\" at wavegraph.vhd(199)" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943955311 "|digitaloscilloscope|wavegraph:wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "wavegraph.vhd" "ALTSQRT_component" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943955861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943955892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"wavegraph:wave\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943955892 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943955892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hjc " "Found entity 1: add_sub_hjc" {  } { { "db/add_sub_hjc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_hjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943956282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943956282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hjc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_hjc:auto_generated " "Elaborating entity \"add_sub_hjc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_hjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gjc " "Found entity 1: add_sub_gjc" {  } { { "db/add_sub_gjc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_gjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943956558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943956558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gjc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_gjc:auto_generated " "Elaborating entity \"add_sub_gjc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_gjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fjc " "Found entity 1: add_sub_fjc" {  } { { "db/add_sub_fjc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_fjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943956666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fjc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_fjc:auto_generated " "Elaborating entity \"add_sub_fjc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_fjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ejc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ejc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ejc " "Found entity 1: add_sub_ejc" {  } { { "db/add_sub_ejc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_ejc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943956751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943956751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ejc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_ejc:auto_generated " "Elaborating entity \"add_sub_ejc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_ejc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_djc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_djc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_djc " "Found entity 1: add_sub_djc" {  } { { "db/add_sub_djc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_djc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943956897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943956897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_djc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_djc:auto_generated " "Elaborating entity \"add_sub_djc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_djc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943956992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cjc " "Found entity 1: add_sub_cjc" {  } { { "db/add_sub_cjc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_cjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cjc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_cjc:auto_generated " "Elaborating entity \"add_sub_cjc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_cjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bjc " "Found entity 1: add_sub_bjc" {  } { { "db/add_sub_bjc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_bjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bjc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_bjc:auto_generated " "Elaborating entity \"add_sub_bjc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_bjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ajc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ajc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ajc " "Found entity 1: add_sub_ajc" {  } { { "db/add_sub_ajc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_ajc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ajc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_ajc:auto_generated " "Elaborating entity \"add_sub_ajc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_ajc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9jc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9jc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9jc " "Found entity 1: add_sub_9jc" {  } { { "db/add_sub_9jc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_9jc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9jc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_9jc:auto_generated " "Elaborating entity \"add_sub_9jc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_9jc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1ic " "Found entity 1: add_sub_1ic" {  } { { "db/add_sub_1ic.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_1ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1ic wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_1ic:auto_generated " "Elaborating entity \"add_sub_1ic\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_1ic:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ic " "Found entity 1: add_sub_0ic" {  } { { "db/add_sub_0ic.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_0ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ic wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_0ic:auto_generated " "Elaborating entity \"add_sub_0ic\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_0ic:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vhc " "Found entity 1: add_sub_vhc" {  } { { "db/add_sub_vhc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_vhc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vhc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_vhc:auto_generated " "Elaborating entity \"add_sub_vhc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_vhc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uhc " "Found entity 1: add_sub_uhc" {  } { { "db/add_sub_uhc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_uhc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943957978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943957978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uhc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_uhc:auto_generated " "Elaborating entity \"add_sub_uhc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_uhc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943957979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_thc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_thc " "Found entity 1: add_sub_thc" {  } { { "db/add_sub_thc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_thc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943958143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943958143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_thc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_thc:auto_generated " "Elaborating entity \"add_sub_thc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_thc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_shc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_shc " "Found entity 1: add_sub_shc" {  } { { "db/add_sub_shc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_shc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943958359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943958359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_shc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_shc:auto_generated " "Elaborating entity \"add_sub_shc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_shc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qhc " "Found entity 1: add_sub_qhc" {  } { { "db/add_sub_qhc.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/add_sub_qhc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943958489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943958489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qhc wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_qhc:auto_generated " "Elaborating entity \"add_sub_qhc\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_qhc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:a_delay wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958889 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943958984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943959003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943959005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] wavegraph:wave\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"wavegraph:wave\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 349 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943959013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measurement measurement:measure " "Elaborating entity \"measurement\" for hierarchy \"measurement:measure\"" {  } { { "digitaloscilloscope.vhd" "measure" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943959091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rammem rammem:memory " "Elaborating entity \"rammem\" for hierarchy \"rammem:memory\"" {  } { { "digitaloscilloscope.vhd" "memory" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943959223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory rammem.vhd(36) " "VHDL Process Statement warning at rammem.vhd(36): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rammem.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/rammem.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633943959224 "|digitaloscilloscope|rammem:memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr rammem.vhd(36) " "VHDL Process Statement warning at rammem.vhd(36): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rammem.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/rammem.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633943959225 "|digitaloscilloscope|rammem:memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rammem:memory2\|memory " "RAM logic \"rammem:memory2\|memory\" is uninferred due to asynchronous read logic" {  } { { "rammem.vhd" "memory" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/rammem.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633943963906 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rammem:memory\|memory " "RAM logic \"rammem:memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "rammem.vhd" "memory" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/rammem.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633943963906 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "wavegraph:wave\|trigger " "RAM logic \"wavegraph:wave\|trigger\" is uninferred due to asynchronous read logic" {  } { { "wavegraph.vhd" "trigger" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 93 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633943963906 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633943963906 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div17\"" {  } { { "wavegraph.vhd" "Div17" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod13\"" {  } { { "wavegraph.vhd" "Mod13" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod10\"" {  } { { "wavegraph.vhd" "Mod10" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div16\"" {  } { { "wavegraph.vhd" "Div16" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod12\"" {  } { { "wavegraph.vhd" "Mod12" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div15\"" {  } { { "wavegraph.vhd" "Div15" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod11\"" {  } { { "wavegraph.vhd" "Mod11" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div8\"" {  } { { "wavegraph.vhd" "Div8" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div11\"" {  } { { "wavegraph.vhd" "Div11" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 331 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod8\"" {  } { { "wavegraph.vhd" "Mod8" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 331 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod5\"" {  } { { "wavegraph.vhd" "Mod5" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 328 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div10\"" {  } { { "wavegraph.vhd" "Div10" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod7\"" {  } { { "wavegraph.vhd" "Mod7" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div9\"" {  } { { "wavegraph.vhd" "Div9" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod6\"" {  } { { "wavegraph.vhd" "Mod6" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div3\"" {  } { { "wavegraph.vhd" "Div3" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 319 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div6\"" {  } { { "wavegraph.vhd" "Div6" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 323 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod3\"" {  } { { "wavegraph.vhd" "Mod3" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 323 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod0\"" {  } { { "wavegraph.vhd" "Mod0" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 320 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div5\"" {  } { { "wavegraph.vhd" "Div5" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod2\"" {  } { { "wavegraph.vhd" "Mod2" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div4\"" {  } { { "wavegraph.vhd" "Div4" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 321 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Mod1\"" {  } { { "wavegraph.vhd" "Mod1" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 321 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Div4\"" {  } { { "measurement.vhd" "Div4" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Mod4\"" {  } { { "measurement.vhd" "Mod4" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Div5\"" {  } { { "measurement.vhd" "Div5" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Mod5\"" {  } { { "measurement.vhd" "Mod5" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Div3\"" {  } { { "measurement.vhd" "Div3" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Mod3\"" {  } { { "measurement.vhd" "Mod3" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Div2\"" {  } { { "measurement.vhd" "Div2" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Mod2\"" {  } { { "measurement.vhd" "Mod2" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Mod0\"" {  } { { "measurement.vhd" "Mod0" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Div1\"" {  } { { "measurement.vhd" "Div1" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Mod1\"" {  } { { "measurement.vhd" "Mod1" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div1\"" {  } { { "wavegraph.vhd" "Div1" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div2\"" {  } { { "wavegraph.vhd" "Div2" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 315 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div14\"" {  } { { "wavegraph.vhd" "Div14" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 338 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measurement:measure\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measurement:measure\|Div0\"" {  } { { "measurement.vhd" "Div0" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wavegraph:wave\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wavegraph:wave\|Div0\"" {  } { { "wavegraph.vhd" "Div0" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633943972771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633943972771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Div17 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Div17\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943973080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Div17 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Div17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943973080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943973080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943973080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943973080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943973080 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943973080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943973294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943973294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943973343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943973343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943973472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943973472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943973657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943973657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943973704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943973704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Mod13 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Mod13\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943974215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Mod13 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Mod13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974215 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943974215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943974263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943974263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943974362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943974362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943974509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943974509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Div16 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Div16\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 341 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943974740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Div16 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Div16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943974740 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 341 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943974740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943974789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943974789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943974874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943974874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Div15 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Div15\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 340 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943975286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Div15 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Div15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975286 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 340 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943975286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measurement:measure\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"measurement:measure\|lpm_divide:Div4\"" {  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943975839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measurement:measure\|lpm_divide:Div4 " "Instantiated megafunction \"measurement:measure\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943975840 ""}  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943975840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_sqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943975991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943975991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943976108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943976108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_5p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943976388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943976388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measurement:measure\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"measurement:measure\|lpm_divide:Div5\"" {  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943976551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measurement:measure\|lpm_divide:Div5 " "Instantiated megafunction \"measurement:measure\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943976551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943976551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943976551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943976551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943976551 ""}  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943976551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vqo " "Found entity 1: lpm_divide_vqo" {  } { { "db/lpm_divide_vqo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_vqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943976599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943976599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_8dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943976661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943976661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_13f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943976755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943976755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8p9 " "Found entity 1: lpm_abs_8p9" {  } { { "db/lpm_abs_8p9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_8p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943976893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943976893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Div1\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943977081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Div1 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977081 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943977081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pqo " "Found entity 1: lpm_divide_pqo" {  } { { "db/lpm_divide_pqo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_pqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_2dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l2f " "Found entity 1: alt_u_div_l2f" {  } { { "db/alt_u_div_l2f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_l2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2p9 " "Found entity 1: lpm_abs_2p9" {  } { { "db/lpm_abs_2p9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_2p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Div2\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 315 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943977700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Div2 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943977700 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 315 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943977700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_6dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943977921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943977921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measurement:measure\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"measurement:measure\|lpm_divide:Div0\"" {  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943978101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measurement:measure\|lpm_divide:Div0 " "Instantiated megafunction \"measurement:measure\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978101 ""}  } { { "measurement.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/measurement.vhd" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943978101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943978172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943978172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegraph:wave\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wavegraph:wave\|lpm_divide:Div0\"" {  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633943978373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegraph:wave\|lpm_divide:Div0 " "Instantiated megafunction \"wavegraph:wave\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633943978373 ""}  } { { "wavegraph.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/wavegraph.vhd" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633943978373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2ro " "Found entity 1: lpm_divide_2ro" {  } { { "db/lpm_divide_2ro.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_divide_2ro.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943978416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943978416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_cdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_cdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_cdg " "Found entity 1: abs_divider_cdg" {  } { { "db/abs_divider_cdg.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/abs_divider_cdg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943978468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943978468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e3f " "Found entity 1: alt_u_div_e3f" {  } { { "db/alt_u_div_e3f.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/alt_u_div_e3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943978596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943978596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_cp9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_cp9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_cp9 " "Found entity 1: lpm_abs_cp9" {  } { { "db/lpm_abs_cp9.tdf" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/db/lpm_abs_cp9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633943978738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633943978738 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[0\] " "Inserted always-enabled tri-state buffer between \"R\[0\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[1\] " "Inserted always-enabled tri-state buffer between \"R\[1\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[2\] " "Inserted always-enabled tri-state buffer between \"R\[2\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[3\] " "Inserted always-enabled tri-state buffer between \"R\[3\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[4\] " "Inserted always-enabled tri-state buffer between \"R\[4\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[5\] " "Inserted always-enabled tri-state buffer between \"R\[5\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[6\] " "Inserted always-enabled tri-state buffer between \"R\[6\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[7\] " "Inserted always-enabled tri-state buffer between \"R\[7\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[0\] " "Inserted always-enabled tri-state buffer between \"G\[0\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[1\] " "Inserted always-enabled tri-state buffer between \"G\[1\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[2\] " "Inserted always-enabled tri-state buffer between \"G\[2\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[3\] " "Inserted always-enabled tri-state buffer between \"G\[3\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[4\] " "Inserted always-enabled tri-state buffer between \"G\[4\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[5\] " "Inserted always-enabled tri-state buffer between \"G\[5\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[6\] " "Inserted always-enabled tri-state buffer between \"G\[6\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G\[7\] " "Inserted always-enabled tri-state buffer between \"G\[7\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[0\] " "Inserted always-enabled tri-state buffer between \"B\[0\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[1\] " "Inserted always-enabled tri-state buffer between \"B\[1\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[2\] " "Inserted always-enabled tri-state buffer between \"B\[2\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[3\] " "Inserted always-enabled tri-state buffer between \"B\[3\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[4\] " "Inserted always-enabled tri-state buffer between \"B\[4\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[5\] " "Inserted always-enabled tri-state buffer between \"B\[5\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[6\] " "Inserted always-enabled tri-state buffer between \"B\[6\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[7\] " "Inserted always-enabled tri-state buffer between \"B\[7\]\" and its non-tri-state driver." {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1633943986859 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1633943986859 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "R\[0\]~synth " "Node \"R\[0\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[1\]~synth " "Node \"R\[1\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[2\]~synth " "Node \"R\[2\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[3\]~synth " "Node \"R\[3\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[4\]~synth " "Node \"R\[4\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[5\]~synth " "Node \"R\[5\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[6\]~synth " "Node \"R\[6\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R\[7\]~synth " "Node \"R\[7\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[0\]~synth " "Node \"G\[0\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[1\]~synth " "Node \"G\[1\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[2\]~synth " "Node \"G\[2\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[3\]~synth " "Node \"G\[3\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[4\]~synth " "Node \"G\[4\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[5\]~synth " "Node \"G\[5\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[6\]~synth " "Node \"G\[6\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G\[7\]~synth " "Node \"G\[7\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[0\]~synth " "Node \"B\[0\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[1\]~synth " "Node \"B\[1\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[2\]~synth " "Node \"B\[2\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[3\]~synth " "Node \"B\[3\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[4\]~synth " "Node \"B\[4\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[5\]~synth " "Node \"B\[5\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[6\]~synth " "Node \"B\[6\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[7\]~synth " "Node \"B\[7\]~synth\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944016360 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633944016360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633944016363 "|digitaloscilloscope|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "stagetest\[11\] GND " "Pin \"stagetest\[11\]\" is stuck at GND" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633944016363 "|digitaloscilloscope|stagetest[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633944016363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633944018708 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wavegraph:wave\|\\triggering:triggercount\[0\] Low " "Register wavegraph:wave\|\\triggering:triggercount\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1633944020352 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wavegraph:wave\|\\triggering:triggercount\[31\] Low " "Register wavegraph:wave\|\\triggering:triggercount\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1633944020352 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wavegraph:wave\|\\wave:voltagepixel\[31\] Low " "Register wavegraph:wave\|\\wave:voltagepixel\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1633944020352 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wavegraph:wave\|\\wave:voltagepixel\[0\] Low " "Register wavegraph:wave\|\\wave:voltagepixel\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1633944020352 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1633944020352 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633944032738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633944038359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633944038359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST2 " "No output dependent on input pin \"RST2\"" {  } { { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633944044755 "|digitaloscilloscope|RST2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633944044755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58690 " "Implemented 58690 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633944044912 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633944044912 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1633944044912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58618 " "Implemented 58618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633944044912 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1633944044912 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1633944044912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633944044912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5186 " "Peak virtual memory: 5186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633944045008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 10:20:45 2021 " "Processing ended: Mon Oct 11 10:20:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633944045008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633944045008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633944045008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633944045008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633944057106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633944057106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 10:20:52 2021 " "Processing started: Mon Oct 11 10:20:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633944057106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633944057106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digitaloscilloscope -c digitaloscilloscope " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digitaloscilloscope -c digitaloscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633944057106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633944062595 ""}
{ "Info" "0" "" "Project  = digitaloscilloscope" {  } {  } 0 0 "Project  = digitaloscilloscope" 0 0 "Fitter" 0 0 1633944062636 ""}
{ "Info" "0" "" "Revision = digitaloscilloscope" {  } {  } 0 0 "Revision = digitaloscilloscope" 0 0 "Fitter" 0 0 1633944062638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633944063516 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digitaloscilloscope 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"digitaloscilloscope\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633944064091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633944064258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633944064258 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1633944064852 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633944067116 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633944067880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633944071468 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "No exact pin location assignment(s) for 60 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633944073844 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1633944098961 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 12764 global CLKCTRL_G0 " "adcpll:adcsample\|adcpll_0002:adcpll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 12764 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633944101322 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1633944101322 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 185 global CLKCTRL_G7 " "CLK~inputCLKENA0 with 185 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633944101322 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RST~inputCLKENA0 201 global CLKCTRL_G9 " "RST~inputCLKENA0 with 201 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633944101322 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1633944101322 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633944101341 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1633944107778 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digitaloscilloscope.sdc " "Synopsys Design Constraints File file not found: 'digitaloscilloscope.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633944107847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633944107906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633944108050 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633944108248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633944108248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633944108248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1633944108248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633944108511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633944108513 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633944108549 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633944110477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633944110507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633944110586 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633944110631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633944110893 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633944110915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633944115110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 DSP block " "Packed 12 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1633944115184 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633944115184 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:47 " "Fitter preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633944117001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633944127167 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1633944133545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:34 " "Fitter placement preparation operations ending: elapsed time is 00:03:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633944341646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633944428412 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633944646843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:39 " "Fitter placement operations ending: elapsed time is 00:03:39" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633944646922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633944654929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633944717510 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633944717510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633944977506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633944977506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:16 " "Fitter routing operations ending: elapsed time is 00:05:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633944978406 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 97.13 " "Total time spent on timing analysis during the Fitter is 97.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633945078326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633945082507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633945122153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633945122183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633945156498 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:41 " "Fitter post-fit operations ending: elapsed time is 00:02:41" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633945241536 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[0\] a permanently enabled " "Pin R\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[0] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[1\] a permanently enabled " "Pin R\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[1] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[2\] a permanently enabled " "Pin R\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[2] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[3\] a permanently enabled " "Pin R\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[3] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[4\] a permanently enabled " "Pin R\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[4] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[5\] a permanently enabled " "Pin R\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[5] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[6\] a permanently enabled " "Pin R\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[6] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[7\] a permanently enabled " "Pin R\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { R[7] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[0\] a permanently enabled " "Pin G\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[0] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[1\] a permanently enabled " "Pin G\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[1] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[2\] a permanently enabled " "Pin G\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[2] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[3\] a permanently enabled " "Pin G\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[3] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[4\] a permanently enabled " "Pin G\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[4] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[5\] a permanently enabled " "Pin G\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[5] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[6\] a permanently enabled " "Pin G\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[6] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G\[7\] a permanently enabled " "Pin G\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { G[7] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[0\] a permanently enabled " "Pin B\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[1\] a permanently enabled " "Pin B\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[2\] a permanently enabled " "Pin B\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[3\] a permanently enabled " "Pin B\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[4\] a permanently enabled " "Pin B\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[5\] a permanently enabled " "Pin B\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[6\] a permanently enabled " "Pin B\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[7\] a permanently enabled " "Pin B\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "digitaloscilloscope.vhd" "" { Text "C:/Gits/mine/DIGITAL OSCILLOSCOPE/digitaloscilloscope.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Gits/mine/DIGITAL OSCILLOSCOPE/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633945248280 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1633945248280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Gits/mine/DIGITAL OSCILLOSCOPE/output_files/digitaloscilloscope.fit.smsg " "Generated suppressed messages file C:/Gits/mine/DIGITAL OSCILLOSCOPE/output_files/digitaloscilloscope.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633945256843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7214 " "Peak virtual memory: 7214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633945285688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 10:41:25 2021 " "Processing ended: Mon Oct 11 10:41:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633945285688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:20:33 " "Elapsed time: 00:20:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633945285688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:50:35 " "Total CPU time (on all processors): 00:50:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633945285688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633945285688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633945335964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633945335965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 10:42:15 2021 " "Processing started: Mon Oct 11 10:42:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633945335965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633945335965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digitaloscilloscope -c digitaloscilloscope " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digitaloscilloscope -c digitaloscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633945335965 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633945403491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633945405684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 10:43:25 2021 " "Processing ended: Mon Oct 11 10:43:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633945405684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633945405684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633945405684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633945405684 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633945407535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633945412214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633945412215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 10:43:28 2021 " "Processing started: Mon Oct 11 10:43:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633945412215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633945412215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digitaloscilloscope -c digitaloscilloscope " "Command: quartus_sta digitaloscilloscope -c digitaloscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633945412215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633945413659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633945422723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945423775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945423775 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1633945427481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digitaloscilloscope.sdc " "Synopsys Design Constraints File file not found: 'digitaloscilloscope.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1633945429892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945429893 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1633945430236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1633945430236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1633945430236 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633945430236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945430236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vgamul:vgaa\|clk25 vgamul:vgaa\|clk25 " "create_clock -period 1.000 -name vgamul:vgaa\|clk25 vgamul:vgaa\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633945430286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST RST " "create_clock -period 1.000 -name RST RST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633945430286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name functionswitch functionswitch " "create_clock -period 1.000 -name functionswitch functionswitch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633945430286 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633945430286 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945430648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945430648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945430648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633945430648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1633945431062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633945431144 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633945431259 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633945431471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633945441742 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633945441742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -231.142 " "Worst-case setup slack is -231.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -231.142          -12721.301 CLK  " " -231.142          -12721.301 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.967           -5868.761 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -93.967           -5868.761 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.516              -8.516 functionswitch  " "   -8.516              -8.516 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317            -387.715 vgamul:vgaa\|clk25  " "   -4.317            -387.715 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.936             -46.055 RST  " "   -3.936             -46.055 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945441748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945441748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.454 " "Worst-case hold slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -0.843 CLK  " "   -0.454              -0.843 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 vgamul:vgaa\|clk25  " "    0.412               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 functionswitch  " "    1.449               0.000 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678               0.000 RST  " "    1.678               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945442259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.957 " "Worst-case recovery slack is -2.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.957            -275.206 vgamul:vgaa\|clk25  " "   -2.957            -275.206 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490             -30.340 CLK  " "   -0.490             -30.340 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.723               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945442294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.625 " "Worst-case removal slack is -3.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.625            -284.457 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.625            -284.457 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381             -23.087 CLK  " "   -0.381             -23.087 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.001               0.000 vgamul:vgaa\|clk25  " "    2.001               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945442576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.793 vgamul:vgaa\|clk25  " "   -0.394             -51.793 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 functionswitch  " "    0.034               0.000 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 RST  " "    0.122               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.017               0.000 CLK  " "    9.017               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.656               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.656               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945442757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945442757 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633945445791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633945446151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633945501235 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945505460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945505460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945505460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633945505460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633945505496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633945506255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633945506255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -238.465 " "Worst-case setup slack is -238.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -238.465          -13067.103 CLK  " " -238.465          -13067.103 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -98.330           -5973.426 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -98.330           -5973.426 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.432              -8.432 functionswitch  " "   -8.432              -8.432 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.162            -372.672 vgamul:vgaa\|clk25  " "   -4.162            -372.672 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.084             -47.724 RST  " "   -4.084             -47.724 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945506448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.666 " "Worst-case hold slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666              -1.729 CLK  " "   -0.666              -1.729 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.111               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 vgamul:vgaa\|clk25  " "    0.399               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.353               0.000 functionswitch  " "    1.353               0.000 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834               0.000 RST  " "    1.834               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945506887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945506887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.065 " "Worst-case recovery slack is -3.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065            -286.516 vgamul:vgaa\|clk25  " "   -3.065            -286.516 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459             -28.529 CLK  " "   -0.459             -28.529 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.712               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.712               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945507051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.513 " "Worst-case removal slack is -3.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.513            -276.163 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.513            -276.163 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355             -20.930 CLK  " "   -0.355             -20.930 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.199               0.000 vgamul:vgaa\|clk25  " "    2.199               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945507341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.721 vgamul:vgaa\|clk25  " "   -0.394             -50.721 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 functionswitch  " "    0.010               0.000 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 RST  " "    0.045               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.039               0.000 CLK  " "    9.039               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.663               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.663               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945507369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945507369 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633945507973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633945508990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633945557055 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945560528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945560528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945560528 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633945560528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633945560559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633945560861 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633945560861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -127.069 " "Worst-case setup slack is -127.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -127.069           -6672.428 CLK  " " -127.069           -6672.428 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.121           -2448.117 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -39.121           -2448.117 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.020              -5.020 functionswitch  " "   -5.020              -5.020 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265            -197.305 vgamul:vgaa\|clk25  " "   -2.265            -197.305 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387             -15.984 RST  " "   -1.387             -15.984 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945561142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.405 " "Worst-case hold slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -1.058 CLK  " "   -0.405              -1.058 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.137               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 vgamul:vgaa\|clk25  " "    0.154               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 RST  " "    0.548               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 functionswitch  " "    0.699               0.000 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945561926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945561926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.846 " "Worst-case recovery slack is -1.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846            -172.647 vgamul:vgaa\|clk25  " "   -1.846            -172.647 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436             -26.987 CLK  " "   -0.436             -26.987 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.053               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945562238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.066 " "Worst-case removal slack is -2.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066            -161.430 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.066            -161.430 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317             -19.533 CLK  " "   -0.317             -19.533 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 vgamul:vgaa\|clk25  " "    0.952               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945562255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.236 " "Worst-case minimum pulse width slack is -0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -4.538 RST  " "   -0.236              -4.538 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.412 functionswitch  " "   -0.156              -0.412 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 vgamul:vgaa\|clk25  " "   -0.010              -0.010 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.051               0.000 CLK  " "    9.051               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.027               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.027               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945562932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945562932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633945564053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945590608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945590608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633945590608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633945590608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633945590641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633945590947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633945590947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -120.701 " "Worst-case setup slack is -120.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -120.701           -6252.765 CLK  " " -120.701           -6252.765 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.289           -2136.414 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -36.289           -2136.414 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.553              -4.553 functionswitch  " "   -4.553              -4.553 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959            -173.345 vgamul:vgaa\|clk25  " "   -1.959            -173.345 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -16.354 RST  " "   -1.398             -16.354 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945591297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945591297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.564 " "Worst-case hold slack is -0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564              -2.464 CLK  " "   -0.564              -2.464 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.051              -0.051 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 vgamul:vgaa\|clk25  " "    0.142               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 functionswitch  " "    0.497               0.000 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 RST  " "    0.640               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945592049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.882 " "Worst-case recovery slack is -1.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.882            -176.845 vgamul:vgaa\|clk25  " "   -1.882            -176.845 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451             -28.201 CLK  " "   -0.451             -28.201 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.008               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945592147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.991 " "Worst-case removal slack is -1.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991            -155.610 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.991            -155.610 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303             -18.607 CLK  " "   -0.303             -18.607 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 vgamul:vgaa\|clk25  " "    1.012               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945592182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.232 " "Worst-case minimum pulse width slack is -0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -4.639 RST  " "   -0.232              -4.639 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.429 functionswitch  " "   -0.147              -0.429 functionswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 vgamul:vgaa\|clk25  " "    0.033               0.000 vgamul:vgaa\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.070               0.000 CLK  " "    9.070               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.031               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.031               0.000 adcsample\|adcpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633945592195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633945592195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633945617628 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633945617666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5819 " "Peak virtual memory: 5819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633945620663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 10:47:00 2021 " "Processing ended: Mon Oct 11 10:47:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633945620663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:32 " "Elapsed time: 00:03:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633945620663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:08 " "Total CPU time (on all processors): 00:05:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633945620663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633945620663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1633945671760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633945671760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 10:47:50 2021 " "Processing started: Mon Oct 11 10:47:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633945671760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633945671760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digitaloscilloscope -c digitaloscilloscope " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digitaloscilloscope -c digitaloscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633945671760 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1633945704545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digitaloscilloscope.vho C:/Gits/mine/DIGITAL OSCILLOSCOPE/simulation/modelsim/ simulation " "Generated file digitaloscilloscope.vho in folder \"C:/Gits/mine/DIGITAL OSCILLOSCOPE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633945761994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5419 " "Peak virtual memory: 5419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633945763538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 10:49:23 2021 " "Processing ended: Mon Oct 11 10:49:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633945763538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633945763538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633945763538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633945763538 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633945771902 ""}
