Simulator report for CourseProject
Tue May 01 10:05:04 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 129 nodes    ;
; Simulation Coverage         ;      90.32 % ;
; Total Number of Transitions ; 12593        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Option                                                                                     ; Setting        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Simulation mode                                                                            ; Functional     ; Timing        ;
; Start time                                                                                 ; 0 ns           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF           ;               ;
; Vector input source                                                                        ; TestOracle.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On             ; On            ;
; Check outputs                                                                              ; Off            ; Off           ;
; Report simulation coverage                                                                 ; On             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On             ; On            ;
; Display missing 1-value coverage report                                                    ; On             ; On            ;
; Display missing 0-value coverage report                                                    ; On             ; On            ;
; Detect setup and hold time violations                                                      ; Off            ; Off           ;
; Detect glitches                                                                            ; Off            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off            ; Off           ;
; Generate Signal Activity File                                                              ; Off            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off            ; Off           ;
; Group bus channels in simulation results                                                   ; Off            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      90.32 % ;
; Total nodes checked                                 ; 129          ;
; Total output ports checked                          ; 124          ;
; Total output ports with complete 1/0-value coverage ; 112          ;
; Total output ports with no 1/0-value coverage       ; 2            ;
; Total output ports with no 1-value coverage         ; 6            ;
; Total output ports with no 0-value coverage         ; 8            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+
; |Oracle|predicted_jmp                                                                                      ; |Oracle|predicted_jmp                                                                                         ; pin_out          ;
; |Oracle|current_state[1]                                                                                   ; |Oracle|current_state[1]                                                                                      ; pin_out          ;
; |Oracle|current_state[0]                                                                                   ; |Oracle|current_state[0]                                                                                      ; pin_out          ;
; |Oracle|clk                                                                                                ; |Oracle|clk                                                                                                   ; out              ;
; |Oracle|inst59                                                                                             ; |Oracle|inst59                                                                                                ; out0             ;
; |Oracle|inst48                                                                                             ; |Oracle|inst48                                                                                                ; regout           ;
; |Oracle|inst56                                                                                             ; |Oracle|inst56                                                                                                ; out0             ;
; |Oracle|inst57                                                                                             ; |Oracle|inst57                                                                                                ; out0             ;
; |Oracle|write_real_result_strob                                                                            ; |Oracle|write_real_result_strob                                                                               ; out              ;
; |Oracle|inst58                                                                                             ; |Oracle|inst58                                                                                                ; out0             ;
; |Oracle|next_state[1]                                                                                      ; |Oracle|next_state[1]                                                                                         ; pin_out          ;
; |Oracle|next_state[0]                                                                                      ; |Oracle|next_state[0]                                                                                         ; pin_out          ;
; |Oracle|real_result                                                                                        ; |Oracle|real_result                                                                                           ; out              ;
; |Oracle|set[2]                                                                                             ; |Oracle|set[2]                                                                                                ; pin_out          ;
; |Oracle|set[1]                                                                                             ; |Oracle|set[1]                                                                                                ; pin_out          ;
; |Oracle|set[0]                                                                                             ; |Oracle|set[0]                                                                                                ; pin_out          ;
; |Oracle|inst3                                                                                              ; |Oracle|inst3                                                                                                 ; regout           ;
; |Oracle|inst6                                                                                              ; |Oracle|inst6                                                                                                 ; regout           ;
; |Oracle|address_of_command[0]                                                                              ; |Oracle|address_of_command[0]                                                                                 ; out              ;
; |Oracle|AutomatA5:inst2|next_state[1]                                                                      ; |Oracle|AutomatA5:inst2|next_state[1]                                                                         ; out0             ;
; |Oracle|AutomatA5:inst2|next_state[0]                                                                      ; |Oracle|AutomatA5:inst2|next_state[0]                                                                         ; out0             ;
; |Oracle|AutomatA5:inst2|inst10                                                                             ; |Oracle|AutomatA5:inst2|inst10                                                                                ; out0             ;
; |Oracle|AutomatA5:inst2|inst16                                                                             ; |Oracle|AutomatA5:inst2|inst16                                                                                ; out0             ;
; |Oracle|AutomatA5:inst2|inst15                                                                             ; |Oracle|AutomatA5:inst2|inst15                                                                                ; out0             ;
; |Oracle|AutomatA5:inst2|inst17                                                                             ; |Oracle|AutomatA5:inst2|inst17                                                                                ; out0             ;
; |Oracle|AutomatA5:inst2|inst19                                                                             ; |Oracle|AutomatA5:inst2|inst19                                                                                ; out0             ;
; |Oracle|AutomatA5:inst2|inst18                                                                             ; |Oracle|AutomatA5:inst2|inst18                                                                                ; out0             ;
; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0   ; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0      ; sumout           ;
; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0   ; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita1   ; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita1      ; sumout           ;
; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_reg_bit1a[1] ; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]               ; regout           ;
; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_reg_bit1a[0] ; |Oracle|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0]               ; regout           ;
; |Oracle|lpm_decode0:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]         ; |Oracle|lpm_decode0:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]            ; out0             ;
; |Oracle|lpm_decode0:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]         ; |Oracle|lpm_decode0:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]            ; out0             ;
; |Oracle|PHT:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Oracle|PHT:inst|lpm_dff5:inst6|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst6|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst4|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Oracle|PHT:inst|lpm_dff5:inst4|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst4|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst4|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst3|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst2|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Oracle|PHT:inst|lpm_dff5:inst2|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst2|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst1|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Oracle|PHT:inst|lpm_dff5:inst1|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Oracle|PHT:inst|lpm_dff5:inst1|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]  ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]     ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]  ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]     ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]  ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]     ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]    ; out0             ;
; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1] ; |Oracle|PHT:inst|lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]    ; out0             ;
; |Oracle|PHT:inst|lpm_dff5:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |Oracle|PHT:inst|lpm_dff5:inst|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |Oracle|PHT:inst|lpm_dff5:inst|lpm_ff:lpm_ff_component|dffs[0]                                                ; regout           ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n0_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n1_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n2_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n2_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n2_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n2_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n2_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n2_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n3_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n3_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n3_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n3_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n3_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w0_n3_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n0_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n2_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n2_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n2_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n2_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n2_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n2_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n3_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n3_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n3_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n3_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n3_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n3_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n0_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n1_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n1_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n1_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n1_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n1_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w0_n1_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n0_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n1_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n1_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n1_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n1_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n1_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l2_w1_n1_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout         ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~0    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~0       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1    ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1       ; out0             ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout      ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout         ; out0             ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[0]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[0]                      ; out              ;
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]                      ; out              ;
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst11|lpm_bustri:lpm_bustri_component|dout[1]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst11|lpm_bustri:lpm_bustri_component|dout[1]                      ; out              ;
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst11|lpm_bustri:lpm_bustri_component|dout[0]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst11|lpm_bustri:lpm_bustri_component|dout[0]                      ; out              ;
; |Oracle|PHT:inst|lpm_dff5:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Oracle|PHT:inst|lpm_dff5:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~0 ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~0 ; out0             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[1]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[1]                      ; out              ;
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[0]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[0]                      ; out              ;
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[1]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[1]                      ; out              ;
; |Oracle|AutomatA5:inst2|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[0]                      ; |Oracle|AutomatA5:inst2|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[0]                      ; out              ;
; |Oracle|PHT:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Oracle|PHT:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Oracle|PHT:inst|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Oracle|PHT:inst|lpm_dff5:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Oracle|PHT:inst|lpm_dff5:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~0 ; |Oracle|PHT:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l1_w1_n1_mux_dataout~0 ; out0             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue May 01 10:05:02 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CourseProject -c CourseProject
Info: Using vector source file "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/TestOracle.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of TestOracle.vwf called CourseProject.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      90.32 %
Info: Number of transitions in simulation is 12593
Info: Vector file TestOracle.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Tue May 01 10:05:07 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


