#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 24 23:27:42 2016
# Process ID: 20375
# Log file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI.vdi
# Journal file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mem_test_CI.tcl -notrace
Command: open_checkpoint /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI.dcp
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/.Xil/Vivado-20375-apollo.andrew.local.cmu.edu/dcp/mem_test_CI.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/.Xil/Vivado-20375-apollo.andrew.local.cmu.edu/dcp/mem_test_CI.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1304.527 ; gain = 0.000 ; free physical = 6717 ; free virtual = 19183
Restored from archive | CPU: 0.010000 secs | Memory: 0.013145 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1304.527 ; gain = 0.000 ; free physical = 6717 ; free virtual = 19183
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -85 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1324.559 ; gain = 12.027 ; free physical = 6714 ; free virtual = 19177
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "9d188510f4d3a08a".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.1 for cell u_ila_0_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1888.668 ; gain = 0.000 ; free physical = 6268 ; free virtual = 18757
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1df3dc809

Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 1888.668 ; gain = 82.586 ; free physical = 6268 ; free virtual = 18757
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 226bdbe83

Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 1907.668 ; gain = 101.586 ; free physical = 6262 ; free virtual = 18751

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 83 cells.
Phase 3 Constant Propagation | Checksum: 1d6c4e647

Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1907.668 ; gain = 101.586 ; free physical = 6260 ; free virtual = 18750

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 570 unconnected nets.
INFO: [Opt 31-11] Eliminated 175 unconnected cells.
Phase 4 Sweep | Checksum: 2b74e31cc

Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 1907.668 ; gain = 101.586 ; free physical = 6259 ; free virtual = 18749

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1907.668 ; gain = 0.000 ; free physical = 6259 ; free virtual = 18749
Ending Logic Optimization Task | Checksum: 2b74e31cc

Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 1907.668 ; gain = 101.586 ; free physical = 6259 ; free virtual = 18749
Implement Debug Cores | Checksum: 21a45a718
Logic Optimization | Checksum: 256be8fca

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 14 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 128215cb2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.730 ; gain = 0.000 ; free physical = 6166 ; free virtual = 18655
Ending Power Optimization Task | Checksum: 128215cb2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.730 ; gain = 37.062 ; free physical = 6166 ; free virtual = 18655
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 1944.730 ; gain = 640.203 ; free physical = 6166 ; free virtual = 18655
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1976.746 ; gain = 0.000 ; free physical = 6163 ; free virtual = 18656
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -85 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1224677f0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1976.754 ; gain = 0.000 ; free physical = 6159 ; free virtual = 18653

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1976.754 ; gain = 0.000 ; free physical = 6159 ; free virtual = 18653
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1976.754 ; gain = 0.000 ; free physical = 6159 ; free virtual = 18653

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: ed824af4

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1976.754 ; gain = 0.000 ; free physical = 6159 ; free virtual = 18653
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: ed824af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.770 ; gain = 48.016 ; free physical = 6158 ; free virtual = 18652

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: ed824af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.770 ; gain = 48.016 ; free physical = 6158 ; free virtual = 18652

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 9848a974

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.770 ; gain = 48.016 ; free physical = 6158 ; free virtual = 18652
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fcbd061a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.770 ; gain = 48.016 ; free physical = 6158 ; free virtual = 18652

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 11c7ea43c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.770 ; gain = 48.016 ; free physical = 6158 ; free virtual = 18652
Phase 2.2.1 Place Init Design | Checksum: 1c9afe368

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.762 ; gain = 51.008 ; free physical = 6157 ; free virtual = 18651
Phase 2.2 Build Placer Netlist Model | Checksum: 1c9afe368

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.762 ; gain = 51.008 ; free physical = 6157 ; free virtual = 18651

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1c9afe368

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.762 ; gain = 51.008 ; free physical = 6157 ; free virtual = 18651
Phase 2.3 Constrain Clocks/Macros | Checksum: 1c9afe368

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.762 ; gain = 51.008 ; free physical = 6157 ; free virtual = 18651
Phase 2 Placer Initialization | Checksum: 1c9afe368

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.762 ; gain = 51.008 ; free physical = 6157 ; free virtual = 18651

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1eac3c93d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18646

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1eac3c93d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18646

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b933dd01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18647

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 17141b9b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18647

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 17141b9b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18647

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: eae57ad5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18647

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 12eb5e1e2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6153 ; free virtual = 18647

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 143fbe0bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 143fbe0bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 143fbe0bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 143fbe0bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 4.6 Small Shape Detail Placement | Checksum: 143fbe0bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 143fbe0bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 4 Detail Placement | Checksum: 143fbe0bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 111637a72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 111637a72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=23.771. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 5.2.2 Post Placement Optimization | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 5.2 Post Commit Optimization | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 5.5 Placer Reporting | Checksum: 19c6884f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 16861367a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 16861367a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
Ending Placer Task | Checksum: 8c15711c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.785 ; gain = 99.031 ; free physical = 6150 ; free virtual = 18644
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2075.785 ; gain = 99.035 ; free physical = 6150 ; free virtual = 18644
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2075.785 ; gain = 0.000 ; free physical = 6135 ; free virtual = 18646
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2075.785 ; gain = 0.000 ; free physical = 6144 ; free virtual = 18643
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2075.785 ; gain = 0.000 ; free physical = 6143 ; free virtual = 18642
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2075.785 ; gain = 0.000 ; free physical = 6143 ; free virtual = 18643
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -85 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8f1db748

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2099.430 ; gain = 23.645 ; free physical = 6046 ; free virtual = 18546

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8f1db748

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2099.430 ; gain = 23.645 ; free physical = 6042 ; free virtual = 18542

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8f1db748

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2108.418 ; gain = 32.633 ; free physical = 6013 ; free virtual = 18513
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10f13a560

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2127.473 ; gain = 51.688 ; free physical = 5994 ; free virtual = 18494
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.873 | TNS=0.000  | WHS=-0.204 | THS=-12.719|

Phase 2 Router Initialization | Checksum: 6bef36b3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2127.473 ; gain = 51.688 ; free physical = 5994 ; free virtual = 18493

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1efbc63b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5958 ; free virtual = 18458

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 216ff9aa5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455
INFO: [Route 35-57] Estimated Timing Summary | WNS=22.726 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 268ec2dbc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455
Phase 4 Rip-up And Reroute | Checksum: 268ec2dbc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21e307922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455
INFO: [Route 35-57] Estimated Timing Summary | WNS=22.841 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21e307922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21e307922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455
Phase 5 Delay and Skew Optimization | Checksum: 21e307922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 29c5db785

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455
INFO: [Route 35-57] Estimated Timing Summary | WNS=22.841 | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 2e43201dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.00093 %
  Global Horizontal Routing Utilization  = 1.46594 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2e43201dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e43201dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5955 ; free virtual = 18455

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2613a1f05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5956 ; free virtual = 18456

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=22.841 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2613a1f05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5956 ; free virtual = 18456
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5956 ; free virtual = 18456

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2131.457 ; gain = 55.672 ; free physical = 5956 ; free virtual = 18456
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2163.473 ; gain = 0.000 ; free physical = 5935 ; free virtual = 18456
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 23:30:42 2016...
