setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/reethika/.synopsys_dv_prefs.tcl
dc_shell> source ../scripts/dc-soc.tcl
Error: Current design is not defined. (UID-4)
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# / $lib_dir /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
# saed32hvt_ss0p75v125c.db
# |sub_lib corner .db
# The current flow tries to find all sub_lib and all corners in all the search paths. Any match will be put in the library list.
# Wild cards can be used, but be careful. Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
set top_design ${top_design}
ece581_lp_top
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580 } 
 580 580 
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ece581_lp_top.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters. Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ] 
/home/reethika/common/Downloads/final_prj-team3-master/
Running PRESTO HDLC
Compiling source file ../rtl/ece581_lp_top.sv
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff0p85v25c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff1p16v25c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p85v125c'
  Loading link library 'saed32hvt_ff1p16v125c'
  Loading link library 'saed32hvt_dlvl_ff0p85v125c_i1p16v'
  Loading link library 'saed32hvt_ulvl_ff1p16v125c_i0p85v'
  Loading link library 'saed32hvt_pg_ff0p85v25c'
  Loading link library 'saed32hvt_pg_ff1p16v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (ece581_lp_top)
Elaborated 1 design.
Current design is now 'ece581_lp_top'.
Information: Building the design 'modA'. (HDL-193)

Inferred memory devices in process
        in routine modA line 50 in file
                '../rtl/ece581_lp_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| soc_A_carry_out_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  soc_A_sum_out_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    soc_A_out_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     soc_A2B_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     soc_A2C_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     soc_A2C_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     soc_A2D_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (modA)
Information: Building the design 'modB'. (HDL-193)

Inferred memory devices in process
        in routine modB line 85 in file
                '../rtl/ece581_lp_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    soc_equal_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    soc_B_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   soc_B1_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_B2A_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_B2C_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_B2D_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (modB)
Information: Building the design 'modC'. (HDL-193)
Warning:  ../rtl/ece581_lp_top.sv:138: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
        in routine modC line 118 in file
                '../rtl/ece581_lp_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     soc_C2B_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    soc_C_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_C2D_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_C2A_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (modC)
Information: Building the design 'modD'. (HDL-193)

Inferred memory devices in process
        in routine modD line 159 in file
                '../rtl/ece581_lp_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     soc_D2C_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        D_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   soc_D1_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_D2B_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    soc_D_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     soc_D2A_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (modD)
Creating port 'en_A' in design 'ece581_lp_top'.
Creating port 'en_B' in design 'ece581_lp_top'.
Creating port 'en_C' in design 'ece581_lp_top'.
Creating port 'en_D' in design 'ece581_lp_top'.


Loading UPF file ../rtl/ece581_lp_top.upf ...
#set_scope ece581_lp_top
set upf_create_implicit_supply_sets false
#create power domains
create_power_domain pd_TOP -include_scope
create_power_domain pd_modA -elements {A_inst}
create_power_domain pd_modB -elements {B_inst}
create_power_domain pd_modC -elements {C_inst}
create_power_domain pd_modD -elements {D_inst}
#create supply ports
create_supply_port VDDH -direction in -domain pd_TOP 
create_supply_port VDDL -direction in -domain pd_TOP 
create_supply_port VSS -direction in -domain pd_TOP 
# create supply nets
create_supply_net VDDH -domain pd_TOP 
create_supply_net VDDL -domain pd_TOP 
create_supply_net VSS -domain pd_TOP
create_supply_net VDDH -domain pd_modA -reuse 
create_supply_net VDDH_A -domain pd_modA 
create_supply_net VSS -domain pd_modA -reuse
create_supply_net VDDH -domain pd_modB -reuse
create_supply_net VDDH_B -domain pd_modB 
create_supply_net VSS -domain pd_modB -reuse
create_supply_net VDDL -domain pd_modC -reuse
create_supply_net VDDL_C -domain pd_modC 
create_supply_net VSS -domain pd_modC -reuse
create_supply_net VDDL -domain pd_modD -reuse
create_supply_net VDDL_D -domain pd_modD 
create_supply_net VSS -domain pd_modD -reuse
#connect_supply_nets to ports
connect_supply_net VDDH -ports {VDDH}
#connect_supply_net VDDH_H -ports {VDDH}
connect_supply_net VDDL -ports {VDDL}
#connect_supply_net VDDL_L -ports {VDDL}
connect_supply_net VSS -ports {VSS}
#Primary power connections for the domains
set_domain_supply_net pd_TOP  -primary_power_net {VDDH} -primary_ground_net {VSS}
set_domain_supply_net pd_modA -primary_power_net {VDDH_A} -primary_ground_net {VSS}
set_domain_supply_net pd_modB -primary_power_net {VDDH_B} -primary_ground_net {VSS}
set_domain_supply_net pd_modC -primary_power_net {VDDL_C} -primary_ground_net {VSS}
set_domain_supply_net pd_modD -primary_power_net {VDDL_D} -primary_ground_net {VSS}
#create control ports
#create_port pwr_cntrl_A
#create_port pwr_cntrl_B
#create_port pwr_cntrl_C
#create_port pwr_cntrl_D
#
##create control ports
#create_port -direction in {pwr_cntrl_A pwr_cntrl_B pwr_cntrl_C pwr_cntrl_D} 
#create_port pwr_cntrl_A -direction in {ece581_lp_top A_inst} 
#create_port pwr_cntrl_B -direction in {ece581_lp_top B_inst}
#create_port pwr_cntrl_C -direction in {ece581_lp_top B_inst}
#create_port pwr_cntrl_D -direction in {ece581_lp_top B_inst}
#create power swicthes
create_power_switch A_switch -domain pd_modA -input_supply_port {VDDH VDDH} -output_supply_port {VDDH_A VDDH_A} -control_port {en_A en_A} -on_state {sw_on VDDH en_A} -off_state {sw_off !en_A}
create_power_switch B_switch -domain pd_modB -input_supply_port {VDDH VDDH} -output_supply_port {VDDH_B VDDH_B} -control_port {en_B en_B} -on_state {sw_on VDDH en_B} -off_state {sw_off !en_B}
create_power_switch C_switch -domain pd_modC -input_supply_port {VDDL VDDL} -output_supply_port {VDDL_C VDDL_C} -control_port {en_C en_C} -on_state {sw_on VDDL en_C} -off_state {sw_off !en_C}
create_power_switch D_switch -domain pd_modD -input_supply_port {VDDL VDDL} -output_supply_port {VDDL_D VDDL_D} -control_port {en_D en_D} -on_state {sw_on VDDL en_D} -off_state {sw_off !en_D}
#map power switches 
map_power_switch A_switch -domain pd_modA -lib_cells {HEADX2_HVT}
map_power_switch B_switch -domain pd_modB -lib_cells {HEADX2_HVT}
map_power_switch C_switch -domain pd_modC -lib_cells {HEADX2_HVT}
map_power_switch D_switch -domain pd_modD -lib_cells {HEADX2_HVT}
#level shifter strategy
#
#set_level_shifter ls_modTop2A -elements {A_inst/upf_clk} -domain pd_modA   -location parent
#set_level_shifter ls_modTop2B -elements {B_inst/upf_clk} -domain pd_modB   -location parent
set_level_shifter ls_modTop2C -elements {C_inst/upf_clk} -domain pd_modC -force_shift  -rule both  -location parent
set_level_shifter ls_modTop2D -elements {D_inst/upf_clk} -domain pd_modD  -force_shift -rule both -location parent
set_level_shifter ls_modB2Top1 -elements {B_inst/soc_B_out} -domain pd_modB   -location parent
set_level_shifter ls_modB2Top2 -elements {B_inst/soc_B1_out} -domain pd_modB  -location parent
set_level_shifter ls_modB2Top3 -elements {B_inst/soc_equal} -domain pd_modB   -location parent
set_level_shifter ls_modB2A -elements {B_inst/soc_B2A} -domain pd_modB   -location parent
set_level_shifter ls_modB2C -elements {B_inst/soc_B2C} -domain pd_modB   -location parent
set_level_shifter ls_modB2D -elements {B_inst/soc_B2D} -domain pd_modB   -location parent
set_level_shifter ls_modA2Top1 -elements {A_inst/soc_A_out} -domain pd_modA   -location parent
set_level_shifter ls_modA2Top3 -elements {A_inst/soc_A_sum_out} -domain pd_modA   -location parent
set_level_shifter ls_modA2Top2 -elements {A_inst/soc_A_carry_out} -domain pd_modA  -location parent
set_level_shifter ls_modA2B -elements {A_inst/soc_A2B} -domain pd_modA -location parent
set_level_shifter ls_modA2C -elements {A_inst/soc_A2C} -domain pd_modA  -location parent
set_level_shifter ls_modA2D -elements {A_inst/soc_A2D} -domain pd_modA -location parent
set_level_shifter ls_modD2Top1 -elements {D_inst/soc_D_out} -domain pd_modD   -location parent
set_level_shifter ls_modD2Top2 -elements {D_inst/soc_D1_out} -domain pd_modD  -location parent
set_level_shifter ls_modD2A -elements {D_inst/soc_D2A} -domain pd_modD  -location parent
set_level_shifter ls_modD2B -elements {D_inst/soc_D2B} -domain pd_modD   -location parent
set_level_shifter ls_modD2C -elements {D_inst/soc_D2C} -domain pd_modD  -location parent
set_level_shifter ls_modC2Top -elements {C_inst/soc_C_out} -domain pd_modC   -location parent
set_level_shifter ls_modC2A -elements {C_inst/soc_C2A} -domain pd_modC   -location parent
set_level_shifter ls_modC2B -elements {C_inst/soc_C2B} -domain pd_modC   -location parent
set_level_shifter ls_modC2D -elements {C_inst/soc_C2D} -domain pd_modC  -location parent
#Isolation cells strategy
set_isolation iso_A2B -domain pd_modA -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {A_inst/soc_A2B } 
set_isolation iso_A2C -domain pd_modA -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {A_inst/soc_A2C } 
set_isolation iso_A2D -domain pd_modA -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {A_inst/soc_A2D } 
set_isolation iso_A2Top1 -domain pd_modA -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {A_inst/soc_A_carry_out } 
set_isolation iso_A2Top2 -domain pd_modA -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {A_inst/soc_A_out } 
set_isolation iso_A2Top3 -domain pd_modA -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {A_inst/soc_A_sum_out} 
set_isolation iso_B2Top1 -domain pd_modB -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {B_inst/soc_B_out} 
set_isolation iso_B2Top3 -domain pd_modB -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {B_inst/soc_B1_out} 
set_isolation iso_B2Top2 -domain pd_modB -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {B_inst/soc_equal} 
set_isolation iso_B2A -domain pd_modB -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {B_inst/soc_B2A} 
set_isolation iso_B2C -domain pd_modB -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {B_inst/soc_B2C} 
set_isolation iso_B2D -domain pd_modB -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 0 -elements {B_inst/soc_B2D} 
set_isolation iso_C2Top -domain pd_modC -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {C_inst/soc_C_out} 
set_isolation iso_C2A -domain pd_modC -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {C_inst/soc_C2A} 
set_isolation iso_C2B -domain pd_modC -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {C_inst/soc_C2B} 
set_isolation iso_C2D -domain pd_modC -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {C_inst/soc_C2D} 
set_isolation iso_D2Top1 -domain pd_modD -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {D_inst/soc_D_out} 
set_isolation iso_D2Top2 -domain pd_modD -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {D_inst/soc_D1_out} 
set_isolation iso_D2A -domain pd_modD -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {D_inst/soc_D2A} 
set_isolation iso_D2B -domain pd_modD -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {D_inst/soc_D2B} 
set_isolation iso_D2C -domain pd_modD -isolation_power_net VDDH -isolation_ground_net VSS -clamp_value 1 -elements {D_inst/soc_D2C} 
set_isolation_control iso_A2B -domain pd_modA -isolation_signal en_A -isolation_sense low -location parent
set_isolation_control iso_A2C -domain pd_modA -isolation_signal en_A -isolation_sense low -location parent
set_isolation_control iso_A2D -domain pd_modA -isolation_signal en_A -isolation_sense low -location parent
set_isolation_control iso_A2Top1 -domain pd_modA -isolation_signal en_A -isolation_sense low -location parent
set_isolation_control iso_A2Top2 -domain pd_modA -isolation_signal en_A -isolation_sense low -location parent
set_isolation_control iso_A2Top3 -domain pd_modA -isolation_signal en_A -isolation_sense low -location parent
set_isolation_control iso_B2Top1 -domain pd_modB -isolation_signal en_B -isolation_sense low -location parent
set_isolation_control iso_B2Top3 -domain pd_modB -isolation_signal en_B -isolation_sense low -location parent
set_isolation_control iso_B2Top2 -domain pd_modB -isolation_signal en_B -isolation_sense low -location parent
set_isolation_control iso_B2A -domain pd_modB -isolation_signal en_B -isolation_sense low -location parent
set_isolation_control iso_B2C -domain pd_modB -isolation_signal en_B -isolation_sense low -location parent
set_isolation_control iso_B2D -domain pd_modB -isolation_signal en_B -isolation_sense low -location parent
set_isolation_control iso_C2Top -domain pd_modC -isolation_signal en_C -isolation_sense low -location parent
set_isolation_control iso_C2A -domain pd_modC -isolation_signal en_C -isolation_sense low -location parent
set_isolation_control iso_C2B -domain pd_modC -isolation_signal en_C -isolation_sense low -location parent
set_isolation_control iso_C2D -domain pd_modC -isolation_signal en_C -isolation_sense low -location parent
set_isolation_control iso_D2Top1 -domain pd_modD -isolation_signal en_D -isolation_sense low -location parent
set_isolation_control iso_D2Top2 -domain pd_modD -isolation_signal en_D -isolation_sense low -location parent
set_isolation_control iso_D2A -domain pd_modD -isolation_signal en_D -isolation_sense low -location parent
set_isolation_control iso_D2B -domain pd_modD -isolation_signal en_D -isolation_sense low -location parent
set_isolation_control iso_D2C -domain pd_modD -isolation_signal en_D -isolation_sense low -location parent
#power state definitions
add_port_state VDDH -state {on 1.16} -state {off 0.0}
add_port_state VDDL -state {on 0.85} -state {off 0.0}
add_port_state VSS -state {off 0.0}
add_port_state A_switch/VDDH_A -state {on 1.16} -state {off off}
add_port_state B_switch/VDDH_B -state {on 1.16} -state {off off}
add_port_state C_switch/VDDL_C -state {on 0.85} -state {off off}
add_port_state D_switch/VDDL_D -state {on 0.85} -state {off off}
#power state table
##
create_pst my_pst -supplies {VDDH VDDL VSS A_switch/VDDH_A B_switch/VDDH_B  C_switch/VDDL_C D_switch/VDDL_D }
add_pst_state s1 -pst my_pst -state {on on off off on off off}
add_pst_state s2 -pst my_pst -state {on on off on off off off}
add_pst_state s3 -pst my_pst -state {on on off off off off on}
add_pst_state s4 -pst my_pst -state {on on off on on off off}
add_pst_state s5 -pst my_pst -state {on on off off off off off}
add_pst_state s6 -pst my_pst -state {on on off off off on off}
#clock_gating
set_clock_gating -domain  upf_clk-enable
Error: unknown command 'set_clock_gating' (CMD-005)
Error: Errors while reading the UPF file: . Use the error_info command for more information. (UPF-044)

End loading UPF file ../rtl/ece581_lp_top.upf
#Synopsys Design Constraints
#Clock constraints
create_clock -period 2.0 -waveform {0 0.5} -name upf_clk [get_ports upf_clk]
1
set_clock_latency 0.1 [get_clocks *]
1
set_clock_transition 0.35 [get_clocks *] 
1
set_clock_uncertainty 0.5 [get_clocks *]
1
#Timing constraints
set_input_delay -clock upf_clk 1.2 [remove_from_collection [all_inputs] [get_ports upf_clk]]
1
set_input_transition 0.33 [all_inputs]
1
set_output_delay -clock upf_clk 0.6 [remove_from_collection [all_outputs] [get_ports upf_clk]]
1
#
set_load 0.05 [all_outputs]
1
set_drive 1.0 [remove_from_collection [all_inputs] [get_ports upf_clk]]
1
#set_driving_cell -lib_cell TNBUFFX1_HVT [all_inputs]
Using operating conditions 'ff1p16v125c' found in library 'saed32hvt_ff1p16v125c'.
Using operating conditions 'ff0p85v125c' found in library 'saed32hvt_ff0p85v125c'.
Using operating conditions 'dlvl_ff0p85v125c_i1p16v' found in library 'saed32hvt_dlvl_ff0p85v125c_i1p16v'.
Using operating conditions 'ulvl_ff1p16v125c_i0p85v' found in library 'saed32hvt_ulvl_ff1p16v125c_i0p85v'.
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Warning: Found 43 pin to pin connections requiring level shifter(s).  (MV-229)
Information: Related supplies are not explicitly specified on 23 port(s) and primary supplies (VDDH, VSS) of top power domain will be assumed as the related supply. (UPF-405)
Information: Total 0 repeater cells are inserted. (UPF-464)
Information: A total of 24 isolation cells are inserted. (UPF-214)
  Simplifying Design 'ece581_lp_top'

  Loading target library 'saed32hvt_dlvl_ff0p85v125c_i1p16v'
  Loading target library 'saed32hvt_ulvl_ff1p16v125c_i0p85v'
  Loading target library 'saed32hvt_pg_ff0p85v25c'
  Loading target library 'saed32hvt_pg_ff1p16v25c'
Loaded alib file './alib-52/saed32hvt_ff0p85v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ff1p16v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_dlvl_ff0p85v125c_i1p16v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ulvl_ff1p16v125c_i0p85v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ece581_lp_top'
  Processing 'modA'
Information: Added key list 'DesignWare' to design 'modA'. (DDB-72)
Information: The register 'soc_A_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'modA', the register 'soc_A2B_reg' is removed because it is merged to 'soc_A2D_reg'. (OPT-1215)
Information: In design 'modA', the register 'soc_A_sum_out_reg[0]' is removed because it is merged to 'soc_A2C_reg[0]'. (OPT-1215)
  Processing 'modB'
Information: Added key list 'DesignWare' to design 'modB'. (DDB-72)
Information: In design 'modB', the register 'soc_B2C_reg' is removed because it is merged to 'soc_B2D_reg'. (OPT-1215)
Information: In design 'modB', the register 'soc_B2A_reg' is removed because it is merged to 'soc_B2D_reg'. (OPT-1215)
  Processing 'modD'
Information: In design 'modD', the register 'soc_D2B_reg' is removed because it is merged to 'soc_D2A_reg'. (OPT-1215)
Information: In design 'modD', the register 'soc_D2C_reg' is removed because it is merged to 'soc_D2A_reg'. (OPT-1215)
  Processing 'modC'
Information: In design 'modC', the register 'soc_C2D_reg' is removed because it is merged to 'soc_C2A_reg'. (OPT-1215)
Information: In design 'modC', the register 'soc_C2B_reg' is removed because it is merged to 'soc_C2A_reg'. (OPT-1215)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ff0p85v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ff0p85v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ff0p85v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ff0p85v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ff0p85v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ff0p85v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ff1p16v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ff1p16v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ff1p16v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ff1p16v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ff1p16v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ff1p16v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Inserting inverter snps_iso_control_inv_0 for isolation control signal en_D for iso strategy iso_D2Top2 and potentially other strategies too. (UPF-864)
Information: Inserting inverter snps_iso_control_inv_1 for isolation control signal en_C for iso strategy iso_C2Top and potentially other strategies too. (UPF-864)
Information: Inserting inverter snps_iso_control_inv_2 for isolation control signal en_B for iso strategy iso_B2Top3 and potentially other strategies too. (UPF-864)
Information: Inserting inverter snps_iso_control_inv_3 for isolation control signal en_A for iso strategy iso_A2C and potentially other strategies too. (UPF-864)
Information: Total 0 level shifters are removed. (MV-238)
Information: Total 22 level shifters are inserted. (MV-239)
Warning: 1 nets required level shifters but matching level shifters were not found. (MV-611)
Warning: 7 nets has level shifter constraints but no level shifters are inserted. (MV-614)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 10 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27     616.8      1.75      50.3      11.1                           4117050624.0000
    0:00:27     616.8      1.75      50.3      11.1                           4117050624.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:28     470.7      1.43      32.5       6.7                           1200888704.0000
    0:00:28     523.5      0.99      28.7       8.6                           1262530304.0000
    0:00:28     523.5      0.99      28.7       8.6                           1262530304.0000
    0:00:28     523.5      0.99      28.7       8.6                           1262530304.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%
    0:00:28     523.5      0.99      28.7       8.6                           1262530304.0000
    0:00:28     523.5      0.99      28.7       8.6                           1262530304.0000

  Beginning WLM Backend Optimization
  --------------------------------------
Information: Level shifter LSDNSSX8_HVT from library saed32hvt_dlvl_ff0p85v125c_i1p16v cannot be inserted to net upf_clk because of main power mismatch(require power pin VDDL to be connected to domain primary power VDDH). (MV-753)
Information: Level shifter LSDNSSX8_HVT from library saed32hvt_dlvl_ff0p85v125c_i1p16v cannot be inserted to net upf_clk because of main power mismatch(require power pin VDDL to be connected to domain primary power VDDH). (MV-753)
Information: Total 0 level shifters are removed incrementally. (MV-238)
Information: Total 0 level shifters are inserted incrementally. (MV-239)
Warning: 1 nets required level shifters but matching level shifters were not found. (MV-611)
    0:00:28     475.8      1.02      28.8       8.3                           1266192640.0000
    0:00:28     401.8      0.98      28.2       8.3                           980904832.0000
    0:00:28     401.8      0.98      28.2       8.3                           980904832.0000
    0:00:28     401.8      0.98      28.2       8.3                           980904832.0000
    0:00:28     401.8      0.98      28.2       8.3                           980904832.0000
    0:00:28     401.8      0.98      28.2       8.3                           980904832.0000
    0:00:28     401.8      0.98      28.2       8.3                           980904832.0000
    0:00:28     399.5      0.97      28.1       8.7                           975909632.0000
    0:00:28     399.5      0.97      28.1       8.7                           975909632.0000
    0:00:29     399.5      0.97      28.1       8.7                           975909632.0000
    0:00:29     399.5      0.97      28.1       8.7                           975909632.0000
    0:00:29     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:29     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:29     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:29     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.5      0.92      25.8       8.7                           1214126592.0000
    0:00:30     413.7      0.91      25.4       8.7                           1213006976.0000
    0:00:30     415.5      0.91      25.5       8.7                           1219922304.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30     415.5      0.91      25.5       8.7                           1219922304.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:30     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:31     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:31     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:31     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:31     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:32     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:33     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:33     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:33     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:34     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:34     400.8      0.84      23.1       8.7                           950334144.0000
    0:00:34     400.8      0.85      23.1       8.7                           950334144.0000
    0:00:34     400.8      0.85      23.1       8.7                           950334144.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35     401.8      0.84      23.1       8.7                           949530112.0000
    0:00:35     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     401.0      0.84      23.1       8.7                           945134336.0000
    0:00:36     398.5      0.84      23.0       8.7                           939409408.0000
    0:00:36     398.5      0.84      23.0       8.7                           939409408.0000
    0:00:36     398.5      0.85      23.0       8.7                           941511296.0000
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff0p85v25c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff1p16v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Found 6 pin to pin connections requiring level shifter(s).  (MV-229)
  Loading target library 'saed32hvt_dlvl_ff0p85v125c_i1p16v'
  Loading target library 'saed32hvt_ulvl_ff1p16v125c_i0p85v'
  Loading target library 'saed32hvt_pg_ff0p85v25c'
  Loading target library 'saed32hvt_pg_ff1p16v25c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/home/reethika/common/Downloads/final_prj-team3-master/syn/outputs/ece581_lp_top.dc.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module ece581_lp_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:12:52 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (NBUFFX2_HVT)                                     0.15       2.10 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.18 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.32 r    1.16
  soc_B1_out (out)                                        0.00       2.32 r    
  data arrival time                                                  2.32      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.32      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.32      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:12:58 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.3293 uW  (101%)
  Net Switching Power  =   4.2522 uW    (0%)
                         ---------
Total Dynamic Power    = -343.0771 uW  (100%)

Cell Leakage Power     = 940.7779 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.3151            3.7658        5.8855e+08          611.6313  ( 102.33%)
--------------------------------------------------------------------------------------------------
Total          -3.4733e+02 uW         4.2522 uW     9.4078e+08 pW       597.7007 uW
1
dc_shell> get_cells
{A_inst B_inst C_inst D_inst snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO snps_pd_modB__iso_B2Top2_snps_soc_equal_UPF_ISO snps_pd_modB__iso_B2Top1_snps_soc_B_out_UPF_ISO snps_pd_modB__iso_B2C_snps_soc_B2C_UPF_ISO snps_pd_modA__iso_A2C_snps_soc_A2C[1]_UPF_ISO snps_pd_modA__iso_A2Top3_snps_soc_A_sum_out[1]_UPF_ISO snps_pd_modA__iso_A2Top3_snps_soc_A_sum_out[0]_UPF_ISO snps_pd_modA__iso_A2Top2_snps_soc_A_out[1]_UPF_ISO snps_pd_modA__iso_A2D_snps_soc_A2D_UPF_ISO snps_pd_modA__iso_A2B_snps_soc_A2B_UPF_ISO snps_pd_modA__iso_A2Top1_snps_soc_A_carry_out_UPF_ISO snps_pd_modB__iso_B2A_snps_soc_B2A_UPF_ISO snps_pd_modA__iso_A2C_snps_soc_A2C[0]_UPF_ISO snps_pd_modC__iso_C2D_snps_soc_C2D_UPF_ISO snps_pd_modD__iso_D2A_snps_soc_D2A_UPF_ISO snps_pd_modD__iso_D2Top1_snps_soc_D_out_UPF_ISO snps_pd_modD__iso_D2Top2_snps_soc_D1_out_UPF_ISO snps_pd_modC__iso_C2B_snps_soc_C2B_UPF_ISO snps_pd_modC__iso_C2A_snps_soc_C2A_UPF_ISO snps_pd_modC__iso_C2Top_snps_soc_C_out_UPF_ISO snps_iso_control_inv_3 snps_iso_control_inv_1 snps_pd_modD__iso_D2C_snps_soc_D2C_UPF_ISO snps_pd_modD__iso_D2B_snps_soc_D2B_UPF_ISO snps_pd_modB__iso_B2D_snps_soc_B2D_UPF_ISO snps_iso_control_inv_2 snps_iso_control_inv_0 U5 U6 U7 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27}
dc_shell> get_alternative_cells U16
Error: unknown command 'get_alternative_cells' (CMD-005)
dc_shell> get_alternative_lib_cells U16
{saed32hvt_ff1p16v125c/NBUFFX4_HVT saed32hvt_ff1p16v125c/NBUFFX8_HVT saed32hvt_ff1p16v125c/DELLN1X2_HVT saed32hvt_ff1p16v125c/NBUFFX16_HVT saed32hvt_ff1p16v125c/DELLN2X2_HVT saed32hvt_ff1p16v125c/AOBUFX1_HVT saed32hvt_ff1p16v125c/AOBUFX2_HVT saed32hvt_ff1p16v125c/AOBUFX4_HVT saed32hvt_ff1p16v125c/DELLN3X2_HVT saed32hvt_ff1p16v125c/NBUFFX32_HVT}
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/NBUFFX4_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:16:13 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 f    
  en_B (in)                                               0.61       1.91 f    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.03       1.94 r    1.16
  U16/Y (NBUFFX4_HVT)                                     0.17       2.11 r    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.19 r    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.34 f    1.16
  soc_B1_out (out)                                        0.00       2.34 f    
  data arrival time                                                  2.34      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.34      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:16:18 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -346.2799 uW  (101%)
  Net Switching Power  =   4.2582 uW    (0%)
                         ---------
Total Dynamic Power    = -342.0217 uW  (100%)

Cell Leakage Power     = 951.2643 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.29%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     20.3645            3.7718        5.9904e+08          623.1732  ( 102.29%)
--------------------------------------------------------------------------------------------------
Total          -3.4628e+02 uW         4.2582 uW     9.5126e+08 pW       609.2426 uW
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/NBUFFX8_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:16:57 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 f    
  en_B (in)                                               0.61       1.91 f    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.04       1.94 r    1.16
  U16/Y (NBUFFX8_HVT)                                     0.22       2.17 r    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.24 r    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.39 f    1.16
  soc_B1_out (out)                                        0.00       2.40 f    
  data arrival time                                                  2.40      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.40      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.40      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:17:21 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -343.8729 uW  (101%)
  Net Switching Power  =   4.2818 uW    (0%)
                         ---------
Total Dynamic Power    = -339.5911 uW  (100%)

Cell Leakage Power     = 972.1721 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.20%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     22.7715            3.7954        6.1994e+08          646.5115  ( 102.20%)
--------------------------------------------------------------------------------------------------
Total          -3.4387e+02 uW         4.2818 uW     9.7217e+08 pW       632.5809 uW
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/DELLN1X2_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:18:02 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (DELLN1X2_HVT)                                    0.23       2.18 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.07       2.25 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.14       2.39 r    1.16
  soc_B1_out (out)                                        0.00       2.39 r    
  data arrival time                                                  2.39      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.39      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.39      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:18:09 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.6120 uW  (101%)
  Net Switching Power  =   4.2474 uW    (0%)
                         ---------
Total Dynamic Power    = -343.3646 uW  (100%)

Cell Leakage Power     = 945.5984 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.0324            3.7610        5.9337e+08          616.1643  ( 102.31%)
--------------------------------------------------------------------------------------------------
Total          -3.4761e+02 uW         4.2474 uW     9.4560e+08 pW       602.2337 uW
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/NBUFFX16_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:19:09 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.07       1.97 f    1.16
  U16/Y (NBUFFX16_HVT)                                    0.26       2.23 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.31 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.45 r    1.16
  soc_B1_out (out)                                        0.00       2.46 r    
  data arrival time                                                  2.46      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.46      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:19:15 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -339.3611 uW  (101%)
  Net Switching Power  =   4.3043 uW    (0%)
                         ---------
Total Dynamic Power    = -335.0568 uW  (100%)

Cell Leakage Power     =   1.0090 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.07%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     27.2833            3.8179        6.5672e+08          687.8257  ( 102.07%)
--------------------------------------------------------------------------------------------------
Total          -3.3936e+02 uW         4.3043 uW     1.0090e+09 pW       673.8951 uW
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/DELLN2X2_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:20:45 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (DELLN2X2_HVT)                                    0.27       2.21 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.07       2.28 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.14       2.43 r    1.16
  soc_B1_out (out)                                        0.00       2.43 r    
  data arrival time                                                  2.43      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.43      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.43      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:20:52 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.5404 uW  (101%)
  Net Switching Power  =   4.2472 uW    (0%)
                         ---------
Total Dynamic Power    = -343.2932 uW  (100%)

Cell Leakage Power     = 947.8532 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.1040            3.7608        5.9563e+08          618.4905  ( 102.30%)
--------------------------------------------------------------------------------------------------
Total          -3.4754e+02 uW         4.2472 uW     9.4785e+08 pW       604.5599 uW
1
dc_shell> get_alternative_lib_cells U16
{saed32hvt_ff1p16v125c/NBUFFX2_HVT saed32hvt_ff1p16v125c/NBUFFX4_HVT saed32hvt_ff1p16v125c/NBUFFX8_HVT saed32hvt_ff1p16v125c/DELLN1X2_HVT saed32hvt_ff1p16v125c/NBUFFX16_HVT saed32hvt_ff1p16v125c/AOBUFX1_HVT saed32hvt_ff1p16v125c/AOBUFX2_HVT saed32hvt_ff1p16v125c/AOBUFX4_HVT saed32hvt_ff1p16v125c/DELLN3X2_HVT saed32hvt_ff1p16v125c/NBUFFX32_HVT}
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/AOBUFX1_HVT
{U16}
dc_shell> report_timing
Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:22:05 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (AOBUFX1_HVT)                                     0.16       2.11 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.19 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.34 r    1.16
  soc_B1_out (out)                                        0.00       2.34 r    
  data arrival time                                                  2.34      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.34      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:22:10 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.5999 uW  (101%)
  Net Switching Power  =   4.2545 uW    (0%)
                         ---------
Total Dynamic Power    = -343.3453 uW  (100%)

Cell Leakage Power     = 939.7911 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.0445            3.7681        5.8756e+08          610.3764  ( 102.34%)
--------------------------------------------------------------------------------------------------
Total          -3.4760e+02 uW         4.2545 uW     9.3979e+08 pW       596.4458 uW
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/AOBUFX2_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:23:04 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (AOBUFX2_HVT)                                     0.17       2.12 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.20 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.34 r    1.16
  soc_B1_out (out)                                        0.00       2.34 r    
  data arrival time                                                  2.34      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.34      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:23:12 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.2817 uW  (101%)
  Net Switching Power  =   4.2549 uW    (0%)
                         ---------
Total Dynamic Power    = -343.0269 uW  (100%)

Cell Leakage Power     = 944.1923 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.32%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.3627            3.7685        5.9196e+08          615.0959  ( 102.32%)
--------------------------------------------------------------------------------------------------
Total          -3.4728e+02 uW         4.2549 uW     9.4419e+08 pW       601.1653 uW
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/AOBUFX4_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:23:53 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (AOBUFX4_HVT)                                     0.18       2.13 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.20 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.35 r    1.16
  soc_B1_out (out)                                        0.00       2.35 r    
  data arrival time                                                  2.35      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.35      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35      


1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/DELLN3X2_HVT
{U16}
dc_shell> report_timing
Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:24:27 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (DELLN3X2_HVT)                                    0.39       2.34 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.07       2.41 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.14       2.55 r    1.16
  soc_B1_out (out)                                        0.00       2.55 r    
  data arrival time                                                  2.55      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.55      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.55      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:24:36 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.4420 uW  (101%)
  Net Switching Power  =   4.2471 uW    (0%)
                         ---------
Total Dynamic Power    = -343.1949 uW  (100%)

Cell Leakage Power     = 949.4446 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.2024            3.7607        5.9722e+08          620.1804  ( 102.30%)
--------------------------------------------------------------------------------------------------
Total          -3.4744e+02 uW         4.2470 uW     9.4944e+08 pW       606.2498 uW
1
dc_shell> get_alternative_lib_cells U16
{saed32hvt_ff1p16v125c/NBUFFX2_HVT saed32hvt_ff1p16v125c/NBUFFX4_HVT saed32hvt_ff1p16v125c/NBUFFX8_HVT saed32hvt_ff1p16v125c/DELLN1X2_HVT saed32hvt_ff1p16v125c/NBUFFX16_HVT saed32hvt_ff1p16v125c/DELLN2X2_HVT saed32hvt_ff1p16v125c/AOBUFX1_HVT saed32hvt_ff1p16v125c/AOBUFX2_HVT saed32hvt_ff1p16v125c/AOBUFX4_HVT saed32hvt_ff1p16v125c/NBUFFX32_HVT}
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/NBUFFX32_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:25:50 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.08       1.98 f    1.16
  U16/Y (NBUFFX32_HVT)                                    0.37       2.35 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.42 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.57 r    1.16
  soc_B1_out (out)                                        0.00       2.57 r    
  data arrival time                                                  2.57      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.57      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57      


1
dc_shell> get_alternative_lib_cells U16
{saed32hvt_ff1p16v125c/NBUFFX2_HVT saed32hvt_ff1p16v125c/NBUFFX4_HVT saed32hvt_ff1p16v125c/NBUFFX8_HVT saed32hvt_ff1p16v125c/DELLN1X2_HVT saed32hvt_ff1p16v125c/NBUFFX16_HVT saed32hvt_ff1p16v125c/DELLN2X2_HVT saed32hvt_ff1p16v125c/AOBUFX1_HVT saed32hvt_ff1p16v125c/AOBUFX2_HVT saed32hvt_ff1p16v125c/AOBUFX4_HVT saed32hvt_ff1p16v125c/DELLN3X2_HVT}
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/NBUFFX2_HVT
{U16}
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:33:25 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (NBUFFX2_HVT)                                     0.15       2.10 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.18 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.32 r    1.16
  soc_B1_out (out)                                        0.00       2.32 r    
  data arrival time                                                  2.32      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.32      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.32      


1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:33:31 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.3293 uW  (101%)
  Net Switching Power  =   4.2522 uW    (0%)
                         ---------
Total Dynamic Power    = -343.0771 uW  (100%)

Cell Leakage Power     = 940.7779 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.3151            3.7658        5.8855e+08          611.6313  ( 102.33%)
--------------------------------------------------------------------------------------------------
Total          -3.4733e+02 uW         4.2522 uW     9.4078e+08 pW       597.7007 uW
1
dc_shell> report_area
 
****************************************
Report : area
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:33:38 2023
****************************************

Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)

Number of ports:                           84
Number of nets:                           202
Number of cells:                          134
Number of combinational cells:            113
Number of sequential cells:                16
Number of macros/black boxes:               0
Number of buf/inv:                         47
Number of references:                      11

Combinational area:                289.215876
Buf/Inv area:                       78.784643
Noncombinational area:             109.281923
Macro/Black Box area:                0.000000
Net Interconnect area:              33.873977

Total cell area:                   398.497799
Total area:                        432.371776
1
dc_shell> size_cell U16 saed32hvt_ff1p16v125c/AOBUFX1_HVT
{U16}
dc_shell> report_power
Information: Updating design information... (UID-85)
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:34:04 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.5999 uW  (101%)
  Net Switching Power  =   4.2545 uW    (0%)
                         ---------
Total Dynamic Power    = -343.3453 uW  (100%)

Cell Leakage Power     = 939.7911 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.0445            3.7681        5.8756e+08          610.3764  ( 102.34%)
--------------------------------------------------------------------------------------------------
Total          -3.4760e+02 uW         4.2545 uW     9.3979e+08 pW       596.4458 uW
1
dc_shell> report_timing
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:34:09 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                               0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  input external delay                                    1.20       1.30 r    
  en_B (in)                                               0.60       1.90 r    
  snps_iso_control_inv_2/Y (INVX0_HVT)                    0.05       1.95 f    1.16
  U16/Y (AOBUFX1_HVT)                                     0.16       2.11 f    1.16
  U22/Y (NBUFFX2_HVT)                                     0.08       2.19 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)
                                                          0.15       2.34 r    1.16
  soc_B1_out (out)                                        0.00       2.34 r    
  data arrival time                                                  2.34      

  clock upf_clk (rise edge)                               2.00       2.00      
  clock network delay (ideal)                             0.10       2.10      
  clock uncertainty                                      -0.50       1.60      
  output external delay                                  -0.60       1.00      
  data required time                                                 1.00      
  ------------------------------------------------------------------------------------
  data required time                                                 1.00      
  data arrival time                                                 -2.34      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34      


1
dc_shell> report_area
 
****************************************
Report : area
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:34:14 2023
****************************************

Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)

Number of ports:                           84
Number of nets:                           202
Number of cells:                          134
Number of combinational cells:            113
Number of sequential cells:                16
Number of macros/black boxes:               0
Number of buf/inv:                         47
Number of references:                      12

Combinational area:                294.298756
Buf/Inv area:                       83.867523
Noncombinational area:             109.281923
Macro/Black Box area:                0.000000
Net Interconnect area:              33.873977

Total cell area:                   403.580679
Total area:                        437.454656
1
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Fri Nov 10 19:34:43 2023
****************************************


Library(s) Used:

    saed32hvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16v125c.db)
    saed32hvt_ulvl_ff1p16v125c_i0p85v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16v125c_i0p85v.db)
    saed32hvt_ff0p85v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p85v125c.db)
    saed32hvt_dlvl_ff0p85v125c_i1p16v (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p85v125c_i1p16v.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = -347.5999 uW  (101%)
  Net Switching Power  =   4.2545 uW    (0%)
                         ---------
Total Dynamic Power    = -343.3453 uW  (100%)

Cell Leakage Power     = 939.7911 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       -3.6664e+02            0.4864        3.5223e+08        -1.3931e+01
                                                                                 (  -2.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     19.0445            3.7681        5.8756e+08          610.3764  ( 102.34%)
--------------------------------------------------------------------------------------------------
Total          -3.4760e+02 uW         4.2545 uW     9.3979e+08 pW       596.4458 uW
1
dc_shell> get_attribute [get_cells U16] ref_name
AOBUFX1_HVT
dc_shell> change_link AOBUFX1_HVT AOBUFX1_LVT
Error: Can't find object 'AOBUFX1_LVT'. (UID-109)
0
dc_shell> set_clock
Error: ambiguous command 'set_clock' matched 11 commands:
        (set_clock_gate_latency, set_clock_gating_check, set_clock_gating_enable ...) (CMD-006)
dc_shell> set_clock_gating_enable
Error: Must specify one of these options: -exclude or -undo. (CMD-004)
0
dc_shell> set_clock_gating_enable -exclude
Error: value not specified for option '-exclude' (CMD-008)
dc_shell> set_clock_gating_enable -exclude clk
Warning: Can't find object 'clk' in design 'ece581_lp_top'. (UID-95)
Error: Value for list '-exclude' must have 1 elements. (CMD-036)
0
dc_shell> set_clock_gating_check
Error: Must specify one of these options: -setup or -hold or -high or -low. (CMD-004)
0
dc_shell> set_clock_gating_enable
Error: Must specify one of these options: -exclude or -undo. (CMD-004)
0
dc_shell> man CMD-006
N.  Messages                                                 Command Reference
                                   messages

NAME
       CMD-006 (error) ambiguous command '%s' matched %d commands: (%s)

DESCRIPTION
       The  command does not have sufficient characters to distinguish it from
       other commands.  The first three commands which match the  abbreviation
       are listed.  To see them all, use the help as follows: if the abbrevia-
       tion is cmd, type 'help cmd*'.  This lists all commands that begin with
       'cmd'.

WHAT NEXT
       Type enough characters so the command is unambiguous.

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> set_clock_gating_style

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
dc_shell> set_clock_gating_enable
Error: Must specify one of these options: -exclude or -undo. (CMD-004)
0
dc_shell> set_clock_gating_style

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
dc_shell> set_clock_gating_enable
Error: Must specify one of these options: -exclude or -undo. (CMD-004)
0
dc_shell> set_clock_gating_style

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
dc_shell> set_clock_gating_style -enable low
Error: unknown option '-enable' (CMD-010)
Error: extra positional option 'low' (CMD-012)
dc_shell> set_clock_gating_style - low
Error: extra positional option '-' (CMD-012)
Error: extra positional option 'low' (CMD-012)
dc_shell> set_clock_gating_style

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
dc_shell> set_clock_gating -low
Error: ambiguous command 'set_clock_gating' matched 5 commands:
        (set_clock_gating_check, set_clock_gating_enable, set_clock_gating_objects ...) (CMD-006)
dc_shell> set_clock_gating_style

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
dc_shell> 
dc_shell> set_clock_gating_style -enable_low
Error: unknown option '-enable_low' (CMD-010)
dc_shell> set_clock_gating_enable -low
Error: unknown option '-low' (CMD-010)
dc_shell> 
dc_shell> 
dc_shell> set_operating_conditions my_clock_gating_cell -nom -when enable_condition
Error: unknown option '-nom' (CMD-010)
Error: unknown option '-when' (CMD-010)
Error: extra positional option 'enable_condition' (CMD-012)
dc_shell> set_operating_conditions my_clock_gating_cell   -enable_condition
Error: unknown option '-enable_condition' (CMD-010)
dc_shell> set_operating_conditions my_clock_gating_cell -enable_condition
Error: unknown option '-enable_condition' (CMD-010)
dc_shell> man CMD-010
N.  Messages                                                 Command Reference
                                   messages

NAME
       CMD-010 (error) unknown option '%s'

DESCRIPTION
       The option is not recognized.

WHAT NEXT
       If  this  is not a simple mistake, retype the command with by the -help
       option.  This lists all of the possible options.

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> set_operating_conditions my_clock_gating_cell -nom -when enable_condition
Error: unknown option '-nom' (CMD-010)
Error: unknown option '-when' (CMD-010)
Error: extra positional option 'enable_condition' (CMD-012)
dc_shell> set_clock_gating_style -enable_low
Error: unknown option '-enable_low' (CMD-010)
dc_shell> set_clock_gating_style -enable_low
Error: unknown option '-enable_low' (CMD-010)
dc_shell> set_clock_gating_style

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
dc_shell> set_clock_gating_style -low
Error: unknown option '-low' (CMD-010)
dc_shell> set_clock_gating_style -enable_high
Error: unknown option '-enable_high' (CMD-010)
dc_shell> set_operating_conditions my_clock_gating_cell -nom -when my_enable_condition
Error: unknown option '-nom' (CMD-010)
Error: unknown option '-when' (CMD-010)
Error: extra positional option 'my_enable_condition' (CMD-012)
dc_shell> set_operating_conditions my_clock_gating_cell -nom -when my_enable_low
Error: unknown option '-nom' (CMD-010)
Error: unknown option '-when' (CMD-010)
Error: extra positional option 'my_enable_low' (CMD-012)
dc_shell> set_operating_conditions my_clock_gating_cell -low -enable_low
Error: unknown option '-low' (CMD-010)
Error: unknown option '-enable_low' (CMD-010)
dc_shell> set_gate_clock_gating
Error: unknown command 'set_gate_clock_gating' (CMD-005)
dc_shell> set__clock_gating
Error: unknown command 'set__clock_gating' (CMD-005)
dc_shell> set_clock_gating
Error: ambiguous command 'set_clock_gating' matched 5 commands:
        (set_clock_gating_check, set_clock_gating_enable, set_clock_gating_objects ...) (CMD-006)
dc_shell> set_clock_gating_enable
Error: Must specify one of these options: -exclude or -undo. (CMD-004)
0
dc_shell> set_clock_gating_enable -exclude high
Warning: Can't find object 'high' in design 'ece581_lp_top'. (UID-95)
Error: Value for list '-exclude' must have 1 elements. (CMD-036)
0
dc_shell> set_clock_gating_enable -exclude
Error: value not specified for option '-exclude' (CMD-008)
dc_shell> set_clock_gating_enable -exclude 0
Warning: Can't find object '0' in design 'ece581_lp_top'. (UID-95)
Error: Value for list '-exclude' must have 1 elements. (CMD-036)
0
dc_shell> set_clock_gating_enable -exclude [get_cells reg]
Warning: Can't find object 'reg' in design 'ece581_lp_top'. (UID-95)
Error: Value for list '-exclude' must have 1 elements. (CMD-036)
0
dc_shell> set_clock_gating -domain  upf_clk-enable
Error: ambiguous command 'set_clock_gating' matched 5 commands:
        (set_clock_gating_check, set_clock_gating_enable, set_clock_gating_objects ...) (CMD-006)
dc_shell> set_clock_gating_enable  upf_clk-enable
Error: extra positional option 'upf_clk-enable' (CMD-012)
dc_shell> set_clock_gating_check  upf_clk-enable
Warning: Can't find object 'upf_clk-enable' in design 'ece581_lp_top'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
dc_shell> pwd
/home/reethika/common/Downloads/final_prj-team3-master/syn/work
dc_shell> exit

Memory usage for this session 291 Mbytes.
Memory usage for this session including child processes 291 Mbytes.
CPU usage for this session 26 seconds ( 0.01 hours ).
Elapsed time for this session 86148 seconds ( 23.93 hours ).

Thank you...

