// Seed: 1593176181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_9;
endmodule
module module_1 #(
    parameter id_15 = 32'd30,
    parameter id_7  = 32'd62,
    parameter id_8  = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire _id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output tri id_10;
  inout wire id_9;
  input wire _id_8;
  input wire _id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_9,
      id_9,
      id_9,
      id_4,
      id_9,
      id_2,
      id_11,
      id_11,
      id_9,
      id_2
  );
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_7 : id_15] id_18, id_19;
  wire id_20;
  assign id_2 = ~id_6;
  if (1) begin : LABEL_0
    logic [id_8 : id_7] id_21;
  end
  assign id_10 = 1;
endmodule
