{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502290822389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502290822390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:21 2017 " "Processing started: Wed Aug  9 11:00:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502290822390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290822390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290822390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1502290823098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART_rs232_0 " "Found entity 1: RS232UART_rs232_0" {  } { { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832480 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1502290832503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "altera_up_rs232_out_serializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART " "Found entity 1: RS232UART" {  } { { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832524 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "submodules/altera_up_rs232_counters.v " "Can't analyze file -- file submodules/altera_up_rs232_counters.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1502290832525 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "submodules/altera_up_rs232_in_deserializer.v " "Can't analyze file -- file submodules/altera_up_rs232_in_deserializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1502290832526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "submodules/altera_up_rs232_out_serializer.v " "Can't analyze file -- file submodules/altera_up_rs232_out_serializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1502290832527 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "submodules/altera_up_sync_fifo.v " "Can't analyze file -- file submodules/altera_up_sync_fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1502290832528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "submodules/RS232UART_rs232_0.v " "Can't analyze file -- file submodules/RS232UART_rs232_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1502290832529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1_port " "Found entity 1: ram_1_port" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_kr01 " "Found entity 1: pll_reconfig_pllrcfg_kr01" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832641 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll " "Found entity 1: reconfig_pll" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/reconfig_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Error_Check_Tree.v 1 1 " "Found 1 design units, including 1 entities, in source file Error_Check_Tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_check_tree " "Found entity 1: error_check_tree" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832653 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 top.v(549) " "Verilog HDL Expression warning at top.v(549): truncated literal to match 7 bits" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 549 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1502290832654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 3 3 " "Found 3 design units, including 3 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832656 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_top " "Found entity 2: ram_top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832656 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_display " "Found entity 3: hex_display" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Controller " "Found entity 1: RAM_Controller" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290832705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290832705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1502290833095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_frequency top.v(19) " "Verilog HDL or VHDL warning at top.v(19): object \"next_frequency\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1502290833100 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG top.v(5) " "Output port \"LEDG\" at top.v(5) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502290833122 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(6) " "Output port \"LEDR\" at top.v(6) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502290833122 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_top ram_top:memories\[0\].ram_top_i " "Elaborating entity \"ram_top\" for hierarchy \"ram_top:memories\[0\].ram_top_i\"" {  } { { "top.v" "memories\[0\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833227 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_past_address_latch top.v(637) " "Verilog HDL Always Construct warning at top.v(637): inferring latch(es) for variable \"next_past_address_latch\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 637 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502290833233 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_latch_1 top.v(814) " "Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable \"error_latch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502290833235 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_latch_1 top.v(814) " "Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable \"address_latch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502290833235 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_latch_2 top.v(814) " "Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable \"error_latch_2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502290833235 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_latch_2 top.v(814) " "Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable \"address_latch_2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502290833235 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first_fail_freq top.v(853) " "Verilog HDL Always Construct warning at top.v(853): inferring latch(es) for variable \"first_fail_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 853 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502290833235 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] top.v(401) " "Output port \"LEDG\[7..6\]\" at top.v(401) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502290833237 "|top|ram_top:memories[0].ram_top_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(402) " "Output port \"LEDR\" at top.v(402) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502290833237 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[0\] top.v(854) " "Inferred latch for \"first_fail_freq\[0\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[1\] top.v(854) " "Inferred latch for \"first_fail_freq\[1\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[2\] top.v(854) " "Inferred latch for \"first_fail_freq\[2\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[3\] top.v(854) " "Inferred latch for \"first_fail_freq\[3\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[4\] top.v(854) " "Inferred latch for \"first_fail_freq\[4\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[5\] top.v(854) " "Inferred latch for \"first_fail_freq\[5\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[6\] top.v(854) " "Inferred latch for \"first_fail_freq\[6\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[7\] top.v(854) " "Inferred latch for \"first_fail_freq\[7\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[8\] top.v(854) " "Inferred latch for \"first_fail_freq\[8\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[9\] top.v(854) " "Inferred latch for \"first_fail_freq\[9\]\" at top.v(854)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 854 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[0\] top.v(814) " "Inferred latch for \"address_latch_2\[0\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[1\] top.v(814) " "Inferred latch for \"address_latch_2\[1\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[2\] top.v(814) " "Inferred latch for \"address_latch_2\[2\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833239 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[3\] top.v(814) " "Inferred latch for \"address_latch_2\[3\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[4\] top.v(814) " "Inferred latch for \"address_latch_2\[4\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[5\] top.v(814) " "Inferred latch for \"address_latch_2\[5\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[6\] top.v(814) " "Inferred latch for \"address_latch_2\[6\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[7\] top.v(814) " "Inferred latch for \"address_latch_2\[7\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[8\] top.v(814) " "Inferred latch for \"address_latch_2\[8\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[9\] top.v(814) " "Inferred latch for \"address_latch_2\[9\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_latch_2 top.v(814) " "Inferred latch for \"error_latch_2\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[0\] top.v(814) " "Inferred latch for \"address_latch_1\[0\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[1\] top.v(814) " "Inferred latch for \"address_latch_1\[1\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[2\] top.v(814) " "Inferred latch for \"address_latch_1\[2\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[3\] top.v(814) " "Inferred latch for \"address_latch_1\[3\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[4\] top.v(814) " "Inferred latch for \"address_latch_1\[4\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[5\] top.v(814) " "Inferred latch for \"address_latch_1\[5\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[6\] top.v(814) " "Inferred latch for \"address_latch_1\[6\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833240 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[7\] top.v(814) " "Inferred latch for \"address_latch_1\[7\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833241 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[8\] top.v(814) " "Inferred latch for \"address_latch_1\[8\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833241 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[9\] top.v(814) " "Inferred latch for \"address_latch_1\[9\]\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833241 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_latch_1 top.v(814) " "Inferred latch for \"error_latch_1\" at top.v(814)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833241 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_past_address_latch top.v(637) " "Inferred latch for \"next_past_address_latch\" at top.v(637)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 637 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833242 "|top|ram_top:memories[0].ram_top_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Controller ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1 " "Elaborating entity \"RAM_Controller\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\"" {  } { { "top.v" "RAM_Controller1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\"" {  } { { "RAM_Controller.v" "RAM1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1_port ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram " "Elaborating entity \"ram_1_port\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\"" {  } { { "RAM.v" "the_ram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "altsyncram_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290833632 ""}  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502290833632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttj1 " "Found entity 1: altsyncram_ttj1" {  } { { "db/altsyncram_ttj1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_ttj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290833711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290833711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttj1 ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated " "Elaborating entity \"altsyncram_ttj1\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_check_tree ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena " "Elaborating entity \"error_check_tree\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\"" {  } { { "RAM_Controller.v" "check_evena" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display ram_top:memories\[0\].ram_top_i\|hex_display:hexa0 " "Elaborating entity \"hex_display\" for hierarchy \"ram_top:memories\[0\].ram_top_i\|hex_display:hexa0\"" {  } { { "top.v" "hexa0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290833736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232UART RS232UART:UART " "Elaborating entity \"RS232UART\" for hierarchy \"RS232UART:UART\"" {  } { { "top.v" "UART" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232UART_rs232_0 RS232UART:UART\|RS232UART_rs232_0:rs232_0 " "Elaborating entity \"RS232UART_rs232_0\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\"" {  } { { "RS232UART.v" "rs232_0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity RS232UART_rs232_0.v(103) " "Verilog HDL or VHDL warning at RS232UART_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1502290834169 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "RS232UART_rs232_0.v" "RS232_In_Deserializer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1502290834171 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502290834437 ""}  } { { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502290834437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502290834774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290834774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "RS232UART_rs232_0.v" "RS232_Out_Serializer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502290834777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "freq_ready " "Net \"freq_ready\" is missing source, defaulting to GND" {  } { { "top.v" "freq_ready" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[8\] " "Net \"frequency\[8\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[8\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[7\] " "Net \"frequency\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[7\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[6\] " "Net \"frequency\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[6\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[5\] " "Net \"frequency\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[5\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[4\] " "Net \"frequency\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[4\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[3\] " "Net \"frequency\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[3\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[2\] " "Net \"frequency\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[2\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[1\] " "Net \"frequency\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[1\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frequency\[0\] " "Net \"frequency\[0\]\" is missing source, defaulting to GND" {  } { { "top.v" "frequency\[0\]" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1502290835255 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1502290835255 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "25 " "25 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_19__ram_top_i " "Partition \"ram_top:memories_19__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_0__ram_top_i " "Partition \"ram_top:memories_0__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_23__ram_top_i " "Partition \"ram_top:memories_23__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_4__ram_top_i " "Partition \"ram_top:memories_4__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_8__ram_top_i " "Partition \"ram_top:memories_8__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_12__ram_top_i " "Partition \"ram_top:memories_12__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_16__ram_top_i " "Partition \"ram_top:memories_16__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_20__ram_top_i " "Partition \"ram_top:memories_20__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_1__ram_top_i " "Partition \"ram_top:memories_1__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_5__ram_top_i " "Partition \"ram_top:memories_5__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_9__ram_top_i " "Partition \"ram_top:memories_9__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_13__ram_top_i " "Partition \"ram_top:memories_13__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_17__ram_top_i " "Partition \"ram_top:memories_17__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_21__ram_top_i " "Partition \"ram_top:memories_21__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_2__ram_top_i " "Partition \"ram_top:memories_2__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_6__ram_top_i " "Partition \"ram_top:memories_6__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_10__ram_top_i " "Partition \"ram_top:memories_10__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_14__ram_top_i " "Partition \"ram_top:memories_14__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_18__ram_top_i " "Partition \"ram_top:memories_18__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_22__ram_top_i " "Partition \"ram_top:memories_22__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_3__ram_top_i " "Partition \"ram_top:memories_3__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_7__ram_top_i " "Partition \"ram_top:memories_7__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_11__ram_top_i " "Partition \"ram_top:memories_11__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "ram_top:memories_15__ram_top_i " "Partition \"ram_top:memories_15__ram_top_i\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502290835649 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1502290835649 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1502290835650 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 38 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 68 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 98 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 128 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 158 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 188 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 218 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf" 248 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v" 138 0 0 } } { "altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 389 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290836045 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1502290836045 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1502290836045 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "26 " "26 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1502290836697 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 25 " "Using 4 processors to synthesize 25 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1502290836709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 18 1502290845803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 18 1502290845804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:45 2017 " "Processing started: Wed Aug  9 11:00:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 18 1502290845804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290845804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=18 --helper_type=user_partition --partition=ram_top:memories_3__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=18 --helper_type=user_partition --partition=ram_top:memories_3__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290845804 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 18 1502290846833 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 18 1502290846833 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 18 1502290846833 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 18 1502290846833 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 18 1502290846833 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 18 1502290846833 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 18 1502290846833 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 18 1502290846833 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 18 1502290846833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1502290846911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1502290846911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:46 2017 " "Processing started: Wed Aug  9 11:00:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1502290846911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290846911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=ram_top:memories_0__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=ram_top:memories_0__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290846911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 18 1502290847002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 18 1502290847002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 18 1502290847002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 18 1502290847002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 18 1502290847002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 18 1502290847058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290847058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 18 1502290847115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290847115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 17 1502290847191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 17 1502290847191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:46 2017 " "Processing started: Wed Aug  9 11:00:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 17 1502290847191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290847191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=17 --helper_type=user_partition --partition=ram_top:memories_2__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=17 --helper_type=user_partition --partition=ram_top:memories_2__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290847191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 18 1502290847280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290847280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 18 1502290847324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290847324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 12 1502290847491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 12 1502290847491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:47 2017 " "Processing started: Wed Aug  9 11:00:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 12 1502290847491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290847491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=12 --helper_type=user_partition --partition=ram_top:memories_1__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=12 --helper_type=user_partition --partition=ram_top:memories_1__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290847491 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1502290847599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1502290847599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1502290847599 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 1 1502290847599 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1502290847599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1502290847599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1502290847599 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 1 1502290847599 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 1 1502290847599 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_3__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_3__ram_top_i" {  } { { "top.v" "memories\[3\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 18 1502290847737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1502290847739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1502290847739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1502290847739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1502290847739 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1502290847739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1502290847777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290847777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1502290847816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290847816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1502290847859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290847859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1502290847898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290847898 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 17 1502290847942 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 17 1502290847942 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 17 1502290847942 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 17 1502290847942 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 17 1502290847942 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 17 1502290847942 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 17 1502290847942 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 17 1502290847942 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 17 1502290847942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[3\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[3\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[3\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[3\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 18 1502290848034 "|top|ram_top:memories[3].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 18 1502290848034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 17 1502290848121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 17 1502290848121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 17 1502290848121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 17 1502290848121 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 17 1502290848121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 17 1502290848168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290848168 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_0__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_0__ram_top_i" {  } { { "top.v" "memories\[0\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1502290848232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 17 1502290848233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290848233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_3__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_3__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 18 1502290848237 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 12 1502290848251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 12 1502290848251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 12 1502290848251 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 12 1502290848251 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 12 1502290848251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 12 1502290848251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 12 1502290848251 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 12 1502290848251 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 12 1502290848251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 17 1502290848282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290848282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 17 1502290848322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290848322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 12 1502290848443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 12 1502290848443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 12 1502290848443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 12 1502290848443 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 12 1502290848443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[0\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[0\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[0\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[0\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1502290848470 "|top|ram_top:memories[0].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 1 1502290848470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 12 1502290848581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290848581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_0__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_0__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1502290848620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 12 1502290848624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290848624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 12 1502290848675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290848675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 12 1502290848717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290848717 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_2__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_2__ram_top_i" {  } { { "top.v" "memories\[2\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 17 1502290848800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 18 1502290848992 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_1__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_1__ram_top_i" {  } { { "top.v" "memories\[1\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 12 1502290849035 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[2\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[2\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[2\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[2\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 17 1502290849052 "|top|ram_top:memories[2].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 17 1502290849052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 18 1502290849095 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 18 1502290849095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 18 1502290849095 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 18 1502290849095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 18 1502290849095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 1 1502290849178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1502290849189 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1502290849189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1502290849189 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1502290849189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1502290849189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_2__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_2__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 17 1502290849201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 18 1502290849226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:00:49 2017 " "Processing ended: Wed Aug  9 11:00:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 18 1502290849226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 18 1502290849226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 18 1502290849226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 18 1502290849226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1502290849258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:00:49 2017 " "Processing ended: Wed Aug  9 11:00:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1502290849258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1502290849258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1502290849258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1502290849258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[1\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[1\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[1\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[1\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 12 1502290849277 "|top|ram_top:memories[1].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 12 1502290849277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_1__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_1__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 12 1502290849433 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 17 1502290849735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 17 1502290849746 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 17 1502290849746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 17 1502290849746 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 17 1502290849746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 17 1502290849746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 17 1502290849810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:00:49 2017 " "Processing ended: Wed Aug  9 11:00:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 17 1502290849810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 17 1502290849810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 17 1502290849810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 17 1502290849810 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 12 1502290849940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 12 1502290849950 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 12 1502290849950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 12 1502290849950 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 12 1502290849950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 12 1502290849950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 12 1502290850010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:00:50 2017 " "Processing ended: Wed Aug  9 11:00:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 12 1502290850010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 12 1502290850010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 12 1502290850010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 12 1502290850010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 19 1502290857411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 19 1502290857411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:57 2017 " "Processing started: Wed Aug  9 11:00:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 19 1502290857411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290857411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=19 --helper_type=user_partition --partition=ram_top:memories_4__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=19 --helper_type=user_partition --partition=ram_top:memories_4__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290857411 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 19 1502290858227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 19 1502290858227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 19 1502290858227 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 19 1502290858227 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 19 1502290858227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 19 1502290858227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 19 1502290858227 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 19 1502290858227 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 19 1502290858227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 19 1502290858396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 19 1502290858396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 19 1502290858396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 19 1502290858396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 19 1502290858396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 19 1502290858442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290858442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 19 1502290858486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290858486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 19 1502290858533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290858533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 19 1502290858574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290858574 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_4__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_4__ram_top_i" {  } { { "top.v" "memories\[4\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 19 1502290858909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[4\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[4\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[4\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[4\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 19 1502290859149 "|top|ram_top:memories[4].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 19 1502290859149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_4__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_4__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 19 1502290859301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 21 1502290859303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 21 1502290859303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:58 2017 " "Processing started: Wed Aug  9 11:00:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 21 1502290859303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290859303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=21 --helper_type=user_partition --partition=ram_top:memories_6__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=21 --helper_type=user_partition --partition=ram_top:memories_6__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290859303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 19 1502290859839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 19 1502290859850 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 19 1502290859850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 19 1502290859850 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 19 1502290859850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 19 1502290859850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 19 1502290859921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:00:59 2017 " "Processing ended: Wed Aug  9 11:00:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 19 1502290859921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 19 1502290859921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 19 1502290859921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 19 1502290859921 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 21 1502290860089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 21 1502290860089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 21 1502290860089 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 21 1502290860089 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 21 1502290860089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 21 1502290860089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 21 1502290860089 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 21 1502290860089 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 21 1502290860089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 21 1502290860220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 21 1502290860221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 21 1502290860221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 21 1502290860221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 21 1502290860221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 21 1502290860257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290860257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 21 1502290860295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290860295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 22 1502290860315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 22 1502290860315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:00:59 2017 " "Processing started: Wed Aug  9 11:00:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 22 1502290860315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290860315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=22 --helper_type=user_partition --partition=ram_top:memories_7__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=22 --helper_type=user_partition --partition=ram_top:memories_7__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290860315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 21 1502290860337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290860337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 21 1502290860373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290860373 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_6__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_6__ram_top_i" {  } { { "top.v" "memories\[6\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 21 1502290860670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 20 1502290860731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 20 1502290860731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:00 2017 " "Processing started: Wed Aug  9 11:01:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 20 1502290860731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290860731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=20 --helper_type=user_partition --partition=ram_top:memories_5__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=20 --helper_type=user_partition --partition=ram_top:memories_5__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290860731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[6\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[6\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[6\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[6\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 21 1502290860902 "|top|ram_top:memories[6].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 21 1502290860902 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 22 1502290861025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 22 1502290861025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 22 1502290861025 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 22 1502290861025 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 22 1502290861025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 22 1502290861025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 22 1502290861025 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 22 1502290861025 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 22 1502290861025 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_6__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_6__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 21 1502290861052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 22 1502290861168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 22 1502290861169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 22 1502290861169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 22 1502290861169 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 22 1502290861169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 22 1502290861223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290861223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 22 1502290861266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290861266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 22 1502290861313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290861313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 22 1502290861353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290861353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 21 1502290861597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 21 1502290861608 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 21 1502290861608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 21 1502290861608 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 21 1502290861608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 21 1502290861608 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_7__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_7__ram_top_i" {  } { { "top.v" "memories\[7\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 22 1502290861672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 21 1502290861681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:01 2017 " "Processing ended: Wed Aug  9 11:01:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 21 1502290861681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 21 1502290861681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 21 1502290861681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 21 1502290861681 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 20 1502290861759 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 20 1502290861759 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 20 1502290861759 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 20 1502290861759 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 20 1502290861759 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 20 1502290861759 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 20 1502290861759 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 20 1502290861759 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 20 1502290861759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 20 1502290861893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 20 1502290861893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 20 1502290861893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 20 1502290861893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 20 1502290861893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[7\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[7\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[7\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[7\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 22 1502290861912 "|top|ram_top:memories[7].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 22 1502290861912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 20 1502290861932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290861932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 20 1502290861975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290861975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 20 1502290862019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290862019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 20 1502290862056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290862056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_7__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_7__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 22 1502290862058 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_5__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_5__ram_top_i" {  } { { "top.v" "memories\[5\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 20 1502290862378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 22 1502290862598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 22 1502290862609 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 22 1502290862609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 22 1502290862609 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 22 1502290862609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 22 1502290862609 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[5\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[5\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[5\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[5\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 20 1502290862640 "|top|ram_top:memories[5].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 20 1502290862640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 22 1502290862677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:02 2017 " "Processing ended: Wed Aug  9 11:01:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 22 1502290862677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 22 1502290862677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 22 1502290862677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 22 1502290862677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_5__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_5__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 20 1502290862819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 20 1502290863358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 20 1502290863369 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 20 1502290863369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 20 1502290863369 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 20 1502290863369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 20 1502290863369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 20 1502290863436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:03 2017 " "Processing ended: Wed Aug  9 11:01:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 20 1502290863436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 20 1502290863436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 20 1502290863436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 20 1502290863436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 23 1502290866111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 23 1502290866111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:05 2017 " "Processing started: Wed Aug  9 11:01:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 23 1502290866111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290866111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=23 --helper_type=user_partition --partition=ram_top:memories_8__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=23 --helper_type=user_partition --partition=ram_top:memories_8__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290866111 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 23 1502290866932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 23 1502290866932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 23 1502290866932 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 23 1502290866932 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 23 1502290866932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 23 1502290866932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 23 1502290866932 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 23 1502290866932 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 23 1502290866932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 23 1502290867116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 23 1502290867116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 23 1502290867116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 23 1502290867116 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 23 1502290867116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 23 1502290867159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290867159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 23 1502290867203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290867203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 23 1502290867252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290867252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 23 1502290867293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290867293 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_8__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_8__ram_top_i" {  } { { "top.v" "memories\[8\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 23 1502290867621 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[8\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[8\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[8\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[8\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 23 1502290867884 "|top|ram_top:memories[8].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 23 1502290867884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_8__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_8__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 23 1502290868062 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 23 1502290868702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 23 1502290868713 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 23 1502290868713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 23 1502290868713 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 23 1502290868713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 23 1502290868713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 23 1502290868796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:08 2017 " "Processing ended: Wed Aug  9 11:01:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 23 1502290868796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 23 1502290868796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 23 1502290868796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 23 1502290868796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 24 1502290868963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 24 1502290868963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:08 2017 " "Processing started: Wed Aug  9 11:01:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 24 1502290868963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290868963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=24 --helper_type=user_partition --partition=ram_top:memories_9__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=24 --helper_type=user_partition --partition=ram_top:memories_9__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290868963 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 24 1502290869694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 24 1502290869694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 24 1502290869694 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 24 1502290869694 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 24 1502290869694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 24 1502290869694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 24 1502290869694 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 24 1502290869694 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 24 1502290869694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 24 1502290869847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 24 1502290869847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 24 1502290869847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 24 1502290869847 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 24 1502290869847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 24 1502290869891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290869891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 24 1502290869935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290869935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 24 1502290869984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290869984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 24 1502290870029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290870029 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_9__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_9__ram_top_i" {  } { { "top.v" "memories\[9\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 24 1502290870374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[9\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[9\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[9\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[9\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 24 1502290870648 "|top|ram_top:memories[9].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 24 1502290870648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_9__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_9__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 24 1502290870818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 24 1502290871489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 24 1502290871501 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 24 1502290871501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 24 1502290871501 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 24 1502290871501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 24 1502290871501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 24 1502290871577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:11 2017 " "Processing ended: Wed Aug  9 11:01:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 24 1502290871577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 24 1502290871577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 24 1502290871577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 24 1502290871577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 3 1502290871991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 3 1502290871991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:11 2017 " "Processing started: Wed Aug  9 11:01:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 3 1502290871991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290871991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=ram_top:memories_11__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=ram_top:memories_11__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290871991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 2 1502290872111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 2 1502290872111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:11 2017 " "Processing started: Wed Aug  9 11:01:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 2 1502290872111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290872111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=ram_top:memories_10__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=ram_top:memories_10__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290872111 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 3 1502290872682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 3 1502290872682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 3 1502290872682 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 3 1502290872682 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 3 1502290872682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 3 1502290872682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 3 1502290872682 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 3 1502290872682 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 3 1502290872682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 3 1502290872817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 3 1502290872818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 3 1502290872818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 3 1502290872818 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 3 1502290872818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 3 1502290872856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290872856 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 2 1502290872890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 2 1502290872890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 2 1502290872890 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 2 1502290872890 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 2 1502290872890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 2 1502290872890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 2 1502290872890 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 2 1502290872890 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 2 1502290872890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 3 1502290872896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290872896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 3 1502290872940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290872940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 2 1502290873069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 2 1502290873069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 2 1502290873069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 2 1502290873069 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 2 1502290873069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 3 1502290873101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290873101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 2 1502290873247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290873247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 2 1502290873299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290873299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 2 1502290873347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290873347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 2 1502290873417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290873417 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_11__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_11__ram_top_i" {  } { { "top.v" "memories\[11\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502290873418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[11\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[11\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[11\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[11\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 3 1502290873743 "|top|ram_top:memories[11].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 3 1502290873743 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_10__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_10__ram_top_i" {  } { { "top.v" "memories\[10\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 2 1502290873744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_11__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_11__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 3 1502290873898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[10\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[10\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[10\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[10\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 2 1502290874087 "|top|ram_top:memories[10].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 2 1502290874087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_10__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_10__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 2 1502290874297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 3 1502290874464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 3 1502290874477 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 3 1502290874477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 3 1502290874477 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 3 1502290874477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 3 1502290874477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 3 1502290874550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:14 2017 " "Processing ended: Wed Aug  9 11:01:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 3 1502290874550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 3 1502290874550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 3 1502290874550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 3 1502290874550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 2 1502290874918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 2 1502290874929 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 2 1502290874929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 2 1502290874929 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 2 1502290874929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 2 1502290874929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 2 1502290874993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:14 2017 " "Processing ended: Wed Aug  9 11:01:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 2 1502290874993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 2 1502290874993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 2 1502290874993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 2 1502290874993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 4 1502290875659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 4 1502290875659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:15 2017 " "Processing started: Wed Aug  9 11:01:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 4 1502290875659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290875659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=ram_top:memories_12__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=ram_top:memories_12__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290875659 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 4 1502290876425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 4 1502290876425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 4 1502290876425 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 4 1502290876425 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 4 1502290876425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 4 1502290876425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 4 1502290876425 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 4 1502290876425 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 4 1502290876425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 4 1502290876582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 4 1502290876582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 4 1502290876582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 4 1502290876582 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 4 1502290876582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 4 1502290876625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290876625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 4 1502290876670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290876670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 4 1502290876718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290876718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 4 1502290876760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290876760 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_12__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_12__ram_top_i" {  } { { "top.v" "memories\[12\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502290877097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[12\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[12\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[12\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[12\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502290877356 "|top|ram_top:memories[12].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 4 1502290877356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_12__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_12__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 4 1502290877518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 5 1502290877991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 5 1502290877991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:17 2017 " "Processing started: Wed Aug  9 11:01:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 5 1502290877991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290877991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=5 --helper_type=user_partition --partition=ram_top:memories_13__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=5 --helper_type=user_partition --partition=ram_top:memories_13__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290877991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 4 1502290878074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 4 1502290878086 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 4 1502290878086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 4 1502290878086 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 4 1502290878086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 4 1502290878086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 4 1502290878157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:18 2017 " "Processing ended: Wed Aug  9 11:01:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 4 1502290878157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 4 1502290878157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 4 1502290878157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 4 1502290878157 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 5 1502290878773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 5 1502290878773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 5 1502290878773 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 5 1502290878773 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 5 1502290878773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 5 1502290878773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 5 1502290878773 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 5 1502290878773 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 5 1502290878773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 5 1502290878929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 5 1502290878929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 5 1502290878929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 5 1502290878929 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 5 1502290878929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 5 1502290878971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290878971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 5 1502290879016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290879016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 5 1502290879064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290879064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 5 1502290879103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290879103 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_13__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_13__ram_top_i" {  } { { "top.v" "memories\[13\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 5 1502290879417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[13\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[13\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[13\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[13\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 5 1502290879674 "|top|ram_top:memories[13].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 5 1502290879674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_13__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_13__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 5 1502290879859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 5 1502290880429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 5 1502290880441 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 5 1502290880441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 5 1502290880441 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 5 1502290880441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 5 1502290880441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 5 1502290880514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:20 2017 " "Processing ended: Wed Aug  9 11:01:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 5 1502290880514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 5 1502290880514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 5 1502290880514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 5 1502290880514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 7 1502290882383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 7 1502290882383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:22 2017 " "Processing started: Wed Aug  9 11:01:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 7 1502290882383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290882383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=7 --helper_type=user_partition --partition=ram_top:memories_15__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=7 --helper_type=user_partition --partition=ram_top:memories_15__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290882383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 6 1502290882835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 6 1502290882835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:22 2017 " "Processing started: Wed Aug  9 11:01:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 6 1502290882835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290882835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=6 --helper_type=user_partition --partition=ram_top:memories_14__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=6 --helper_type=user_partition --partition=ram_top:memories_14__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290882835 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 7 1502290883115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 7 1502290883115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 7 1502290883115 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 7 1502290883115 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 7 1502290883115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 7 1502290883115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 7 1502290883115 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 7 1502290883115 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 7 1502290883115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 7 1502290883256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 7 1502290883257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 7 1502290883257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 7 1502290883257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 7 1502290883257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 7 1502290883297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290883297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 7 1502290883339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290883339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 7 1502290883385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290883385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 7 1502290883423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290883423 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 6 1502290883627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 6 1502290883627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 6 1502290883627 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 6 1502290883627 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 6 1502290883627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 6 1502290883627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 6 1502290883627 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 6 1502290883627 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 6 1502290883627 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_15__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_15__ram_top_i" {  } { { "top.v" "memories\[15\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 7 1502290883773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 6 1502290883775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 6 1502290883775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 6 1502290883775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 6 1502290883775 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 6 1502290883775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 6 1502290883816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290883816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 6 1502290883859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290883859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 6 1502290883904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290883904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 6 1502290883943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290883943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[15\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[15\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[15\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[15\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 7 1502290884012 "|top|ram_top:memories[15].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 7 1502290884012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_15__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_15__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 7 1502290884179 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_14__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_14__ram_top_i" {  } { { "top.v" "memories\[14\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 6 1502290884272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[14\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[14\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[14\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[14\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1502290884531 "|top|ram_top:memories[14].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 6 1502290884531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_14__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_14__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 6 1502290884687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 7 1502290884742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 7 1502290884756 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 7 1502290884756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 7 1502290884756 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 7 1502290884756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 7 1502290884756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 7 1502290884830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:24 2017 " "Processing ended: Wed Aug  9 11:01:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 7 1502290884830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 7 1502290884830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 7 1502290884830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 7 1502290884830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 6 1502290885223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 6 1502290885232 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 6 1502290885232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 6 1502290885232 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 6 1502290885232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 6 1502290885232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 6 1502290885295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:25 2017 " "Processing ended: Wed Aug  9 11:01:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 6 1502290885295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 6 1502290885295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 6 1502290885295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 6 1502290885295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 8 1502290885743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 8 1502290885743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:25 2017 " "Processing started: Wed Aug  9 11:01:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 8 1502290885743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290885743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=8 --helper_type=user_partition --partition=ram_top:memories_16__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=8 --helper_type=user_partition --partition=ram_top:memories_16__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290885743 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 8 1502290886522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 8 1502290886522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 8 1502290886522 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 8 1502290886522 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 8 1502290886522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 8 1502290886522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 8 1502290886522 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 8 1502290886522 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 8 1502290886522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 8 1502290886678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 8 1502290886678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 8 1502290886678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 8 1502290886678 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 8 1502290886678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 8 1502290886723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290886723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 8 1502290886769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290886769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 8 1502290886833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290886833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 8 1502290886876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290886876 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_16__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_16__ram_top_i" {  } { { "top.v" "memories\[16\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 8 1502290887256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[16\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[16\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[16\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[16\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 8 1502290887507 "|top|ram_top:memories[16].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 8 1502290887507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_16__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_16__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 8 1502290887663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 9 1502290887891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 9 1502290887891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:27 2017 " "Processing started: Wed Aug  9 11:01:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 9 1502290887891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290887891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=9 --helper_type=user_partition --partition=ram_top:memories_17__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=9 --helper_type=user_partition --partition=ram_top:memories_17__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290887891 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 8 1502290888284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 8 1502290888298 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 8 1502290888298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 8 1502290888298 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 8 1502290888298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 8 1502290888298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 8 1502290888390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:28 2017 " "Processing ended: Wed Aug  9 11:01:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 8 1502290888390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 8 1502290888390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 8 1502290888390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 8 1502290888390 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 9 1502290888669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 9 1502290888669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 9 1502290888669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1502290888669 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 9 1502290888669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 9 1502290888669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 9 1502290888669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1502290888669 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 9 1502290888669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 9 1502290888813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1502290888813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1502290888813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1502290888813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 9 1502290888813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1502290888853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290888853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1502290888895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290888895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1502290888940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290888940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1502290888979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290888979 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_17__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_17__ram_top_i" {  } { { "top.v" "memories\[17\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 9 1502290889306 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[17\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[17\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[17\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[17\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 9 1502290889547 "|top|ram_top:memories[17].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 9 1502290889547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_17__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_17__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 9 1502290889702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 9 1502290890289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 9 1502290890301 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 9 1502290890301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 9 1502290890301 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 9 1502290890301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 9 1502290890301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 9 1502290890377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:30 2017 " "Processing ended: Wed Aug  9 11:01:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 9 1502290890377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 9 1502290890377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 9 1502290890377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 9 1502290890377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 11 1502290893371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 11 1502290893372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:33 2017 " "Processing started: Wed Aug  9 11:01:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 11 1502290893372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290893372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=11 --helper_type=user_partition --partition=ram_top:memories_19__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=11 --helper_type=user_partition --partition=ram_top:memories_19__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290893372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 10 1502290893591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 10 1502290893591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:33 2017 " "Processing started: Wed Aug  9 11:01:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 10 1502290893591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290893591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=10 --helper_type=user_partition --partition=ram_top:memories_18__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=10 --helper_type=user_partition --partition=ram_top:memories_18__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290893591 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 11 1502290894109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 11 1502290894109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 11 1502290894109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 11 1502290894109 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 11 1502290894109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 11 1502290894109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 11 1502290894109 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 11 1502290894109 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 11 1502290894109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 11 1502290894255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 11 1502290894255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 11 1502290894255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 11 1502290894255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 11 1502290894255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 11 1502290894296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290894296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 11 1502290894339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290894339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 11 1502290894390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290894390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 11 1502290894440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290894440 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 10 1502290894478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 10 1502290894478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 10 1502290894478 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 10 1502290894478 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 10 1502290894478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 10 1502290894478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 10 1502290894478 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 10 1502290894478 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 10 1502290894478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 10 1502290894701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 10 1502290894701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 10 1502290894701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 10 1502290894701 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 10 1502290894701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 10 1502290894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 10 1502290894784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290894784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 10 1502290894831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290894831 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_19__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_19__ram_top_i" {  } { { "top.v" "memories\[19\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 11 1502290894831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 10 1502290894870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290894870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[19\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[19\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[19\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[19\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 11 1502290895134 "|top|ram_top:memories[19].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 11 1502290895134 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_18__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_18__ram_top_i" {  } { { "top.v" "memories\[18\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 10 1502290895189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_19__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_19__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 11 1502290895290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[18\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[18\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[18\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[18\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 10 1502290895445 "|top|ram_top:memories[18].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 10 1502290895445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_18__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_18__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 10 1502290895600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 11 1502290895835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 11 1502290895846 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 11 1502290895846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 11 1502290895846 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 11 1502290895846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 11 1502290895846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 11 1502290895914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:35 2017 " "Processing ended: Wed Aug  9 11:01:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 11 1502290895914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 11 1502290895914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 11 1502290895914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 11 1502290895914 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 10 1502290896143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 10 1502290896154 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 10 1502290896154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 10 1502290896154 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 10 1502290896154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 10 1502290896154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 10 1502290896219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:36 2017 " "Processing ended: Wed Aug  9 11:01:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 10 1502290896219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 10 1502290896219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 10 1502290896219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 10 1502290896219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 13 1502290896583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 13 1502290896583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:36 2017 " "Processing started: Wed Aug  9 11:01:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 13 1502290896583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290896583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=13 --helper_type=user_partition --partition=ram_top:memories_20__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=13 --helper_type=user_partition --partition=ram_top:memories_20__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290896583 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 13 1502290897265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 13 1502290897265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 13 1502290897265 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 13 1502290897265 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 13 1502290897265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 13 1502290897265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 13 1502290897265 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 13 1502290897265 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 13 1502290897265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 13 1502290897404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 13 1502290897404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 13 1502290897404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 13 1502290897404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 13 1502290897404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 13 1502290897446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290897446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 13 1502290897487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290897487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 13 1502290897531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290897531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 13 1502290897568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290897568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 14 1502290897843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 14 1502290897843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:37 2017 " "Processing started: Wed Aug  9 11:01:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 14 1502290897843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290897843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=14 --helper_type=user_partition --partition=ram_top:memories_21__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=14 --helper_type=user_partition --partition=ram_top:memories_21__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290897843 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_20__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_20__ram_top_i" {  } { { "top.v" "memories\[20\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 13 1502290897878 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[20\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[20\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[20\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[20\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 13 1502290898131 "|top|ram_top:memories[20].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 13 1502290898131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_20__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_20__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 13 1502290898288 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 14 1502290898836 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 14 1502290898836 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 14 1502290898836 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 14 1502290898836 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 14 1502290898836 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 14 1502290898836 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 14 1502290898836 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 14 1502290898836 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 14 1502290898836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 13 1502290898859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 13 1502290898871 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 13 1502290898871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 13 1502290898871 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 13 1502290898871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 13 1502290898871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 13 1502290898941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:38 2017 " "Processing ended: Wed Aug  9 11:01:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 13 1502290898941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 13 1502290898941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 13 1502290898941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 13 1502290898941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 14 1502290899035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 14 1502290899035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 14 1502290899035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 14 1502290899035 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 14 1502290899035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 14 1502290899075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290899075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 14 1502290899118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290899118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 14 1502290899164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290899164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 14 1502290899204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290899204 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_21__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_21__ram_top_i" {  } { { "top.v" "memories\[21\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 14 1502290899526 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[21\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[21\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[21\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[21\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 14 1502290899783 "|top|ram_top:memories[21].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 14 1502290899783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_21__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_21__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 14 1502290899949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 14 1502290900484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 14 1502290900495 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 14 1502290900495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 14 1502290900495 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 14 1502290900495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 14 1502290900495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 14 1502290900561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:40 2017 " "Processing ended: Wed Aug  9 11:01:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 14 1502290900561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 14 1502290900561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 14 1502290900561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 14 1502290900561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 15 1502290902771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 15 1502290902771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:42 2017 " "Processing started: Wed Aug  9 11:01:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 15 1502290902771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290902771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=15 --helper_type=user_partition --partition=ram_top:memories_22__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=15 --helper_type=user_partition --partition=ram_top:memories_22__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290902771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 16 1502290903443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 16 1502290903443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:43 2017 " "Processing started: Wed Aug  9 11:01:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 16 1502290903443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290903443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=16 --helper_type=user_partition --partition=ram_top:memories_23__ram_top_i top -c top " "Command: quartus_map --parallel=1 --helper=16 --helper_type=user_partition --partition=ram_top:memories_23__ram_top_i top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290903443 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 15 1502290903458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 15 1502290903458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 15 1502290903458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 15 1502290903458 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 15 1502290903458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 15 1502290903458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 15 1502290903458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 15 1502290903458 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 15 1502290903458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 15 1502290903591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 15 1502290903591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 15 1502290903591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 15 1502290903591 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 15 1502290903591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 15 1502290903630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290903630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 15 1502290903669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290903669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 15 1502290903711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290903711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 15 1502290903747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290903747 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_22__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_22__ram_top_i" {  } { { "top.v" "memories\[22\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 15 1502290904053 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|even_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 16 1502290904142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 16 1502290904142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 16 1502290904142 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 16 1502290904142 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|odd_add_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 16 1502290904142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 16 1502290904142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 16 1502290904142 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 16 1502290904142 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 16 1502290904142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Elaborated megafunction instantiation \"ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 16 1502290904273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0 " "Instantiated megafunction \"ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|altshift_taps:even_add_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 16 1502290904273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 16 1502290904273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 16 1502290904273 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 16 1502290904273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[22\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[22\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[22\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[22\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 15 1502290904283 "|top|ram_top:memories[22].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 15 1502290904283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 16 1502290904312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290904312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md81 " "Found entity 1: altsyncram_md81" {  } { { "db/altsyncram_md81.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 16 1502290904354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290904354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 16 1502290904396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290904396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_22__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_22__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 15 1502290904431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 16 1502290904434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290904434 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:memories_23__ram_top_i " "Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_23__ram_top_i" {  } { { "top.v" "memories\[23\].ram_top_i" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 16 1502290904741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 15 1502290904962 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDG\[5\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDG\[6\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDG\[7\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[0\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[1\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[2\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[3\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[4\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[5\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[6\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[7\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[8\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[9\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[10\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[11\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[12\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[13\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[14\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[15\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[16\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|LEDR\[17\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|HEX2\[1\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|HEX2\[2\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|HEX2\[6\] VCC " "Pin \"ram_top:memories\[23\].ram_top_i\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|HEX5\[1\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|HEX5\[2\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|HEX5\[6\] VCC " "Pin \"ram_top:memories\[23\].ram_top_i\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:memories\[23\].ram_top_i\|UART_data\[7\] GND " "Pin \"ram_top:memories\[23\].ram_top_i\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 16 1502290904969 "|top|ram_top:memories[23].ram_top_i|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 16 1502290904969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 15 1502290904973 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 15 1502290904973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 15 1502290904973 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 15 1502290904973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 15 1502290904973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 15 1502290905042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:45 2017 " "Processing ended: Wed Aug  9 11:01:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 15 1502290905042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 15 1502290905042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 15 1502290905042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 15 1502290905042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:memories_23__ram_top_i " "Timing-Driven Synthesis is running on partition \"ram_top:memories_23__ram_top_i\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 16 1502290905115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 16 1502290905606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 16 1502290905616 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 16 1502290905616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 16 1502290905616 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 16 1502290905616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 16 1502290905616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 16 1502290905675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:45 2017 " "Processing ended: Wed Aug  9 11:01:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 16 1502290905675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 16 1502290905675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 16 1502290905675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 16 1502290905675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1502290905871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1502290905871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:45 2017 " "Processing started: Wed Aug  9 11:01:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1502290905871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1502290905871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1502290905872 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1502290906916 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1502290907250 "|top|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1502290907250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1502290907447 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1502290908679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1080 " "Implemented 1080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1502290908694 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1502290908694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "952 " "Implemented 952 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1502290908694 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1502290908694 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "24 " "Implemented 24 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1502290908694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1502290908694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1201 " "Peak virtual memory: 1201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1502290908769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:48 2017 " "Processing ended: Wed Aug  9 11:01:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1502290908769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1502290908769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1502290908769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1502290908769 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1502290909411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 765 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 765 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1321 " "Peak virtual memory: 1321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502290909929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:49 2017 " "Processing ended: Wed Aug  9 11:01:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502290909929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502290909929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:33 " "Total CPU time (on all processors): 00:04:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502290909929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1502290909929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1502290916233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502290916234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:01:55 2017 " "Processing started: Wed Aug  9 11:01:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502290916234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1502290916234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1502290916234 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916561 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_0__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_0__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916625 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_10__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_10__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916649 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_11__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_11__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916672 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_12__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_12__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916696 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_13__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_13__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916720 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_14__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_14__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916743 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_15__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_15__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916766 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_16__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_16__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916790 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_17__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_17__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916814 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_18__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_18__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916838 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_19__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_19__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916861 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_1__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_1__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916885 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_20__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_20__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916909 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_21__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_21__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916933 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_22__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_22__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916956 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_23__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_23__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290916979 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_2__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_2__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917004 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_3__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_3__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917028 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_4__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_4__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917051 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_5__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_5__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917074 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_6__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_6__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917099 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_7__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_7__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917123 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_8__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_8__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917147 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:memories_9__ram_top_i " "Using synthesis netlist for partition \"ram_top:memories_9__ram_top_i\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 376 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917170 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "25 " "Resolved and merged 25 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1502290917213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1502290917498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290917498 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "1008 " "Found 1008 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1502290917930 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "1176 " "Found 1176 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1502290917930 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|WideOr2 ram_top:memories\[0\].ram_top_i\|LEDG\[1\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDG\[1\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|WideOr2\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 455 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDG[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|WideOr0 ram_top:memories\[0\].ram_top_i\|LEDG\[3\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDG\[3\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|WideOr0\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 455 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDG[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|LEDG~2 ram_top:memories\[0\].ram_top_i\|LEDG\[4\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDG\[4\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|LEDG~2\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 401 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDG[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|next_frequency~reg0 ram_top:memories\[0\].ram_top_i\|next_frequency " "Partition port \"ram_top:memories\[0\].ram_top_i\|next_frequency\", driven by node \"ram_top:memories\[0\].ram_top_i\|next_frequency~reg0\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 701 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|next_frequency"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[17\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[17\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[17]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[16\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[16\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[16]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[15\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[15\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[15]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[14\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[14\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[14]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[13\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[13\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[13]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[12\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[12\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[12]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[11\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[11\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[11]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[10\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[10\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[10]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[9\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[9\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[9]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[8\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[8\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[8]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[7\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[7\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[6\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[6\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[5\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[5\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[4\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[4\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[3\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[3\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:memories\[0\].ram_top_i\|~GND ram_top:memories\[0\].ram_top_i\|LEDR\[2\] " "Partition port \"ram_top:memories\[0\].ram_top_i\|LEDR\[2\]\", driven by node \"ram_top:memories\[0\].ram_top_i\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502290917933 "|top|ram_top:memories[0].ram_top_i|LEDR[2]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Design Software" 0 -1 1502290917933 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1502290917933 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502290918452 "|top|SW[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1502290918452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10056 " "Implemented 10056 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1502290918453 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1502290918453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9280 " "Implemented 9280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1502290918453 ""} { "Info" "ICUT_CUT_TM_RAMS" "680 " "Implemented 680 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1502290918453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1502290918453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 40 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1484 " "Peak virtual memory: 1484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502290919036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:01:59 2017 " "Processing ended: Wed Aug  9 11:01:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502290919036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502290919036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502290919036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1502290919036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502290924533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502290924534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:02:03 2017 " "Processing started: Wed Aug  9 11:02:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502290924534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1502290924534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1502290924534 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1502290925132 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1502290925134 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1502290925134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1502290925414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1502290925561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502290925642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502290925642 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1502290926586 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502290927570 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1502290927570 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30202 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502290927649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30204 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502290927649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30206 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502290927649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30208 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502290927649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30210 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502290927649 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1502290927649 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1502290927660 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1502290929973 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 96 " "No exact pin location assignment(s) for 4 pins of 96 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1502290931114 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "768 " "TimeQuest Timing Analyzer is analyzing 768 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1502290932744 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502290932759 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932938 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932938 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932939 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932940 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502290932941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502290932941 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_fast clk_fast " "No paths exist between clock target \"clk_fast\" of clock \"clk_fast\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1502290932947 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_even clk_slow_even " "No paths exist between clock target \"clk_slow_even\" of clock \"clk_slow_even\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1502290932950 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_odd clk_slow_odd " "No paths exist between clock target \"clk_slow_odd\" of clock \"clk_slow_odd\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1502290932952 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_fast (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_fast (Rise) setup and hold " "From clk_slow_even (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_slow_even (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502290933003 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1502290933003 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1502290933003 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502290933007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502290933007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.666     clk_fast " "   1.666     clk_fast" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502290933007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 clk_slow_even " "   3.333 clk_slow_even" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502290933007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 clk_slow_odd " "   3.333 clk_slow_odd" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502290933007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502290933007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1502290933007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|run_error_test " "Destination node ram_top:memories\[0\].ram_top_i\|run_error_test" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2653 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|latch_errors " "Destination node ram_top:memories\[0\].ram_top_i\|latch_errors" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2676 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|run_error_test " "Destination node ram_top:memories\[10\].ram_top_i\|run_error_test" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3683 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|latch_errors " "Destination node ram_top:memories\[10\].ram_top_i\|latch_errors" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3743 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|run_error_test " "Destination node ram_top:memories\[11\].ram_top_i\|run_error_test" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4841 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|latch_errors " "Destination node ram_top:memories\[11\].ram_top_i\|latch_errors" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4901 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|run_error_test " "Destination node ram_top:memories\[12\].ram_top_i\|run_error_test" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5999 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|latch_errors " "Destination node ram_top:memories\[12\].ram_top_i\|latch_errors" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6059 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|run_error_test " "Destination node ram_top:memories\[13\].ram_top_i\|run_error_test" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 7157 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|latch_errors " "Destination node ram_top:memories\[13\].ram_top_i\|latch_errors" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 7217 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1502290934101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934101 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30152 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_slow_even~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_slow_even~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Destination node ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2301 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error " "Destination node ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2741 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Destination node ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3499 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error " "Destination node ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3490 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Destination node ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4657 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error " "Destination node ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4648 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Destination node ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5815 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error " "Destination node ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5806 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Destination node ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6973 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error " "Destination node ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evenb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6964 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1502290934101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934101 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30172 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_fast~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Automatically promoted node clk_fast~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934101 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30171 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_slow_odd~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node clk_slow_odd~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Destination node ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2732 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error " "Destination node ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2723 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Destination node ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3481 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error " "Destination node ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3472 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Destination node ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4639 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error " "Destination node ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4630 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Destination node ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5797 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error " "Destination node ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5788 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Destination node ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6955 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error " "Destination node ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_oddb\|total_error" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6946 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1502290934101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934101 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 30173 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[0\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[0\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[0\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2672 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3006 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[0\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[0\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[0\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[0\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 2633 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3004 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[10\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[10\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[10\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3739 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4164 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[10\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[10\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[10\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[10\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 3647 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4162 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[11\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4897 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5322 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[11\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[11\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[11\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[11\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 4805 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5320 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[12\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6055 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6480 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[12\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[12\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[12\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[12\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 5963 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 6478 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[13\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 7213 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 7638 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[13\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[13\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[13\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[13\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 7121 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 7636 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[14\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[14\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[14\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[14\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 8371 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 8796 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[14\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[14\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[14\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[14\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 8279 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934102 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 8794 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[15\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[15\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[15\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[15\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 9529 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934103 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 9954 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[15\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[15\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[15\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[15\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 9437 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934103 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 9952 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\]~0  " "Automatically promoted node ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[16\].ram_top_i\|error_latch_1 " "Destination node ram_top:memories\[16\].ram_top_i\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 10687 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934103 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 814 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 11112 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:memories\[16\].ram_top_i\|error_latch_2~0  " "Automatically promoted node ram_top:memories\[16\].ram_top_i\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502290934103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:memories\[16\].ram_top_i\|error_latch_2 " "Destination node ram_top:memories\[16\].ram_top_i\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 10595 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502290934103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502290934103 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 0 { 0 ""} 0 11110 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502290934103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1502290936070 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1502290936089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1502290936090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502290936117 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502290936150 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1502290936187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1502290936188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1502290936206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1502290936740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1502290936760 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1502290936760 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1502290936802 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1502290936802 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1502290936802 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 21 50 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 70 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502290936804 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1502290936804 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1502290936804 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502290939491 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1502290939491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502290939501 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1502290939663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1502290943531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502290946320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1502290946471 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1502290997401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:51 " "Fitter placement operations ending: elapsed time is 00:00:51" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502290997401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1502290999395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1502291007347 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1502291007347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1502291013545 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1502291013545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502291013549 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.82 " "Total time spent on timing analysis during the Fitter is 5.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1502291013966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502291014137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502291015393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502291015448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502291016650 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502291018900 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1502291021689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/output_files/top.fit.smsg " "Generated suppressed messages file /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1502291022684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 499 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 499 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1911 " "Peak virtual memory: 1911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502291028324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:03:48 2017 " "Processing ended: Wed Aug  9 11:03:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502291028324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502291028324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:39 " "Total CPU time (on all processors): 00:03:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502291028324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1502291028324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1502291033797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502291033798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:03:53 2017 " "Processing started: Wed Aug  9 11:03:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502291033798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1502291033798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1502291033798 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1502291037346 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1502291037463 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/jmeijers/Documents/BRAM/RS232UART.sopcinfo " "The file, /home/jmeijers/Documents/BRAM/RS232UART.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1502291037564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1051 " "Peak virtual memory: 1051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502291038967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:03:58 2017 " "Processing ended: Wed Aug  9 11:03:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502291038967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502291038967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502291038967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1502291038967 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1502291039178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1502291043533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502291043534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:04:03 2017 " "Processing started: Wed Aug  9 11:04:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502291043534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291043534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291043534 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1502291043711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044110 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "768 " "TimeQuest Timing Analyzer is analyzing 768 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044531 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044837 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044837 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044837 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[0\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[0\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[0\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[0\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044838 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[5\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[5\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[5\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[5\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044839 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[2\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[2\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[2\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[2\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291044840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291044840 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_fast clk_fast " "No paths exist between clock target \"clk_fast\" of clock \"clk_fast\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045133 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_even clk_slow_even " "No paths exist between clock target \"clk_slow_even\" of clock \"clk_slow_even\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045135 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_odd clk_slow_odd " "No paths exist between clock target \"clk_slow_odd\" of clock \"clk_slow_odd\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045137 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_fast (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_fast (Rise) setup and hold " "From clk_slow_even (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_slow_even (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291045157 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045157 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1502291045159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1502291045186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1502291045269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.518 " "Worst-case setup slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518            -297.787 clk_fast  " "   -1.518            -297.787 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clk_slow_even  " "    0.109               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clk_slow_odd  " "    0.109               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.845               0.000 CLOCK_50  " "    8.845               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.249 clk_slow_even  " "   -0.110              -0.249 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.066 CLOCK_50  " "   -0.066              -0.066 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.047 clk_slow_odd  " "   -0.043              -0.047 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk_fast  " "    0.286               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.334 " "Worst-case minimum pulse width slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334            -997.998 clk_fast  " "   -2.334            -997.998 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667            -112.987 clk_slow_even  " "   -0.667            -112.987 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667            -112.987 clk_slow_odd  " "   -0.667            -112.987 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 CLOCK_50  " "    4.668               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291045292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1502291045467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291045506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291046993 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[0\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[0\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047335 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[0\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[0\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047336 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[5\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[5\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[5\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[5\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[2\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[2\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[2\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[2\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047337 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047338 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047338 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_fast clk_fast " "No paths exist between clock target \"clk_fast\" of clock \"clk_fast\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047347 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_even clk_slow_even " "No paths exist between clock target \"clk_slow_even\" of clock \"clk_slow_even\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047349 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_odd clk_slow_odd " "No paths exist between clock target \"clk_slow_odd\" of clock \"clk_slow_odd\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047351 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_fast (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_fast (Rise) setup and hold " "From clk_slow_even (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_slow_even (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1502291047397 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.221 " "Worst-case setup slack is -1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221            -236.162 clk_fast  " "   -1.221            -236.162 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk_slow_odd  " "    0.349               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk_slow_even  " "    0.373               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.599               0.000 CLOCK_50  " "    9.599               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.295 clk_slow_even  " "   -0.142              -0.295 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.062 CLOCK_50  " "   -0.062              -0.062 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.076 clk_slow_odd  " "   -0.036              -0.076 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clk_fast  " "    0.270               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.334 " "Worst-case minimum pulse width slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334            -986.382 clk_fast  " "   -2.334            -986.382 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667             -99.259 clk_slow_even  " "   -0.667             -99.259 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667             -99.259 clk_slow_odd  " "   -0.667             -99.259 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.788               0.000 CLOCK_50  " "    4.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047427 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1502291047597 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047870 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[21\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[21\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[20\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[20\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[22\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[22\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[23\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[23\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[6\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[6\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[0\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_1\[0\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[0\] ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[7\].ram_top_i\|address_latch_2\[0\] is being clocked by ram_top:memories\[7\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[5\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[5\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047871 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[4\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[4\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[1\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[1\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[2\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[2\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[3\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[3\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[9\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[9\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[8\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[8\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_1\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[10\].ram_top_i\|address_latch_2\[6\] is being clocked by ram_top:memories\[10\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[11\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[11\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[5\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_2\[5\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[5\] ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[17\].ram_top_i\|address_latch_1\[5\] is being clocked by ram_top:memories\[17\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047872 "|top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[18\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[18\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[16\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[16\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[19\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[19\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[13\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[13\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[2\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_2\[2\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[2\] ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[15\].ram_top_i\|address_latch_1\[2\] is being clocked by ram_top:memories\[15\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[8\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_2\[8\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[8\] ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[14\].ram_top_i\|address_latch_1\[8\] is being clocked by ram_top:memories\[14\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_1\[9\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[9\] ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[12\].ram_top_i\|address_latch_2\[9\] is being clocked by ram_top:memories\[12\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[7\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_2\[7\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[7\] ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:memories\[0\].ram_top_i\|address_latch_1\[7\] is being clocked by ram_top:memories\[0\].ram_top_i\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502291047873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047873 "|top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_fast clk_fast " "No paths exist between clock target \"clk_fast\" of clock \"clk_fast\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047883 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_even clk_slow_even " "No paths exist between clock target \"clk_slow_even\" of clock \"clk_slow_even\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047886 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_slow_odd clk_slow_odd " "No paths exist between clock target \"clk_slow_odd\" of clock \"clk_slow_odd\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047888 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_fast (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_fast (Rise) setup and hold " "From clk_slow_even (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) clk_slow_even (Rise) setup and hold " "From CLOCK_50 (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502291047893 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.362 " "Worst-case setup slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_fast  " "    0.362               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 clk_slow_even  " "    0.923               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 clk_slow_odd  " "    0.930               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.207               0.000 CLOCK_50  " "   14.207               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1502291047934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.254 " "Worst-case hold slack is -0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -1.429 clk_slow_even  " "   -0.254              -1.429 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -1.323 CLOCK_50  " "   -0.191              -1.323 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -1.170 clk_slow_odd  " "   -0.172              -1.170 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clk_fast  " "    0.130               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.334 " "Worst-case minimum pulse width slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334            -339.006 clk_fast  " "   -2.334            -339.006 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.667 clk_slow_even  " "   -0.667              -0.667 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.667 clk_slow_odd  " "   -0.667              -0.667 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.876               0.000 CLOCK_50  " "    4.876               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502291047955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291047955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291048575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291048587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 187 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502291048737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:04:08 2017 " "Processing ended: Wed Aug  9 11:04:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502291048737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502291048737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502291048737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291048737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502291053565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502291053565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 11:04:13 2017 " "Processing started: Wed Aug  9 11:04:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502291053565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1502291053565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1502291053566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_85c_slow.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_7_1200mv_85c_slow.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291056120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_0c_slow.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_7_1200mv_0c_slow.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291057396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291058724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291060028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_85c_v_slow.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_7_1200mv_85c_v_slow.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291060857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_0c_v_slow.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_7_1200mv_0c_v_slow.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291061681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291062502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502291063332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1432 " "Peak virtual memory: 1432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502291063495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 11:04:23 2017 " "Processing ended: Wed Aug  9 11:04:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502291063495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502291063495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502291063495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1502291063495 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1492 s " "Quartus Prime Full Compilation was successful. 0 errors, 1492 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1502291063703 ""}
