#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun  3 10:14:21 2019
# Process ID: 4350
# Current directory: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670
# Command line: vivado OV7670.xpr
# Log file: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.log
# Journal file: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.jou
#-----------------------------------------------------------
start_gui
open_project OV7670.xpr
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/storage/Programmi/Xilinx_2018_1/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_1_0
design_1_ov7670_interface_0_1
design_1_xbar_0
design_1_axi_stream_to_vga_0_1
design_1_xlconstant_0_0
design_1_proc_sys_reset_0_1
design_1_processing_system7_0_axi_periph_1
design_1_proc_sys_reset_0_0
design_1_axis_data_fifo_0_0
design_1_processing_system7_0_0
design_1_ddr_to_axis_reader_0_1
design_1_axis_data_fifo_1_0
design_1_xbar_2
design_1_axi_mem_intercon_0
design_1_LF_valid_to_AXIS_0_0
design_1_xbar_1
design_1_ov7670_LUMA_CHROMA_0_0
design_1_rst_processing_system7_0_100M_0
design_1_axi_interconnect_0_1
design_1_axi_interconnect_1_0
design_1_xlconstant_0_1
design_1_axi_interconnect_0_0
design_1_axi_mem_intercon_1_0
design_1_clk_wiz_0_0
design_1_xlconcat_0_1
design_1_axis_to_ddr_writer_0_0
design_1_c_counter_binary_0_0
design_1_xlconstant_0_2
design_1_axis_to_ddr_writer_1_0
design_1_convolution_filter_0_0
design_1_axi_gpio_0_0
design_1_sep_convolution_filter_0_0
design_1_axis_to_ddr_writer_2_0
design_1_axis_data_fifo_0_2
design_1_axis_data_fifo_1_2
design_1_ddr_to_axis_reader_SD_0_0
design_1_xbar_3
design_1_mux_sd_ov_1_0

WARNING: [Project 1-231] Project 'OV7670.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 6274.395 ; gain = 176.328 ; free physical = 1419 ; free virtual = 8992
update_compile_order -fileset sources_1
open_bd_design {/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:hls:axi_stream_to_vga:1.0 - axi_stream_to_vga_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_frame_intr
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pl_reset
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_gen_25M_24M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_25M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_24M
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
ERROR: [BD 41-145] Parameter M_AXI_GP0.READ_WRITE_MODE not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.DATA_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.ADDR_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.ID_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_BURST not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_LOCK not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_CACHE not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_QOS not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_PROT not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_WSTRB not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_BRESP not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP0.HAS_RRESP not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.READ_WRITE_MODE not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.DATA_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.ADDR_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.ID_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_BURST not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_LOCK not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_CACHE not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_QOS not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_PROT not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_WSTRB not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_BRESP not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter M_AXI_GP1.HAS_RRESP not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter S_AXI_HP0.DATA_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter S_AXI_HP0.ADDR_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter S_AXI_HP2.DATA_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter S_AXI_HP2.ADDR_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter S_AXI_HP3.DATA_WIDTH not found on block processing_system7_0 
ERROR: [BD 41-145] Parameter S_AXI_HP3.ADDR_WIDTH not found on block processing_system7_0 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - const_true
Adding cell -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE_RAW_STREAM
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_RESET(rst) and /axi_gpio_pl_reset/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_25M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_24M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_100M/ext_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:hls:convolution_filter:1.0 - convolution_filter_0
Adding cell -- xilinx.com:hls:sep_convolution_filter:1.0 - sep_convolution_filter_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:hls:LF_valid_to_AXIS:1.0 - LF_valid_to_AXIS
Adding cell -- xilinx.com:hls:ov7670_LUMA_CHROMA:1.0 - ov7670_LUMA_CHROMA_0
Adding cell -- xilinx.com:hls:ov7670_interface:1.0 - ov7670_interface_0
Adding cell -- xilinx.com:hls:mux_sd_ov:1.0 - mux_sd_ov_1
Adding cell -- xilinx.com:hls:ddr_to_axis_reader_SD:1.0 - ddr_to_axis_reader_SD_0
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.DATA_WIDTH not found on block ddr_to_axis_reader_SD_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.AWUSER_WIDTH not found on block ddr_to_axis_reader_SD_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ARUSER_WIDTH not found on block ddr_to_axis_reader_SD_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.WUSER_WIDTH not found on block ddr_to_axis_reader_SD_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.RUSER_WIDTH not found on block ddr_to_axis_reader_SD_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.BUSER_WIDTH not found on block ddr_to_axis_reader_SD_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ID_WIDTH not found on block ddr_to_axis_reader_SD_0 
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/frame_valid_V(data) and /OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/CLK(clk)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_0
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.DATA_WIDTH not found on block axis_to_ddr_writer_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.AWUSER_WIDTH not found on block axis_to_ddr_writer_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ARUSER_WIDTH not found on block axis_to_ddr_writer_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.WUSER_WIDTH not found on block axis_to_ddr_writer_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.RUSER_WIDTH not found on block axis_to_ddr_writer_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.BUSER_WIDTH not found on block axis_to_ddr_writer_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ID_WIDTH not found on block axis_to_ddr_writer_0 
Adding cell -- xilinx.com:hls:ddr_to_axis_reader:1.0 - ddr_to_axis_reader_0
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.DATA_WIDTH not found on block ddr_to_axis_reader_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.AWUSER_WIDTH not found on block ddr_to_axis_reader_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ARUSER_WIDTH not found on block ddr_to_axis_reader_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.WUSER_WIDTH not found on block ddr_to_axis_reader_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.RUSER_WIDTH not found on block ddr_to_axis_reader_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.BUSER_WIDTH not found on block ddr_to_axis_reader_0 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ID_WIDTH not found on block ddr_to_axis_reader_0 
Adding cell -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_CHROMA
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.DATA_WIDTH not found on block axis_to_ddr_writer_CHROMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.AWUSER_WIDTH not found on block axis_to_ddr_writer_CHROMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ARUSER_WIDTH not found on block axis_to_ddr_writer_CHROMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.WUSER_WIDTH not found on block axis_to_ddr_writer_CHROMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.RUSER_WIDTH not found on block axis_to_ddr_writer_CHROMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.BUSER_WIDTH not found on block axis_to_ddr_writer_CHROMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ID_WIDTH not found on block axis_to_ddr_writer_CHROMA 
Adding cell -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_LUMA
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.DATA_WIDTH not found on block axis_to_ddr_writer_LUMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.AWUSER_WIDTH not found on block axis_to_ddr_writer_LUMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ARUSER_WIDTH not found on block axis_to_ddr_writer_LUMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.WUSER_WIDTH not found on block axis_to_ddr_writer_LUMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.RUSER_WIDTH not found on block axis_to_ddr_writer_LUMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.BUSER_WIDTH not found on block axis_to_ddr_writer_LUMA 
ERROR: [BD 41-145] Parameter m_axi_base_ddr_addr.ID_WIDTH not found on block axis_to_ddr_writer_LUMA 
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_reader_to_vga
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_raw_LUMA
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_pipeline_to_writer
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_raw_CHROMA
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 6926.070 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8880
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_project_as zcu102 /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102 -force
WARNING: [IP_Flow 19-2162] IP 'design_1_axis_data_fifo_0_0' is locked:
* IP definition 'AXI4-Stream Data FIFO (1.1)' for IP 'design_1_axis_data_fifo_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_mem_intercon_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_axi_mem_intercon_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_mem_intercon_1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_axi_mem_intercon_1_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_clk_wiz_0_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'design_1_clk_wiz_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axis_data_fifo_1_0' is locked:
* IP definition 'AXI4-Stream Data FIFO (1.1)' for IP 'design_1_axis_data_fifo_1_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlconstant_0_0' is locked:
* IP definition 'Constant (1.1)' for IP 'design_1_xlconstant_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_1_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_1_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlconstant_0_1' is locked:
* IP definition 'Constant (1.1)' for IP 'design_1_xlconstant_0_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_axi_periph_1' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_processing_system7_0_axi_periph_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlconstant_0_2' is locked:
* IP definition 'Constant (1.1)' for IP 'design_1_xlconstant_0_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axis_data_fifo_0_2' is locked:
* IP definition 'AXI4-Stream Data FIFO (1.1)' for IP 'design_1_axis_data_fifo_0_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axis_data_fifo_1_2' is locked:
* IP definition 'AXI4-Stream Data FIFO (1.1)' for IP 'design_1_axis_data_fifo_1_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_interconnect_1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_axi_interconnect_1_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_interconnect_0_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_axi_interconnect_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_interconnect_0_1' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_axi_interconnect_0_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_3' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_3' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_2' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_1' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_CHROMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_LUMA_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/outStream_grayscale_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/outputStream_V_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outStream_channel_1_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V. Setting parameter on /OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/outstream_channel_2_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/sep_convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/sep_convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/sep_convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/sep_convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/sep_convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/sep_convolution_filter_0/out_img_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /Convolution_Filter/sep_convolution_filter_0/out_img_V. Setting parameter on /Convolution_Filter/sep_convolution_filter_0/out_img_V failed
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_xbar_3
design_1_axi_gpio_0_0
design_1_clk_wiz_0_0
design_1_axi_interconnect_1_0
design_1_xbar_2
design_1_axi_mem_intercon_1_0
design_1_xlconstant_0_1
design_1_xlconstant_0_0
design_1_processing_system7_0_axi_periph_1
design_1_axis_data_fifo_1_0
design_1_axi_mem_intercon_0
design_1_xlconstant_0_2
design_1_axis_data_fifo_0_0
design_1_axis_data_fifo_1_2
design_1_axis_data_fifo_0_2
design_1_xbar_0
design_1_axi_interconnect_0_0
design_1_xbar_1
design_1_axi_gpio_1_0
design_1_axi_interconnect_0_1

save_project_as: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6926.070 ; gain = 0.000 ; free physical = 726 ; free virtual = 8623
regenerate_bd_layout
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property flow {Vivado Synthesis 2018} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_2]
set_property board_part xilinx.com:zcu102:part0:3.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z020clg484-1' does not match with the device on the 'XILINX.COM:ZCU102:PART0:3.2' board part. A device change to match the device on 'XILINX.COM:ZCU102:PART0:3.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynquplus (xczu9eg-ffvb1156-2-e)
reset_property board_connections [get_projects zcu102]
set_property flow {Vivado Implementation 2015} [get_runs impl_2]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:zcu102:part0:3.2 [current_project]
reset_property board_connections [get_projects zcu102]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6926.070 ; gain = 0.000 ; free physical = 333 ; free virtual = 8354
endgroup
set_property location {5 2229 1109} [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
undo
INFO: [Common 17-17] undo 'set_property location {5 2229 1109} [get_bd_cells zynq_ultra_ps_e_0]'
set_property location {5 2304 1158} [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]'
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]'
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_gpio_frame_intr/s_axi_aclk]
regenerate_bd_layout
save_bd_design
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1} CONFIG.PSU__USE__S_AXI_GP3 {1} CONFIG.PSU__USE__S_AXI_GP4 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins VDMA/AXIM_READER] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins VDMA/AXIM_WRITER] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins OV7670_GRAYSCALE_TO_AXIS/AXIM_READER_SD] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP2_FPD]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP1 {1} CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/S00_AXI]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins OV7670_GRAYSCALE_TO_AXIS/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__IRQ0 {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__IRQ0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_net [get_bd_pins xlconcat/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_gpio_1_0
design_1_xbar_0
design_1_ov7670_interface_0_1
design_1_axis_data_fifo_0_2
design_1_axis_data_fifo_1_2
design_1_axis_data_fifo_0_0
design_1_xlconstant_0_2
design_1_axis_data_fifo_1_0
design_1_processing_system7_0_axi_periph_1
design_1_xlconstant_0_0
design_1_proc_sys_reset_0_1
design_1_xlconstant_0_1
design_1_axi_interconnect_0_0
design_1_axi_mem_intercon_1_0
design_1_axi_mem_intercon_0
design_1_xbar_2
design_1_axi_interconnect_0_1
design_1_axi_interconnect_1_0
design_1_rst_processing_system7_0_100M_0
design_1_clk_wiz_0_0
design_1_xbar_3
design_1_ddr_to_axis_reader_SD_0_0
design_1_ddr_to_axis_reader_0_1
design_1_proc_sys_reset_0_0
design_1_axi_stream_to_vga_0_1
design_1_LF_valid_to_AXIS_0_0
design_1_xbar_1
design_1_ov7670_LUMA_CHROMA_0_0
design_1_xlconcat_0_1
design_1_axis_to_ddr_writer_0_0
design_1_c_counter_binary_0_0
design_1_convolution_filter_0_0
design_1_axis_to_ddr_writer_1_0
design_1_sep_convolution_filter_0_0
design_1_axi_gpio_0_0
design_1_axis_to_ddr_writer_2_0
design_1_mux_sd_ov_1_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_ports PCLK] [get_bd_pins zynq_ultra_ps_e_0/saxihp2_fpd_aclk]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_ports PCLK] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk]
save_bd_design
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_gpio_1_0
design_1_xbar_0
design_1_ov7670_interface_0_1
design_1_axis_data_fifo_0_2
design_1_axis_data_fifo_1_2
design_1_axis_data_fifo_0_0
design_1_xlconstant_0_2
design_1_axis_data_fifo_1_0
design_1_processing_system7_0_axi_periph_1
design_1_xlconstant_0_0
design_1_proc_sys_reset_0_1
design_1_xlconstant_0_1
design_1_axi_interconnect_0_0
design_1_axi_mem_intercon_1_0
design_1_axi_mem_intercon_0
design_1_xbar_2
design_1_axi_interconnect_0_1
design_1_axi_interconnect_1_0
design_1_rst_processing_system7_0_100M_0
design_1_clk_wiz_0_0
design_1_xbar_3
design_1_ddr_to_axis_reader_SD_0_0
design_1_ddr_to_axis_reader_0_1
design_1_proc_sys_reset_0_0
design_1_axi_stream_to_vga_0_1
design_1_LF_valid_to_AXIS_0_0
design_1_xbar_1
design_1_ov7670_LUMA_CHROMA_0_0
design_1_xlconcat_0_1
design_1_axis_to_ddr_writer_0_0
design_1_c_counter_binary_0_0
design_1_convolution_filter_0_0
design_1_axis_to_ddr_writer_1_0
design_1_sep_convolution_filter_0_0
design_1_axi_gpio_0_0
design_1_axis_to_ddr_writer_2_0
design_1_mux_sd_ov_1_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axis_data_fifo_0_2 design_1_xlconcat_0_1 design_1_axi_gpio_1_0 design_1_axi_mem_intercon_1_0 design_1_xlconstant_0_1 design_1_axis_data_fifo_1_2 design_1_rst_processing_system7_0_100M_0 design_1_processing_system7_0_axi_periph_1 design_1_axi_interconnect_1_0 design_1_c_counter_binary_0_0 design_1_clk_wiz_0_0 design_1_proc_sys_reset_0_1 design_1_xlconstant_0_2 design_1_axi_interconnect_0_0 design_1_axi_gpio_0_0 design_1_axi_interconnect_0_1 design_1_xlconstant_0_0 design_1_proc_sys_reset_0_0 design_1_axis_data_fifo_0_0 design_1_axi_mem_intercon_0 design_1_axis_data_fifo_1_0}] -log ip_upgrade.log
Upgrading '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 19 to revision 18
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_1_0 (AXI GPIO 2.0) from revision 19 to revision 18
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_RESET(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_25M/ext_reset_in(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_24M/ext_reset_in(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_100M/ext_reset_in(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_0_1 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_1_0 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_1_0 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_data_fifo_0_0 (AXI4-Stream Data FIFO 1.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_data_fifo_0_2 (AXI4-Stream Data FIFO 1.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_data_fifo_1_0 (AXI4-Stream Data FIFO 1.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_data_fifo_1_2 (AXI4-Stream Data FIFO 1.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3420] Updated design_1_c_counter_binary_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/frame_valid_V(data) and /OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0_upgraded_ipi/CLK(clk)
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT4_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT5_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT6_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT7_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '99.125' to '53.750' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_COMPENSATION' from 'AUTO' to 'ZHOLD' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT0_DIVIDE_F' from '56.250' to '30.500' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT1_DIVIDE' from '59' to '32' has been ignored for IP 'design_1_clk_wiz_0_0'
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 1 to revision 0
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_25M_upgraded_ipi/ext_reset_in(rst)
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_0_1 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_24M_upgraded_ipi/ext_reset_in(rst)
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3420] Updated design_1_rst_processing_system7_0_100M_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_100M_upgraded_ipi/ext_reset_in(rst)
INFO: [IP_Flow 19-3420] Updated design_1_xlconcat_0_1 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 5 to revision 4
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_1 (Constant 1.1) from revision 5 to revision 4
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_2 (Constant 1.1) from revision 5 to revision 4
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/design_1.bd
Locked reason: 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_ov7670_interface_0_1
design_1_ddr_to_axis_reader_SD_0_0
design_1_ddr_to_axis_reader_0_1
design_1_axi_stream_to_vga_0_1
design_1_LF_valid_to_AXIS_0_0
design_1_ov7670_LUMA_CHROMA_0_0
design_1_axis_to_ddr_writer_0_0
design_1_convolution_filter_0_0
design_1_axis_to_ddr_writer_1_0
design_1_sep_convolution_filter_0_0
design_1_axis_to_ddr_writer_2_0
design_1_mux_sd_ov_1_0

Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/zcu102.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:01:26 ; elapsed = 00:02:14 . Memory (MB): peak = 7848.660 ; gain = 198.316 ; free physical = 142 ; free virtual = 5699
export_ip_user_files -of_objects [get_ips {design_1_axis_data_fifo_0_2 design_1_xlconcat_0_1 design_1_axi_gpio_1_0 design_1_axi_mem_intercon_1_0 design_1_xlconstant_0_1 design_1_axis_data_fifo_1_2 design_1_rst_processing_system7_0_100M_0 design_1_processing_system7_0_axi_periph_1 design_1_axi_interconnect_1_0 design_1_c_counter_binary_0_0 design_1_clk_wiz_0_0 design_1_proc_sys_reset_0_1 design_1_xlconstant_0_2 design_1_axi_interconnect_0_0 design_1_axi_gpio_0_0 design_1_axi_interconnect_0_1 design_1_xlconstant_0_0 design_1_proc_sys_reset_0_0 design_1_axis_data_fifo_0_0 design_1_axi_mem_intercon_0 design_1_axis_data_fifo_1_0}] -no_script -sync -force -quiet
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_ov7670_interface_0_1
design_1_ddr_to_axis_reader_SD_0_0
design_1_ddr_to_axis_reader_0_1
design_1_axi_stream_to_vga_0_1
design_1_LF_valid_to_AXIS_0_0
design_1_ov7670_LUMA_CHROMA_0_0
design_1_axis_to_ddr_writer_0_0
design_1_convolution_filter_0_0
design_1_axis_to_ddr_writer_1_0
design_1_sep_convolution_filter_0_0
design_1_axis_to_ddr_writer_2_0
design_1_mux_sd_ov_1_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
