ARM W+RW+dmb
"Rfe DMBsRW Wse"
Cycle=Rfe DMBsRW Wse
Relax=
Safe=Rfe Wse DMBsRW
Prefetch=
Com=Rf Ws
Orig=Rfe DMBsRW Wse
{
%x0=x;
%x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | LDR R0,[%x1] ;
 STR R0,[%x0] | DMB          ;
              | MOV R1,#2    ;
              | STR R1,[%x1] ;
forall
((x=2 /\ (1:R0=1 \/ 1:R0=0)) \/ (x=1 /\ 1:R0=0))
