NDSearch.OnPrefixDataLoaded("ins",["Module"],[["inst_axi_ddr_ctrl",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_ddr_ctrl","SystemVerilogModule:inst_axi_ddr_ctrl"]]],["inst_axi_double_timer",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_double_timer","SystemVerilogModule:inst_axi_double_timer"]]],["inst_axi_ethernet",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_ethernet","SystemVerilogModule:inst_axi_ethernet"]]],["inst_axi_gpio32",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_gpio32","SystemVerilogModule:inst_axi_gpio32"]]],["inst_axi_mem_xbar",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_mem_xbar","SystemVerilogModule:inst_axi_mem_xbar"]]],["inst_axi_spix1",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_spix1","SystemVerilogModule:inst_axi_spix1"]]],["inst_axi_spix4",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_spix4","SystemVerilogModule:inst_axi_spix4"]]],["inst_axi_tft_vga",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_tft_vga","SystemVerilogModule:inst_axi_tft_vga"]]],["inst_axi_uart",,[[,,,,0,"File:system_ps_wrapper.v:inst_axi_uart","SystemVerilogModule:inst_axi_uart"]]],["inst_axilite_perf_xbar",,[[,,,,0,"File:system_ps_wrapper.v:inst_axilite_perf_xbar","SystemVerilogModule:inst_axilite_perf_xbar"]]],["inst_axixclk",,[[,,,,0,"File:system_ps_wrapper.v:inst_axixclk","SystemVerilogModule:inst_axixclk"]]],["inst_clk_wiz_1",,[[,,,,0,"File:system_ps_wrapper.v:inst_clk_wiz_1","SystemVerilogModule:inst_clk_wiz_1"]]],["inst_ddr_rstgen",,[[,,,,0,"File:system_ps_wrapper.v:inst_ddr_rstgen","SystemVerilogModule:inst_ddr_rstgen"]]],["inst_sdio_top",,[[,,,,0,"File:system_ps_wrapper.v:inst_sdio_top","SystemVerilogModule:inst_sdio_top"]]],["inst_sys_rstgen",,[[,,,,0,"File:system_ps_wrapper.v:inst_sys_rstgen","SystemVerilogModule:inst_sys_rstgen"]]],["inst_system_ps_wrapper",,[[,,,,0,"File:system_wrapper.v:inst_system_ps_wrapper","SystemVerilogModule:inst_system_ps_wrapper"]]],["inst_util_mii_to_rmii",,[[,,,,0,"File:system_wrapper.v:inst_util_mii_to_rmii","SystemVerilogModule:inst_util_mii_to_rmii"]]],["inst_veronica",,[[,,,,0,"File:system_ps_wrapper.v:inst_veronica","SystemVerilogModule:inst_veronica"]]]]);