--
--	Conversion of PSoC5_Team13Project.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Oct 19 18:41:21 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__STP_3_net_0 : bit;
SIGNAL Net_720 : bit;
SIGNAL tmpFB_0__STP_3_net_0 : bit;
SIGNAL tmpIO_0__STP_3_net_0 : bit;
TERMINAL tmpSIOVREF__STP_3_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__STP_3_net_0 : bit;
SIGNAL tmpOE__STP_2_net_0 : bit;
SIGNAL Net_718 : bit;
SIGNAL tmpFB_0__STP_2_net_0 : bit;
SIGNAL tmpIO_0__STP_2_net_0 : bit;
TERMINAL tmpSIOVREF__STP_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STP_2_net_0 : bit;
SIGNAL tmpOE__STP_1_net_0 : bit;
SIGNAL Net_716 : bit;
SIGNAL tmpFB_0__STP_1_net_0 : bit;
SIGNAL tmpIO_0__STP_1_net_0 : bit;
TERMINAL tmpSIOVREF__STP_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STP_1_net_0 : bit;
SIGNAL Net_699 : bit;
SIGNAL tmpOE__STP_0_net_0 : bit;
SIGNAL Net_714 : bit;
SIGNAL tmpFB_0__STP_0_net_0 : bit;
SIGNAL tmpIO_0__STP_0_net_0 : bit;
TERMINAL tmpSIOVREF__STP_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STP_0_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_140 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL Net_137 : bit;
SIGNAL tmpOE__TB_PWM1_net_0 : bit;
SIGNAL Net_239 : bit;
SIGNAL tmpFB_0__TB_PWM1_net_0 : bit;
SIGNAL tmpIO_0__TB_PWM1_net_0 : bit;
TERMINAL tmpSIOVREF__TB_PWM1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TB_PWM1_net_0 : bit;
SIGNAL tmpOE__TB_PWM2_net_0 : bit;
SIGNAL Net_240 : bit;
SIGNAL tmpFB_0__TB_PWM2_net_0 : bit;
SIGNAL tmpIO_0__TB_PWM2_net_0 : bit;
TERMINAL tmpSIOVREF__TB_PWM2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TB_PWM2_net_0 : bit;
SIGNAL \TB9051_EN:clk\ : bit;
SIGNAL \TB9051_EN:rst\ : bit;
SIGNAL Net_251 : bit;
SIGNAL \TB9051_EN:control_out_0\ : bit;
SIGNAL Net_241 : bit;
SIGNAL \TB9051_EN:control_out_1\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \TB9051_EN:control_out_2\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \TB9051_EN:control_out_3\ : bit;
SIGNAL Net_49 : bit;
SIGNAL \TB9051_EN:control_out_4\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \TB9051_EN:control_out_5\ : bit;
SIGNAL Net_51 : bit;
SIGNAL \TB9051_EN:control_out_6\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \TB9051_EN:control_out_7\ : bit;
SIGNAL \TB9051_EN:control_7\ : bit;
SIGNAL \TB9051_EN:control_6\ : bit;
SIGNAL \TB9051_EN:control_5\ : bit;
SIGNAL \TB9051_EN:control_4\ : bit;
SIGNAL \TB9051_EN:control_3\ : bit;
SIGNAL \TB9051_EN:control_2\ : bit;
SIGNAL \TB9051_EN:control_1\ : bit;
SIGNAL \TB9051_EN:control_0\ : bit;
SIGNAL tmpOE__TB_EN_net_0 : bit;
SIGNAL tmpFB_0__TB_EN_net_0 : bit;
SIGNAL tmpIO_0__TB_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TB_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TB_EN_net_0 : bit;
SIGNAL tmpOE__TB_ENB_net_0 : bit;
SIGNAL tmpFB_0__TB_ENB_net_0 : bit;
SIGNAL tmpIO_0__TB_ENB_net_0 : bit;
TERMINAL tmpSIOVREF__TB_ENB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TB_ENB_net_0 : bit;
SIGNAL \QuadPWM:toggle_1\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \QuadPWM:toggle_0\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \QuadPWM:cs_addr_2\ : bit;
SIGNAL \QuadPWM:cs_addr_1\ : bit;
SIGNAL \QuadPWM:cs_addr_0\ : bit;
SIGNAL \QuadPWM:ff0\ : bit;
SIGNAL \QuadPWM:ce0\ : bit;
SIGNAL \QuadPWM:ce1\ : bit;
SIGNAL Net_282 : bit;
SIGNAL \QuadPWM:ff1\ : bit;
SIGNAL Net_283 : bit;
SIGNAL \QuadPWM:PwmDatapath:cl0\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:cl0\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:z0\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:z0\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:cl1\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:cl1\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:z1\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:z1\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:ov_msb\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:ov_msb\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:co_msb\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:co_msb\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:cmsb\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:cmsb\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:so\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:so\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:ce0_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:cl0_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:z0_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:z0_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:ff0_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:ce1_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:cl1_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:z1_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:z1_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:ff1_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:co_msb_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:cmsb_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:so_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:so_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:PwmDatapath:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \QuadPWM:PwmDatapath:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \QuadPWM:MODULE_1:b_31\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_30\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_29\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_28\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_27\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_26\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_25\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_24\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_23\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_22\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_21\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_20\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_19\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_18\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_17\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_16\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_15\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_14\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_13\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_12\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_11\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_10\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_9\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_8\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_7\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_6\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_5\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_4\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_3\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_2\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_1\ : bit;
SIGNAL \QuadPWM:MODULE_1:b_0\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \QuadPWM:MODIN1_1\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \QuadPWM:MODIN1_0\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \QuadPWM:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__TB_PWM3_net_0 : bit;
SIGNAL tmpFB_0__TB_PWM3_net_0 : bit;
SIGNAL tmpIO_0__TB_PWM3_net_0 : bit;
TERMINAL tmpSIOVREF__TB_PWM3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TB_PWM3_net_0 : bit;
SIGNAL tmpOE__TB_PWM4_net_0 : bit;
SIGNAL tmpFB_0__TB_PWM4_net_0 : bit;
SIGNAL tmpIO_0__TB_PWM4_net_0 : bit;
TERMINAL tmpSIOVREF__TB_PWM4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TB_PWM4_net_0 : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \US_L:clk\ : bit;
SIGNAL \US_L:rst\ : bit;
SIGNAL Net_192 : bit;
SIGNAL \US_L:control_out_0\ : bit;
SIGNAL Net_243 : bit;
SIGNAL \US_L:control_out_1\ : bit;
SIGNAL Net_125 : bit;
SIGNAL \US_L:control_out_2\ : bit;
SIGNAL Net_126 : bit;
SIGNAL \US_L:control_out_3\ : bit;
SIGNAL Net_127 : bit;
SIGNAL \US_L:control_out_4\ : bit;
SIGNAL Net_128 : bit;
SIGNAL \US_L:control_out_5\ : bit;
SIGNAL Net_129 : bit;
SIGNAL \US_L:control_out_6\ : bit;
SIGNAL Net_130 : bit;
SIGNAL \US_L:control_out_7\ : bit;
SIGNAL \US_L:control_7\ : bit;
SIGNAL \US_L:control_6\ : bit;
SIGNAL \US_L:control_5\ : bit;
SIGNAL \US_L:control_4\ : bit;
SIGNAL \US_L:control_3\ : bit;
SIGNAL \US_L:control_2\ : bit;
SIGNAL \US_L:control_1\ : bit;
SIGNAL \US_L:control_0\ : bit;
SIGNAL Net_636 : bit;
SIGNAL Net_601 : bit;
SIGNAL tmpOE__RPi_RX_net_0 : bit;
SIGNAL Net_592 : bit;
SIGNAL tmpIO_0__RPi_RX_net_0 : bit;
TERMINAL tmpSIOVREF__RPi_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RPi_RX_net_0 : bit;
SIGNAL tmpOE__RPi_Tx_net_0 : bit;
SIGNAL Net_596 : bit;
SIGNAL tmpFB_0__RPi_Tx_net_0 : bit;
SIGNAL tmpIO_0__RPi_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__RPi_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RPi_Tx_net_0 : bit;
SIGNAL tmpOE__Trig_R_net_0 : bit;
SIGNAL Net_244 : bit;
SIGNAL tmpFB_0__Trig_R_net_0 : bit;
SIGNAL tmpIO_0__Trig_R_net_0 : bit;
TERMINAL tmpSIOVREF__Trig_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trig_R_net_0 : bit;
SIGNAL tmpOE__Trig_L_net_0 : bit;
SIGNAL tmpFB_0__Trig_L_net_0 : bit;
SIGNAL tmpIO_0__Trig_L_net_0 : bit;
TERMINAL tmpSIOVREF__Trig_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trig_L_net_0 : bit;
SIGNAL tmpOE__Echo_R_net_0 : bit;
SIGNAL Net_218 : bit;
SIGNAL tmpIO_0__Echo_R_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_R_net_0 : bit;
SIGNAL tmpOE__Echo_L_net_0 : bit;
SIGNAL Net_196 : bit;
SIGNAL tmpIO_0__Echo_L_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_L_net_0 : bit;
SIGNAL Net_188 : bit;
SIGNAL Net_378 : bit;
SIGNAL \Timer_L:Net_260\ : bit;
SIGNAL Net_135 : bit;
SIGNAL \Timer_L:Net_55\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \Timer_L:Net_53\ : bit;
SIGNAL \Timer_L:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_L:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_L:TimerUDB:control_7\ : bit;
SIGNAL \Timer_L:TimerUDB:control_6\ : bit;
SIGNAL \Timer_L:TimerUDB:control_5\ : bit;
SIGNAL \Timer_L:TimerUDB:control_4\ : bit;
SIGNAL \Timer_L:TimerUDB:control_3\ : bit;
SIGNAL \Timer_L:TimerUDB:control_2\ : bit;
SIGNAL \Timer_L:TimerUDB:control_1\ : bit;
SIGNAL \Timer_L:TimerUDB:control_0\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_L:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_L:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_L:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_L:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_L:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_L:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_L:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_L:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_L:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_L:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_L:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_L:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_L:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_L:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \Timer_L:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_L:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_L:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_L:TimerUDB:status_6\ : bit;
SIGNAL \Timer_L:TimerUDB:status_5\ : bit;
SIGNAL \Timer_L:TimerUDB:status_4\ : bit;
SIGNAL \Timer_L:TimerUDB:status_0\ : bit;
SIGNAL \Timer_L:TimerUDB:status_1\ : bit;
SIGNAL \Timer_L:TimerUDB:status_2\ : bit;
SIGNAL \Timer_L:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_L:TimerUDB:status_3\ : bit;
SIGNAL \Timer_L:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_366 : bit;
SIGNAL \Timer_L:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_L:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_L:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_L:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:nc0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:nc6\ : bit;
SIGNAL \Timer_L:TimerUDB:nc8\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:nc1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:nc5\ : bit;
SIGNAL \Timer_L:TimerUDB:nc7\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_L:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_L:Net_102\ : bit;
SIGNAL \Timer_L:Net_266\ : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_139 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_1\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:Net_643_0\ : bit;
SIGNAL \I2C_1:Net_643_2\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL Net_143 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL Net_144 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_149 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_147 : bit;
SIGNAL Net_148 : bit;
SIGNAL \Timer_R:Net_260\ : bit;
SIGNAL Net_222 : bit;
SIGNAL \Timer_R:Net_55\ : bit;
SIGNAL Net_224 : bit;
SIGNAL \Timer_R:Net_53\ : bit;
SIGNAL Net_220 : bit;
SIGNAL \Timer_R:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_R:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_R:TimerUDB:control_7\ : bit;
SIGNAL \Timer_R:TimerUDB:control_6\ : bit;
SIGNAL \Timer_R:TimerUDB:control_5\ : bit;
SIGNAL \Timer_R:TimerUDB:control_4\ : bit;
SIGNAL \Timer_R:TimerUDB:control_3\ : bit;
SIGNAL \Timer_R:TimerUDB:control_2\ : bit;
SIGNAL \Timer_R:TimerUDB:control_1\ : bit;
SIGNAL \Timer_R:TimerUDB:control_0\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_R:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_R:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_R:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_R:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_R:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_R:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_R:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_R:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_R:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_R:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_R:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_R:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_R:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_R:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_219 : bit;
SIGNAL \Timer_R:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_R:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_R:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_R:TimerUDB:status_6\ : bit;
SIGNAL \Timer_R:TimerUDB:status_5\ : bit;
SIGNAL \Timer_R:TimerUDB:status_4\ : bit;
SIGNAL \Timer_R:TimerUDB:status_0\ : bit;
SIGNAL \Timer_R:TimerUDB:status_1\ : bit;
SIGNAL \Timer_R:TimerUDB:status_2\ : bit;
SIGNAL \Timer_R:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_R:TimerUDB:status_3\ : bit;
SIGNAL \Timer_R:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_223 : bit;
SIGNAL \Timer_R:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_R:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_R:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_R:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:nc0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:nc6\ : bit;
SIGNAL \Timer_R:TimerUDB:nc8\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:nc1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:nc5\ : bit;
SIGNAL \Timer_R:TimerUDB:nc7\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_R:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_R:Net_102\ : bit;
SIGNAL \Timer_R:Net_266\ : bit;
SIGNAL \US_R:clk\ : bit;
SIGNAL \US_R:rst\ : bit;
SIGNAL \US_R:control_out_0\ : bit;
SIGNAL Net_247 : bit;
SIGNAL \US_R:control_out_1\ : bit;
SIGNAL Net_248 : bit;
SIGNAL \US_R:control_out_2\ : bit;
SIGNAL Net_249 : bit;
SIGNAL \US_R:control_out_3\ : bit;
SIGNAL Net_250 : bit;
SIGNAL \US_R:control_out_4\ : bit;
SIGNAL Net_252 : bit;
SIGNAL \US_R:control_out_5\ : bit;
SIGNAL Net_253 : bit;
SIGNAL \US_R:control_out_6\ : bit;
SIGNAL Net_254 : bit;
SIGNAL \US_R:control_out_7\ : bit;
SIGNAL \US_R:control_7\ : bit;
SIGNAL \US_R:control_6\ : bit;
SIGNAL \US_R:control_5\ : bit;
SIGNAL \US_R:control_4\ : bit;
SIGNAL \US_R:control_3\ : bit;
SIGNAL \US_R:control_2\ : bit;
SIGNAL \US_R:control_1\ : bit;
SIGNAL \US_R:control_0\ : bit;
SIGNAL Net_599 : bit;
SIGNAL \UART_RPi:Net_9\ : bit;
SIGNAL \UART_RPi:Net_61\ : bit;
SIGNAL \UART_RPi:BUART:clock_op\ : bit;
SIGNAL \UART_RPi:BUART:reset_reg\ : bit;
SIGNAL \UART_RPi:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_RPi:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_RPi:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_RPi:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_RPi:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_RPi:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_RPi:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_RPi:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_RPi:BUART:reset_sr\ : bit;
SIGNAL \UART_RPi:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_RPi:BUART:txn\ : bit;
SIGNAL \UART_RPi:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_RPi:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_RPi:BUART:tx_state_1\ : bit;
SIGNAL \UART_RPi:BUART:tx_state_0\ : bit;
SIGNAL \UART_RPi:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:tx_shift_out\ : bit;
SIGNAL \UART_RPi:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_RPi:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:counter_load_not\ : bit;
SIGNAL \UART_RPi:BUART:tx_state_2\ : bit;
SIGNAL \UART_RPi:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_RPi:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_7\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_6\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_5\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_4\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_3\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_2\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_1\ : bit;
SIGNAL \UART_RPi:BUART:sc_out_0\ : bit;
SIGNAL \UART_RPi:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_6\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_5\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_4\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_0\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_1\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_2\ : bit;
SIGNAL \UART_RPi:BUART:tx_status_3\ : bit;
SIGNAL Net_173 : bit;
SIGNAL \UART_RPi:BUART:tx_bitclk\ : bit;
SIGNAL \UART_RPi:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_RPi:BUART:tx_mark\ : bit;
SIGNAL \UART_RPi:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_RPi:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_RPi:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_RPi:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_1\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_0\ : bit;
SIGNAL \UART_RPi:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_RPi:BUART:rx_postpoll\ : bit;
SIGNAL \UART_RPi:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:hd_shift_out\ : bit;
SIGNAL \UART_RPi:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_RPi:BUART:rx_fifofull\ : bit;
SIGNAL \UART_RPi:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_RPi:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:rx_counter_load\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_3\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_2\ : bit;
SIGNAL \UART_RPi:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_3\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_2\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_1\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_0\ : bit;
SIGNAL \UART_RPi:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_6\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_5\ : bit;
SIGNAL \UART_RPi:BUART:rx_count_4\ : bit;
SIGNAL \UART_RPi:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_RPi:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_RPi:BUART:rx_count7_bit8\ : bit;
SIGNAL \UART_RPi:BUART:rx_bitclk\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_0\ : bit;
SIGNAL \UART_RPi:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_1\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_2\ : bit;
SIGNAL \UART_RPi:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_3\ : bit;
SIGNAL \UART_RPi:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_4\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_5\ : bit;
SIGNAL \UART_RPi:BUART:rx_status_6\ : bit;
SIGNAL \UART_RPi:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_591 : bit;
SIGNAL \UART_RPi:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_RPi:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_RPi:BUART:rx_break_status\ : bit;
SIGNAL \UART_RPi:BUART:sRX:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_RPi:BUART:rx_address_detected\ : bit;
SIGNAL \UART_RPi:BUART:rx_last\ : bit;
SIGNAL \UART_RPi:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_RPi:BUART:sRX:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_2\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODIN2_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODIN2_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODIN2_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_2\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_2\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_6\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_5\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_4\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_3\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_2\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_2\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \UART_RPi:BUART:sRX:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \UART_RPi:BUART:sRX:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Net_1129\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_43\ : bit;
SIGNAL \TB9051_QD1:Net_1275\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_49\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_82\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_89\ : bit;
SIGNAL \TB9051_QD1:Net_1251\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_95\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_91\ : bit;
SIGNAL \TB9051_QD1:Cnt16:Net_102\ : bit;
SIGNAL Net_335 : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \TB9051_QD1:Net_1260\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \TB9051_QD1:Net_1264\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \TB9051_QD1:Net_1203\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD1:Net_1290\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:sync_clock\ : bit;
SIGNAL Net_405 : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:A_j\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:A_k\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_654 : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:B_j\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:B_k\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:index_filt\ : bit;
SIGNAL \TB9051_QD1:Net_1232\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_2\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:error\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_3\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_1\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_0\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_0\ : bit;
SIGNAL \TB9051_QD1:Net_530\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_1\ : bit;
SIGNAL \TB9051_QD1:Net_611\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_2\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_3\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_4\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_5\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:status_6\ : bit;
SIGNAL Net_556 : bit;
SIGNAL \TB9051_QD1:Net_1151\ : bit;
SIGNAL \TB9051_QD1:Net_1248\ : bit;
SIGNAL \TB9051_QD1:Net_1229\ : bit;
SIGNAL \TB9051_QD1:Net_1272\ : bit;
SIGNAL \TB9051_QD1:Net_1287\ : bit;
SIGNAL tmpOE__Quad1A_net_0 : bit;
SIGNAL tmpIO_0__Quad1A_net_0 : bit;
TERMINAL tmpSIOVREF__Quad1A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Quad1A_net_0 : bit;
SIGNAL tmpOE__Quad1B_net_0 : bit;
SIGNAL tmpIO_0__Quad1B_net_0 : bit;
TERMINAL tmpSIOVREF__Quad1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Quad1B_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL \QD1_Timer:Net_260\ : bit;
SIGNAL Net_314 : bit;
SIGNAL \QD1_Timer:Net_55\ : bit;
SIGNAL Net_315 : bit;
SIGNAL \QD1_Timer:Net_53\ : bit;
SIGNAL Net_309 : bit;
SIGNAL \QD1_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QD1_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_7\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_6\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_5\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_4\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_3\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_2\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:control_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \QD1_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \QD1_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \QD1_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \QD1_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \QD1_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \QD1_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \QD1_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \QD1_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \QD1_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \QD1_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \QD1_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_312 : bit;
SIGNAL \QD1_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \QD1_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \QD1_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_6\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_5\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_4\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_2\ : bit;
SIGNAL \QD1_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \QD1_Timer:TimerUDB:status_3\ : bit;
SIGNAL \QD1_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \QD1_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \QD1_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:nc0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:nc6\ : bit;
SIGNAL \QD1_Timer:TimerUDB:nc8\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:nc1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:nc5\ : bit;
SIGNAL \QD1_Timer:TimerUDB:nc7\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \QD1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \QD1_Timer:Net_102\ : bit;
SIGNAL \QD1_Timer:Net_266\ : bit;
SIGNAL \US_Timer:Net_260\ : bit;
SIGNAL Net_284 : bit;
SIGNAL \US_Timer:Net_55\ : bit;
SIGNAL Net_304 : bit;
SIGNAL \US_Timer:Net_53\ : bit;
SIGNAL \US_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \US_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \US_Timer:TimerUDB:control_7\ : bit;
SIGNAL \US_Timer:TimerUDB:control_6\ : bit;
SIGNAL \US_Timer:TimerUDB:control_5\ : bit;
SIGNAL \US_Timer:TimerUDB:control_4\ : bit;
SIGNAL \US_Timer:TimerUDB:control_3\ : bit;
SIGNAL \US_Timer:TimerUDB:control_2\ : bit;
SIGNAL \US_Timer:TimerUDB:control_1\ : bit;
SIGNAL \US_Timer:TimerUDB:control_0\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \US_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \US_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \US_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \US_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \US_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \US_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \US_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \US_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \US_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \US_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \US_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \US_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \US_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \US_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_280 : bit;
SIGNAL \US_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \US_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \US_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \US_Timer:TimerUDB:status_6\ : bit;
SIGNAL \US_Timer:TimerUDB:status_5\ : bit;
SIGNAL \US_Timer:TimerUDB:status_4\ : bit;
SIGNAL \US_Timer:TimerUDB:status_0\ : bit;
SIGNAL \US_Timer:TimerUDB:status_1\ : bit;
SIGNAL \US_Timer:TimerUDB:status_2\ : bit;
SIGNAL \US_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \US_Timer:TimerUDB:status_3\ : bit;
SIGNAL \US_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \US_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \US_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \US_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \US_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:nc0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:nc6\ : bit;
SIGNAL \US_Timer:TimerUDB:nc8\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:nc1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:nc5\ : bit;
SIGNAL \US_Timer:TimerUDB:nc7\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \US_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \US_Timer:Net_102\ : bit;
SIGNAL \US_Timer:Net_266\ : bit;
SIGNAL \TB9051_QD2:Net_1129\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_43\ : bit;
SIGNAL \TB9051_QD2:Net_1275\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_49\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_82\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_89\ : bit;
SIGNAL \TB9051_QD2:Net_1251\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_95\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_91\ : bit;
SIGNAL \TB9051_QD2:Cnt16:Net_102\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \TB9051_QD2:Net_1260\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \TB9051_QD2:Net_1264\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \TB9051_QD2:Net_1203\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TB9051_QD2:Net_1290\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:sync_clock\ : bit;
SIGNAL Net_338 : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:A_j\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:A_k\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_339 : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:B_j\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:B_k\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_B_filt\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:index_filt\ : bit;
SIGNAL \TB9051_QD2:Net_1232\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_2\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:error\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_3\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_1\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_0\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_0\ : bit;
SIGNAL \TB9051_QD2:Net_530\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_1\ : bit;
SIGNAL \TB9051_QD2:Net_611\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_2\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_3\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_4\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_5\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:status_6\ : bit;
SIGNAL Net_337 : bit;
SIGNAL \TB9051_QD2:Net_1151\ : bit;
SIGNAL \TB9051_QD2:Net_1248\ : bit;
SIGNAL \TB9051_QD2:Net_1229\ : bit;
SIGNAL \TB9051_QD2:Net_1272\ : bit;
SIGNAL \TB9051_QD2:Net_1287\ : bit;
SIGNAL tmpOE__Quad2A_net_0 : bit;
SIGNAL tmpIO_0__Quad2A_net_0 : bit;
TERMINAL tmpSIOVREF__Quad2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Quad2A_net_0 : bit;
SIGNAL tmpOE__Quad2B_net_0 : bit;
SIGNAL tmpIO_0__Quad2B_net_0 : bit;
TERMINAL tmpSIOVREF__Quad2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Quad2B_net_0 : bit;
SIGNAL Net_741_1 : bit;
SIGNAL Net_698 : bit;
SIGNAL Net_740 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL Net_741_0 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN3_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN3_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_697 : bit;
SIGNAL Net_780 : bit;
SIGNAL Net_742 : bit;
SIGNAL Net_774 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL \Stepper_EN:clk\ : bit;
SIGNAL \Stepper_EN:rst\ : bit;
SIGNAL \Stepper_EN:control_out_0\ : bit;
SIGNAL Net_747 : bit;
SIGNAL \Stepper_EN:control_out_1\ : bit;
SIGNAL Net_748 : bit;
SIGNAL \Stepper_EN:control_out_2\ : bit;
SIGNAL Net_749 : bit;
SIGNAL \Stepper_EN:control_out_3\ : bit;
SIGNAL Net_751 : bit;
SIGNAL \Stepper_EN:control_out_4\ : bit;
SIGNAL Net_752 : bit;
SIGNAL \Stepper_EN:control_out_5\ : bit;
SIGNAL Net_753 : bit;
SIGNAL \Stepper_EN:control_out_6\ : bit;
SIGNAL Net_754 : bit;
SIGNAL \Stepper_EN:control_out_7\ : bit;
SIGNAL \Stepper_EN:control_7\ : bit;
SIGNAL \Stepper_EN:control_6\ : bit;
SIGNAL \Stepper_EN:control_5\ : bit;
SIGNAL \Stepper_EN:control_4\ : bit;
SIGNAL \Stepper_EN:control_3\ : bit;
SIGNAL \Stepper_EN:control_2\ : bit;
SIGNAL \Stepper_EN:control_1\ : bit;
SIGNAL \Stepper_EN:control_0\ : bit;
SIGNAL Net_239D : bit;
SIGNAL Net_240D : bit;
SIGNAL \QuadPWM:toggle_1\\D\ : bit;
SIGNAL \QuadPWM:toggle_0\\D\ : bit;
SIGNAL Net_282D : bit;
SIGNAL Net_283D : bit;
SIGNAL \Timer_L:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_L:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_L:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_L:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_R:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_R:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_R:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_R:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART_RPi:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_RPi:BUART:txn\\D\ : bit;
SIGNAL \UART_RPi:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_RPi:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_RPi:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_173D : bit;
SIGNAL \UART_RPi:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_RPi:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_RPi:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_RPi:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_count7_bit8\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_last\\D\ : bit;
SIGNAL \UART_RPi:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \TB9051_QD1:Net_1251\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \TB9051_QD1:Net_1203\\D\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_2\\D\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_3\\D\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_1\\D\ : bit;
SIGNAL \TB9051_QD1:bQuadDec:state_0\\D\ : bit;
SIGNAL \QD1_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \QD1_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \QD1_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \QD1_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \US_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \US_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \US_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \US_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \TB9051_QD2:Net_1251\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \TB9051_QD2:Net_1203\\D\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_2\\D\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_3\\D\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_1\\D\ : bit;
SIGNAL \TB9051_QD2:bQuadDec:state_0\\D\ : bit;
SIGNAL Net_741_1D : bit;
SIGNAL Net_741_0D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__STP_3_net_0 <=  ('1') ;

Net_239D <= ((not \QuadPWM:toggle_1\ and not \QuadPWM:ff0\ and \QuadPWM:toggle_0\ and \QuadPWM:ce0\)
	OR (not \QuadPWM:toggle_0\ and Net_239)
	OR (Net_239 and \QuadPWM:toggle_1\)
	OR (not \QuadPWM:ff0\ and Net_239));

Net_240D <= ((not \QuadPWM:toggle_1\ and not \QuadPWM:toggle_0\ and not \QuadPWM:ff0\ and \QuadPWM:ce1\)
	OR (Net_240 and \QuadPWM:toggle_0\)
	OR (Net_240 and \QuadPWM:toggle_1\)
	OR (not \QuadPWM:ff0\ and Net_240));

Net_282D <= ((not \QuadPWM:ff1\ and \QuadPWM:toggle_1\ and \QuadPWM:toggle_0\ and \QuadPWM:ce1\)
	OR (not \QuadPWM:toggle_0\ and Net_282)
	OR (not \QuadPWM:toggle_1\ and Net_282)
	OR (not \QuadPWM:ff1\ and Net_282));

Net_283D <= ((not \QuadPWM:toggle_1\ and not \QuadPWM:ff0\ and \QuadPWM:toggle_0\ and \QuadPWM:ce1\)
	OR (not \QuadPWM:toggle_0\ and Net_283)
	OR (\QuadPWM:toggle_1\ and Net_283)
	OR (not \QuadPWM:ff0\ and Net_283));

\QuadPWM:MODULE_1:g2:a0:s_1\ <= ((not \QuadPWM:toggle_0\ and \QuadPWM:toggle_1\)
	OR (not \QuadPWM:toggle_1\ and \QuadPWM:toggle_0\));

\QuadPWM:MODULE_1:g2:a0:s_0\ <= (not \QuadPWM:toggle_0\);

\Timer_L:TimerUDB:capt_fifo_load\ <= ((not Net_196 and \Timer_L:TimerUDB:control_7\ and \Timer_L:TimerUDB:capture_last\));

\Timer_L:TimerUDB:status_tc\ <= ((\Timer_L:TimerUDB:control_7\ and \Timer_L:TimerUDB:per_zero\));

Net_366 <= (not Net_196);

\Timer_R:TimerUDB:capt_fifo_load\ <= ((not Net_218 and \Timer_R:TimerUDB:control_7\ and \Timer_R:TimerUDB:capture_last\));

\Timer_R:TimerUDB:status_tc\ <= ((\Timer_R:TimerUDB:control_7\ and \Timer_R:TimerUDB:per_zero\));

Net_223 <= (not Net_218);

Net_596 <= (not \UART_RPi:BUART:txn\);

\UART_RPi:BUART:counter_load_not\ <= ((not \UART_RPi:BUART:tx_bitclk_enable_pre\ and \UART_RPi:BUART:tx_state_2\)
	OR \UART_RPi:BUART:tx_state_0\
	OR \UART_RPi:BUART:tx_state_1\);

\UART_RPi:BUART:tx_status_0\ <= ((not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_bitclk_enable_pre\ and \UART_RPi:BUART:tx_fifo_empty\ and \UART_RPi:BUART:tx_state_2\));

\UART_RPi:BUART:tx_status_2\ <= (not \UART_RPi:BUART:tx_fifo_notfull\);

Net_173D <= ((not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:tx_state_0\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:tx_state_1\));

\UART_RPi:BUART:tx_bitclk\\D\ <= ((not \UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_bitclk_enable_pre\));

\UART_RPi:BUART:tx_mark\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:tx_mark\));

\UART_RPi:BUART:tx_state_2\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_bitclk\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_bitclk_enable_pre\ and \UART_RPi:BUART:tx_state_2\));

\UART_RPi:BUART:tx_state_1\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_bitclk\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_bitclk_enable_pre\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_2\ and not \UART_RPi:BUART:tx_bitclk\ and \UART_RPi:BUART:tx_state_1\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_state_1\));

\UART_RPi:BUART:tx_state_0\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_fifo_empty\ and \UART_RPi:BUART:tx_bitclk_enable_pre\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_0\ and not \UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_counter_dp\ and \UART_RPi:BUART:tx_bitclk\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_state_0\ and not \UART_RPi:BUART:tx_fifo_empty\ and not \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_2\ and not \UART_RPi:BUART:tx_bitclk\ and \UART_RPi:BUART:tx_state_0\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_bitclk_enable_pre\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_fifo_empty\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_state_2\));

\UART_RPi:BUART:txn\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:txn\ and not \UART_RPi:BUART:tx_state_0\ and not \UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_counter_dp\ and \UART_RPi:BUART:tx_bitclk\ and \UART_RPi:BUART:tx_parity_bit\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_0\ and not \UART_RPi:BUART:tx_shift_out\ and not \UART_RPi:BUART:tx_state_2\ and not \UART_RPi:BUART:tx_counter_dp\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_bitclk\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_0\ and not \UART_RPi:BUART:tx_parity_bit\ and \UART_RPi:BUART:txn\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_counter_dp\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_state_2\ and not \UART_RPi:BUART:tx_bitclk\ and \UART_RPi:BUART:tx_state_0\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_shift_out\ and not \UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_state_0\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:tx_bitclk\ and \UART_RPi:BUART:txn\ and \UART_RPi:BUART:tx_state_1\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:txn\ and \UART_RPi:BUART:tx_state_2\));

\UART_RPi:BUART:tx_parity_bit\\D\ <= ((not \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:txn\ and \UART_RPi:BUART:tx_parity_bit\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:txn\ and not \UART_RPi:BUART:tx_state_0\ and not \UART_RPi:BUART:tx_state_2\ and not \UART_RPi:BUART:tx_parity_bit\ and \UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_bitclk\)
	OR (\UART_RPi:BUART:tx_state_1\ and \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_parity_bit\)
	OR (not \UART_RPi:BUART:tx_state_1\ and not \UART_RPi:BUART:tx_state_0\ and \UART_RPi:BUART:tx_parity_bit\)
	OR (not \UART_RPi:BUART:tx_bitclk\ and \UART_RPi:BUART:tx_parity_bit\)
	OR (\UART_RPi:BUART:tx_state_2\ and \UART_RPi:BUART:tx_parity_bit\)
	OR (\UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:tx_parity_bit\));

\UART_RPi:BUART:rx_counter_load\ <= ((not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_3\ and not \UART_RPi:BUART:rx_state_2\));

\UART_RPi:BUART:rx_bitclk\\D\ <= ((not \UART_RPi:BUART:rx_count_3\ and not \UART_RPi:BUART:rx_count_2\ and not \UART_RPi:BUART:rx_count_1\ and not \UART_RPi:BUART:rx_count_0\ and not \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:rx_count_3\ and not \UART_RPi:BUART:rx_count_0\ and \UART_RPi:BUART:rx_count_2\ and \UART_RPi:BUART:rx_count_1\ and \UART_RPi:BUART:rx_count7_bit8_wire\));

\UART_RPi:BUART:rx_state_stop1_reg\\D\ <= (not \UART_RPi:BUART:rx_state_2\
	OR not \UART_RPi:BUART:rx_state_3\
	OR \UART_RPi:BUART:rx_state_0\
	OR \UART_RPi:BUART:rx_state_1\);

\UART_RPi:BUART:rx_status_4\ <= ((\UART_RPi:BUART:rx_load_fifo\ and \UART_RPi:BUART:rx_fifofull\));

\UART_RPi:BUART:rx_status_5\ <= ((\UART_RPi:BUART:rx_fifonotempty\ and \UART_RPi:BUART:rx_state_stop1_reg\));

\UART_RPi:BUART:rx_stop_bit_error\\D\ <= ((not Net_592 and not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_state_2\));

\UART_RPi:BUART:rx_parity_error_status\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_parity_error_pre\));

\UART_RPi:BUART:rx_load_fifo\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\));

\UART_RPi:BUART:rx_state_3\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_2\ and not \UART_RPi:BUART:rx_count_5\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_2\ and not \UART_RPi:BUART:rx_count_6\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_state_3\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_state_3\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_state_3\));

\UART_RPi:BUART:rx_state_2\\D\ <= ((not Net_592 and not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_3\ and not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_last\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_state_2\));

\UART_RPi:BUART:rx_state_1\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_1\));

\UART_RPi:BUART:rx_state_0\\D\ <= ((not Net_592 and not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_2\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_count_6\ and \UART_RPi:BUART:rx_count_5\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_count7_bit8_wire\ and \UART_RPi:BUART:rx_state_0\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_state_3\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_state_0\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_state_2\));

\UART_RPi:BUART:rx_last\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and Net_592));

\UART_RPi:BUART:rx_address_detected\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_address_detected\));

\UART_RPi:BUART:rx_count7_bit8\\D\ <= ((not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_count7_bit8_wire\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_count7_tc\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_count7_tc\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_count7_tc\)
	OR (not \UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_count7_tc\));

\UART_RPi:BUART:rx_parity_bit\\D\ <= ((not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (Net_592 and \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (not Net_592 and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_3\ and not \UART_RPi:BUART:rx_state_2\ and not \UART_RPi:BUART:rx_parity_bit\ and Net_592 and \UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_bitclk_enable\)
	OR (not \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (\UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (\UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (\UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_parity_bit\));

\UART_RPi:BUART:rx_parity_error_pre\\D\ <= ((not Net_592 and not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_parity_bit\)
	OR (not \UART_RPi:BUART:reset_reg\ and not \UART_RPi:BUART:rx_state_1\ and not \UART_RPi:BUART:rx_state_0\ and not \UART_RPi:BUART:rx_state_2\ and not \UART_RPi:BUART:rx_parity_bit\ and Net_592 and \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_state_3\)
	OR (not \UART_RPi:BUART:rx_bitclk_enable\ and \UART_RPi:BUART:rx_parity_error_pre\)
	OR (\UART_RPi:BUART:rx_state_0\ and \UART_RPi:BUART:rx_parity_error_pre\)
	OR (\UART_RPi:BUART:rx_state_1\ and \UART_RPi:BUART:rx_parity_error_pre\)
	OR (\UART_RPi:BUART:reset_reg\ and \UART_RPi:BUART:rx_parity_error_pre\)
	OR (Net_592 and \UART_RPi:BUART:rx_parity_error_pre\)
	OR (not \UART_RPi:BUART:rx_state_2\ and \UART_RPi:BUART:rx_parity_error_pre\)
	OR (\UART_RPi:BUART:rx_state_3\ and \UART_RPi:BUART:rx_parity_error_pre\));

\TB9051_QD1:Cnt16:CounterUDB:reload\ <= (\TB9051_QD1:Cnt16:CounterUDB:overflow\
	OR \TB9051_QD1:Cnt16:CounterUDB:status_1\
	OR \TB9051_QD1:Net_1260\);

\TB9051_QD1:Cnt16:CounterUDB:status_0\ <= ((not \TB9051_QD1:Cnt16:CounterUDB:prevCompare\ and \TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\));

\TB9051_QD1:Cnt16:CounterUDB:status_2\ <= ((not \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\ and \TB9051_QD1:Cnt16:CounterUDB:overflow\));

\TB9051_QD1:Cnt16:CounterUDB:status_3\ <= ((not \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\ and \TB9051_QD1:Cnt16:CounterUDB:status_1\));

\TB9051_QD1:Cnt16:CounterUDB:count_enable\ <= ((not \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\ and \TB9051_QD1:Cnt16:CounterUDB:control_7\ and \TB9051_QD1:Net_1203\));

\TB9051_QD1:Cnt16:CounterUDB:reload_tc\ <= (\TB9051_QD1:Cnt16:CounterUDB:status_1\
	OR \TB9051_QD1:Cnt16:CounterUDB:overflow\);

\TB9051_QD1:bQuadDec:quad_A_filt\\D\ <= ((\TB9051_QD1:bQuadDec:quad_A_delayed_0\ and \TB9051_QD1:bQuadDec:quad_A_delayed_1\ and \TB9051_QD1:bQuadDec:quad_A_delayed_2\)
	OR (\TB9051_QD1:bQuadDec:quad_A_delayed_2\ and \TB9051_QD1:bQuadDec:quad_A_filt\)
	OR (\TB9051_QD1:bQuadDec:quad_A_delayed_1\ and \TB9051_QD1:bQuadDec:quad_A_filt\)
	OR (\TB9051_QD1:bQuadDec:quad_A_delayed_0\ and \TB9051_QD1:bQuadDec:quad_A_filt\));

\TB9051_QD1:bQuadDec:quad_B_filt\\D\ <= ((\TB9051_QD1:bQuadDec:quad_B_delayed_0\ and \TB9051_QD1:bQuadDec:quad_B_delayed_1\ and \TB9051_QD1:bQuadDec:quad_B_delayed_2\)
	OR (\TB9051_QD1:bQuadDec:quad_B_delayed_2\ and \TB9051_QD1:bQuadDec:quad_B_filt\)
	OR (\TB9051_QD1:bQuadDec:quad_B_delayed_1\ and \TB9051_QD1:bQuadDec:quad_B_filt\)
	OR (\TB9051_QD1:bQuadDec:quad_B_delayed_0\ and \TB9051_QD1:bQuadDec:quad_B_filt\));

\TB9051_QD1:bQuadDec:state_3\\D\ <= ((not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:quad_B_filt\));

\TB9051_QD1:bQuadDec:state_2\\D\ <= ((\TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (\TB9051_QD1:Net_1260\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (\TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (\TB9051_QD1:Net_1260\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (\TB9051_QD1:Net_1260\ and \TB9051_QD1:bQuadDec:error\));

\TB9051_QD1:bQuadDec:state_1\\D\ <= ((not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_A_filt\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:error\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:state_1\));

\TB9051_QD1:bQuadDec:state_0\\D\ <= ((not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_B_filt\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:error\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:state_0\));

\TB9051_QD1:Net_1251\\D\ <= ((not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:Net_1251\ and \TB9051_QD1:bQuadDec:error\)
	OR (not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_B_filt\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:Net_1251\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:Net_1251\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:Net_1251\ and \TB9051_QD1:bQuadDec:quad_B_filt\)
	OR (not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:Net_1251\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:Net_1251\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:Net_1251\ and \TB9051_QD1:bQuadDec:quad_B_filt\));

\TB9051_QD1:Net_1203\\D\ <= ((not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:Net_1203\ and \TB9051_QD1:bQuadDec:error\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_A_filt\ and \TB9051_QD1:bQuadDec:quad_B_filt\ and \TB9051_QD1:bQuadDec:state_1\)
	OR (not \TB9051_QD1:Net_1260\ and not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:quad_B_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and \TB9051_QD1:bQuadDec:state_0\)
	OR (not \TB9051_QD1:bQuadDec:quad_A_filt\ and not \TB9051_QD1:bQuadDec:error\ and not \TB9051_QD1:bQuadDec:state_1\ and not \TB9051_QD1:bQuadDec:state_0\ and \TB9051_QD1:bQuadDec:quad_B_filt\));

\TB9051_QD1:Net_530\ <= ((not \TB9051_QD1:Net_1264\ and \TB9051_QD1:Net_1275\ and \TB9051_QD1:Net_1251\));

\TB9051_QD1:Net_611\ <= ((not \TB9051_QD1:Net_1251\ and not \TB9051_QD1:Net_1264\ and \TB9051_QD1:Net_1275\));

\QD1_Timer:TimerUDB:status_tc\ <= ((\QD1_Timer:TimerUDB:control_7\ and \QD1_Timer:TimerUDB:per_zero\));

\US_Timer:TimerUDB:status_tc\ <= ((\US_Timer:TimerUDB:control_7\ and \US_Timer:TimerUDB:per_zero\));

\TB9051_QD2:Cnt16:CounterUDB:reload\ <= (\TB9051_QD2:Cnt16:CounterUDB:overflow\
	OR \TB9051_QD2:Cnt16:CounterUDB:status_1\
	OR \TB9051_QD2:Net_1260\);

\TB9051_QD2:Cnt16:CounterUDB:status_0\ <= ((not \TB9051_QD2:Cnt16:CounterUDB:prevCompare\ and \TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\));

\TB9051_QD2:Cnt16:CounterUDB:status_2\ <= ((not \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\ and \TB9051_QD2:Cnt16:CounterUDB:overflow\));

\TB9051_QD2:Cnt16:CounterUDB:status_3\ <= ((not \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\ and \TB9051_QD2:Cnt16:CounterUDB:status_1\));

\TB9051_QD2:Cnt16:CounterUDB:count_enable\ <= ((not \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\ and \TB9051_QD2:Cnt16:CounterUDB:control_7\ and \TB9051_QD2:Net_1203\));

\TB9051_QD2:Cnt16:CounterUDB:reload_tc\ <= (\TB9051_QD2:Cnt16:CounterUDB:status_1\
	OR \TB9051_QD2:Cnt16:CounterUDB:overflow\);

\TB9051_QD2:bQuadDec:quad_A_filt\\D\ <= ((\TB9051_QD2:bQuadDec:quad_A_delayed_0\ and \TB9051_QD2:bQuadDec:quad_A_delayed_1\ and \TB9051_QD2:bQuadDec:quad_A_delayed_2\)
	OR (\TB9051_QD2:bQuadDec:quad_A_delayed_2\ and \TB9051_QD2:bQuadDec:quad_A_filt\)
	OR (\TB9051_QD2:bQuadDec:quad_A_delayed_1\ and \TB9051_QD2:bQuadDec:quad_A_filt\)
	OR (\TB9051_QD2:bQuadDec:quad_A_delayed_0\ and \TB9051_QD2:bQuadDec:quad_A_filt\));

\TB9051_QD2:bQuadDec:quad_B_filt\\D\ <= ((\TB9051_QD2:bQuadDec:quad_B_delayed_0\ and \TB9051_QD2:bQuadDec:quad_B_delayed_1\ and \TB9051_QD2:bQuadDec:quad_B_delayed_2\)
	OR (\TB9051_QD2:bQuadDec:quad_B_delayed_2\ and \TB9051_QD2:bQuadDec:quad_B_filt\)
	OR (\TB9051_QD2:bQuadDec:quad_B_delayed_1\ and \TB9051_QD2:bQuadDec:quad_B_filt\)
	OR (\TB9051_QD2:bQuadDec:quad_B_delayed_0\ and \TB9051_QD2:bQuadDec:quad_B_filt\));

\TB9051_QD2:bQuadDec:state_3\\D\ <= ((not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:quad_B_filt\));

\TB9051_QD2:bQuadDec:state_2\\D\ <= ((\TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (\TB9051_QD2:Net_1260\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (\TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (\TB9051_QD2:Net_1260\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (\TB9051_QD2:Net_1260\ and \TB9051_QD2:bQuadDec:error\));

\TB9051_QD2:bQuadDec:state_1\\D\ <= ((not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_A_filt\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:error\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:state_1\));

\TB9051_QD2:bQuadDec:state_0\\D\ <= ((not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_B_filt\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:error\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:state_0\));

\TB9051_QD2:Net_1251\\D\ <= ((not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:Net_1251\ and \TB9051_QD2:bQuadDec:error\)
	OR (not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_B_filt\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:Net_1251\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:Net_1251\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:Net_1251\ and \TB9051_QD2:bQuadDec:quad_B_filt\)
	OR (not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:Net_1251\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:Net_1251\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:Net_1251\ and \TB9051_QD2:bQuadDec:quad_B_filt\));

\TB9051_QD2:Net_1203\\D\ <= ((not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:Net_1203\ and \TB9051_QD2:bQuadDec:error\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_A_filt\ and \TB9051_QD2:bQuadDec:quad_B_filt\ and \TB9051_QD2:bQuadDec:state_1\)
	OR (not \TB9051_QD2:Net_1260\ and not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:quad_B_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and \TB9051_QD2:bQuadDec:state_0\)
	OR (not \TB9051_QD2:bQuadDec:quad_A_filt\ and not \TB9051_QD2:bQuadDec:error\ and not \TB9051_QD2:bQuadDec:state_1\ and not \TB9051_QD2:bQuadDec:state_0\ and \TB9051_QD2:bQuadDec:quad_B_filt\));

\TB9051_QD2:Net_530\ <= ((not \TB9051_QD2:Net_1264\ and \TB9051_QD2:Net_1275\ and \TB9051_QD2:Net_1251\));

\TB9051_QD2:Net_611\ <= ((not \TB9051_QD2:Net_1251\ and not \TB9051_QD2:Net_1264\ and \TB9051_QD2:Net_1275\));

Net_741_1D <= ((not Net_741_1 and Net_740 and Net_741_0)
	OR (not Net_741_0 and Net_741_1)
	OR (not Net_740 and Net_741_1));

Net_741_0D <= ((not Net_741_0 and Net_740)
	OR (not Net_740 and Net_741_0));

Net_714 <= ((not Net_741_1 and not Net_741_0 and Net_740)
	OR (Net_741_1 and Net_740 and Net_741_0));

Net_716 <= ((not Net_741_1 and Net_740));

Net_718 <= ((not Net_741_0 and Net_741_1 and Net_740)
	OR (not Net_741_1 and Net_740 and Net_741_0));

Net_720 <= ((Net_741_1 and Net_740));

STP_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a3978cb-991f-451e-9e21-328f01749f6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_720,
		fb=>(tmpFB_0__STP_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__STP_3_net_0),
		siovref=>(tmpSIOVREF__STP_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STP_3_net_0);
STP_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67c5c48f-6517-4ee4-8bea-db0e79f7de52",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_718,
		fb=>(tmpFB_0__STP_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__STP_2_net_0),
		siovref=>(tmpSIOVREF__STP_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STP_2_net_0);
STP_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b7051a42-c861-4cf9-8745-69b6883a60e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_716,
		fb=>(tmpFB_0__STP_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__STP_1_net_0),
		siovref=>(tmpSIOVREF__STP_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STP_1_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6987fb41-99dd-4d8d-8e47-a5269baa704c",
		source_clock_id=>"",
		divisor=>0,
		period=>"33333333333333.3",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_699,
		dig_domain_out=>open);
STP_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_714,
		fb=>(tmpFB_0__STP_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__STP_0_net_0),
		siovref=>(tmpSIOVREF__STP_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STP_0_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_140,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bfc6b4ca-de07-4095-9e2d-d21f13ea0534",
		source_clock_id=>"",
		divisor=>0,
		period=>"3125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_137,
		dig_domain_out=>open);
TB_PWM1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81ee2d63-07a7-4990-8552-2fabea4ad505",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_239,
		fb=>(tmpFB_0__TB_PWM1_net_0),
		analog=>(open),
		io=>(tmpIO_0__TB_PWM1_net_0),
		siovref=>(tmpSIOVREF__TB_PWM1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TB_PWM1_net_0);
TB_PWM2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"de0d800f-7be0-427a-aec0-5326180f51be",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_240,
		fb=>(tmpFB_0__TB_PWM2_net_0),
		analog=>(open),
		io=>(tmpIO_0__TB_PWM2_net_0),
		siovref=>(tmpSIOVREF__TB_PWM2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TB_PWM2_net_0);
\TB9051_EN:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\TB9051_EN:control_7\, \TB9051_EN:control_6\, \TB9051_EN:control_5\, \TB9051_EN:control_4\,
			\TB9051_EN:control_3\, \TB9051_EN:control_2\, Net_241, Net_251));
TB_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"253c2679-e5a3-4b24-b99f-0557f0fe5c47",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_251,
		fb=>(tmpFB_0__TB_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TB_EN_net_0),
		siovref=>(tmpSIOVREF__TB_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TB_EN_net_0);
TB_ENB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71c335cb-c81a-4780-81e3-2360a40fd759",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_241,
		fb=>(tmpFB_0__TB_ENB_net_0),
		analog=>(open),
		io=>(tmpIO_0__TB_ENB_net_0),
		siovref=>(tmpSIOVREF__TB_ENB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TB_ENB_net_0);
\QuadPWM:PwmDatapath:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0010000001110000110010000101000111011100110100011101110001010001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111011000000000000000000000000000000000000000000000",
		d0_init=>"11111111",
		d1_init=>"11111111",
		a0_init=>"11111111",
		a1_init=>"11111111",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_137,
		cs_addr=>(zero, \QuadPWM:toggle_1\, \QuadPWM:toggle_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadPWM:ce0\,
		cl0=>open,
		z0=>open,
		ff0=>\QuadPWM:ff0\,
		ce1=>\QuadPWM:ce1\,
		cl1=>open,
		z1=>open,
		ff1=>\QuadPWM:ff1\,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
TB_PWM3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"380a8f06-352c-47cc-bac2-226c71cfd8fa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_282,
		fb=>(tmpFB_0__TB_PWM3_net_0),
		analog=>(open),
		io=>(tmpIO_0__TB_PWM3_net_0),
		siovref=>(tmpSIOVREF__TB_PWM3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TB_PWM3_net_0);
TB_PWM4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4f2c3a5c-f844-4d7e-a74d-ec53f612ac76",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_283,
		fb=>(tmpFB_0__TB_PWM4_net_0),
		analog=>(open),
		io=>(tmpIO_0__TB_PWM4_net_0),
		siovref=>(tmpSIOVREF__TB_PWM4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TB_PWM4_net_0);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15c57f2e-8b36-402d-915c-8a3a71530a51/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\US_L:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\US_L:control_7\, \US_L:control_6\, \US_L:control_5\, \US_L:control_4\,
			\US_L:control_3\, \US_L:control_2\, \US_L:control_1\, Net_192));
rxDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_636,
		trq=>zero,
		nrq=>Net_601);
RPi_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_592,
		analog=>(open),
		io=>(tmpIO_0__RPi_RX_net_0),
		siovref=>(tmpSIOVREF__RPi_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RPi_RX_net_0);
RPi_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_596,
		fb=>(tmpFB_0__RPi_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__RPi_Tx_net_0),
		siovref=>(tmpSIOVREF__RPi_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RPi_Tx_net_0);
Trig_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"23c0ac24-8d1d-4006-88e3-d5f9d3d98889",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_244,
		fb=>(tmpFB_0__Trig_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trig_R_net_0),
		siovref=>(tmpSIOVREF__Trig_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trig_R_net_0);
Trig_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68924d92-d1e9-4aab-a597-fdb398c5dbe2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>Net_192,
		fb=>(tmpFB_0__Trig_L_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trig_L_net_0),
		siovref=>(tmpSIOVREF__Trig_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trig_L_net_0);
Echo_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_218,
		analog=>(open),
		io=>(tmpIO_0__Echo_R_net_0),
		siovref=>(tmpSIOVREF__Echo_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_R_net_0);
Echo_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06ffafb9-0bcb-4b73-a46d-d91fa1ce681b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_196,
		analog=>(open),
		io=>(tmpIO_0__Echo_L_net_0),
		siovref=>(tmpSIOVREF__Echo_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_L_net_0);
E_L:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_188);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"35f8ab28-f991-41a6-91f9-be8ee698e6dd",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_378,
		dig_domain_out=>open);
\Timer_L:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_378,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\Timer_L:TimerUDB:ClockOutFromEnBlock\);
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_378,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\Timer_L:TimerUDB:Clk_Ctl_i\);
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_L:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_L:TimerUDB:control_7\, \Timer_L:TimerUDB:control_6\, \Timer_L:TimerUDB:control_5\, \Timer_L:TimerUDB:control_4\,
			\Timer_L:TimerUDB:control_3\, \Timer_L:TimerUDB:control_2\, \Timer_L:TimerUDB:control_1\, \Timer_L:TimerUDB:control_0\));
\Timer_L:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_366,
		clock=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_L:TimerUDB:status_3\,
			\Timer_L:TimerUDB:status_2\, \Timer_L:TimerUDB:capt_fifo_load\, \Timer_L:TimerUDB:status_tc\),
		interrupt=>\Timer_L:Net_55\);
\Timer_L:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_366, \Timer_L:TimerUDB:control_7\, \Timer_L:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_L:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_L:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_L:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_L:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_L:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_L:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_L:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_L:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_L:TimerUDB:sT24:timerdp:cap0_1\, \Timer_L:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_L:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_L:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_366, \Timer_L:TimerUDB:control_7\, \Timer_L:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_L:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_L:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_L:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_L:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_L:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_L:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_L:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_L:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_L:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_L:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_L:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_L:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_L:TimerUDB:sT24:timerdp:cap0_1\, \Timer_L:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_L:TimerUDB:sT24:timerdp:cap1_1\, \Timer_L:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_L:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_L:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_L:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_366, \Timer_L:TimerUDB:control_7\, \Timer_L:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_L:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_L:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_L:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_L:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_L:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_L:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_L:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_L:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_L:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_L:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_L:TimerUDB:sT24:timerdp:cap1_1\, \Timer_L:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_L:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_139,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_1:bus_clk\,
		scl_in=>\I2C_1:Net_1109_0\,
		sda_in=>\I2C_1:Net_1109_1\,
		scl_out=>\I2C_1:Net_643_0\,
		sda_out=>\I2C_1:sda_x_wire\,
		interrupt=>\I2C_1:Net_697\);
\I2C_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c22dc5ff-d561-4709-b43c-f9e12daa981d/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:bus_clk\,
		dig_domain_out=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_0\,
		oe=>tmpOE__STP_3_net_0,
		y=>Net_140,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>tmpOE__STP_3_net_0,
		y=>Net_139,
		yfb=>\I2C_1:Net_1109_1\);
RXcmplt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_601);
\Timer_R:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_220,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\Timer_R:TimerUDB:ClockOutFromEnBlock\);
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_220,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\Timer_R:TimerUDB:Clk_Ctl_i\);
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_R:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_R:TimerUDB:control_7\, \Timer_R:TimerUDB:control_6\, \Timer_R:TimerUDB:control_5\, \Timer_R:TimerUDB:control_4\,
			\Timer_R:TimerUDB:control_3\, \Timer_R:TimerUDB:control_2\, \Timer_R:TimerUDB:control_1\, \Timer_R:TimerUDB:control_0\));
\Timer_R:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_223,
		clock=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_R:TimerUDB:status_3\,
			\Timer_R:TimerUDB:status_2\, \Timer_R:TimerUDB:capt_fifo_load\, \Timer_R:TimerUDB:status_tc\),
		interrupt=>\Timer_R:Net_55\);
\Timer_R:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_223, \Timer_R:TimerUDB:control_7\, \Timer_R:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_R:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_R:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_R:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_R:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_R:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_R:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_R:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_R:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_R:TimerUDB:sT24:timerdp:cap0_1\, \Timer_R:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_R:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_R:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_223, \Timer_R:TimerUDB:control_7\, \Timer_R:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_R:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_R:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_R:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_R:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_R:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_R:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_R:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_R:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_R:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_R:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_R:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_R:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_R:TimerUDB:sT24:timerdp:cap0_1\, \Timer_R:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_R:TimerUDB:sT24:timerdp:cap1_1\, \Timer_R:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_R:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_R:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_R:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_223, \Timer_R:TimerUDB:control_7\, \Timer_R:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_R:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_R:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_R:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_R:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_R:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_R:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_R:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_R:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_R:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_R:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_R:TimerUDB:sT24:timerdp:cap1_1\, \Timer_R:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_R:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
E_R:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_219);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff601db3-57c2-4e65-a794-afdb158d6312",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_220,
		dig_domain_out=>open);
\US_R:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\US_R:control_7\, \US_R:control_6\, \US_R:control_5\, \US_R:control_4\,
			\US_R:control_3\, \US_R:control_2\, \US_R:control_1\, Net_244));
\UART_RPi:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_599);
\UART_RPi:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_RPi:Net_9\,
		dig_domain_out=>open);
\UART_RPi:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_636);
\UART_RPi:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_RPi:Net_9\,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\UART_RPi:BUART:clock_op\);
\UART_RPi:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RPi:BUART:reset_reg\,
		clk=>\UART_RPi:BUART:clock_op\,
		cs_addr=>(\UART_RPi:BUART:tx_state_1\, \UART_RPi:BUART:tx_state_0\, \UART_RPi:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RPi:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_RPi:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_RPi:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RPi:BUART:reset_reg\,
		clk=>\UART_RPi:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_RPi:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_RPi:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_RPi:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_RPi:BUART:sc_out_7\, \UART_RPi:BUART:sc_out_6\, \UART_RPi:BUART:sc_out_5\, \UART_RPi:BUART:sc_out_4\,
			\UART_RPi:BUART:sc_out_3\, \UART_RPi:BUART:sc_out_2\, \UART_RPi:BUART:sc_out_1\, \UART_RPi:BUART:sc_out_0\));
\UART_RPi:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RPi:BUART:reset_reg\,
		clock=>\UART_RPi:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_RPi:BUART:tx_fifo_notfull\,
			\UART_RPi:BUART:tx_status_2\, \UART_RPi:BUART:tx_fifo_empty\, \UART_RPi:BUART:tx_status_0\),
		interrupt=>Net_599);
\UART_RPi:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RPi:BUART:reset_reg\,
		clk=>\UART_RPi:BUART:clock_op\,
		cs_addr=>(\UART_RPi:BUART:rx_state_1\, \UART_RPi:BUART:rx_state_0\, \UART_RPi:BUART:rx_bitclk_enable\),
		route_si=>Net_592,
		route_ci=>zero,
		f0_load=>\UART_RPi:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_RPi:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_RPi:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RPi:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_RPi:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_RPi:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_RPi:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_RPi:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RPi:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110101",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_RPi:BUART:clock_op\,
		reset=>\UART_RPi:BUART:reset_reg\,
		load=>\UART_RPi:BUART:rx_counter_load\,
		enable=>tmpOE__STP_3_net_0,
		count=>(\UART_RPi:BUART:rx_count_6\, \UART_RPi:BUART:rx_count_5\, \UART_RPi:BUART:rx_count_4\, \UART_RPi:BUART:rx_count_3\,
			\UART_RPi:BUART:rx_count_2\, \UART_RPi:BUART:rx_count_1\, \UART_RPi:BUART:rx_count_0\),
		tc=>\UART_RPi:BUART:rx_count7_tc\);
\UART_RPi:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RPi:BUART:reset_reg\,
		clock=>\UART_RPi:BUART:clock_op\,
		status=>(zero, \UART_RPi:BUART:rx_status_5\, \UART_RPi:BUART:rx_status_4\, \UART_RPi:BUART:rx_status_3\,
			\UART_RPi:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_636);
\TB9051_QD1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_335,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\TB9051_QD1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_335,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\TB9051_QD1:Cnt16:CounterUDB:Clk_Ctl_i\);
\TB9051_QD1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TB9051_QD1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\TB9051_QD1:Cnt16:CounterUDB:control_7\, \TB9051_QD1:Cnt16:CounterUDB:control_6\, \TB9051_QD1:Cnt16:CounterUDB:control_5\, \TB9051_QD1:Cnt16:CounterUDB:control_4\,
			\TB9051_QD1:Cnt16:CounterUDB:control_3\, \TB9051_QD1:Cnt16:CounterUDB:control_2\, \TB9051_QD1:Cnt16:CounterUDB:control_1\, \TB9051_QD1:Cnt16:CounterUDB:control_0\));
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\TB9051_QD1:Net_1260\,
		clock=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\TB9051_QD1:Cnt16:CounterUDB:status_6\, \TB9051_QD1:Cnt16:CounterUDB:status_5\, zero, \TB9051_QD1:Cnt16:CounterUDB:status_3\,
			\TB9051_QD1:Cnt16:CounterUDB:status_2\, \TB9051_QD1:Cnt16:CounterUDB:status_1\, \TB9051_QD1:Cnt16:CounterUDB:status_0\),
		interrupt=>\TB9051_QD1:Cnt16:Net_43\);
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\TB9051_QD1:Net_1251\, \TB9051_QD1:Cnt16:CounterUDB:count_enable\, \TB9051_QD1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\TB9051_QD1:Cnt16:CounterUDB:nc16\,
		cl0=>\TB9051_QD1:Cnt16:CounterUDB:nc17\,
		z0=>\TB9051_QD1:Cnt16:CounterUDB:nc1\,
		ff0=>\TB9051_QD1:Cnt16:CounterUDB:nc10\,
		ce1=>\TB9051_QD1:Cnt16:CounterUDB:nc2\,
		cl1=>\TB9051_QD1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TB9051_QD1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\TB9051_QD1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\TB9051_QD1:Net_1251\, \TB9051_QD1:Cnt16:CounterUDB:count_enable\, \TB9051_QD1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\TB9051_QD1:Cnt16:CounterUDB:per_equal\,
		cl0=>\TB9051_QD1:Cnt16:CounterUDB:nc43\,
		z0=>\TB9051_QD1:Cnt16:CounterUDB:status_1\,
		ff0=>\TB9051_QD1:Cnt16:CounterUDB:overflow\,
		ce1=>\TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\TB9051_QD1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TB9051_QD1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\TB9051_QD1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TB9051_QD1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_335,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\TB9051_QD1:bQuadDec:sync_clock\);
\TB9051_QD1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_405,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_A_delayed_0\);
\TB9051_QD1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:quad_A_delayed_0\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_A_delayed_1\);
\TB9051_QD1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:quad_A_delayed_1\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_A_delayed_2\);
\TB9051_QD1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_654,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_B_delayed_0\);
\TB9051_QD1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:quad_B_delayed_0\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_B_delayed_1\);
\TB9051_QD1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:quad_B_delayed_1\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_B_delayed_2\);
\TB9051_QD1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\TB9051_QD1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \TB9051_QD1:bQuadDec:error\,
			\TB9051_QD1:Net_1260\, \TB9051_QD1:Net_611\, \TB9051_QD1:Net_530\),
		interrupt=>Net_556);
Quad1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"616eae7b-0936-4214-aa3b-77fcc1d0254c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_405,
		analog=>(open),
		io=>(tmpIO_0__Quad1A_net_0),
		siovref=>(tmpSIOVREF__Quad1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Quad1A_net_0);
Quad1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7bcb319-c955-4515-8d82-8275e91244d3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_654,
		analog=>(open),
		io=>(tmpIO_0__Quad1B_net_0),
		siovref=>(tmpSIOVREF__Quad1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Quad1B_net_0);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8665670e-f4e4-4297-946a-434ccb44d44b",
		source_clock_id=>"",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_335,
		dig_domain_out=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\QD1_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_309,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\);
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_309,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\QD1_Timer:TimerUDB:Clk_Ctl_i\);
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QD1_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\QD1_Timer:TimerUDB:control_7\, \QD1_Timer:TimerUDB:control_6\, \QD1_Timer:TimerUDB:control_5\, \QD1_Timer:TimerUDB:control_4\,
			\QD1_Timer:TimerUDB:control_3\, \QD1_Timer:TimerUDB:control_2\, \QD1_Timer:TimerUDB:control_1\, \QD1_Timer:TimerUDB:control_0\));
\QD1_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_315,
		clock=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \QD1_Timer:TimerUDB:status_3\,
			\QD1_Timer:TimerUDB:status_2\, zero, \QD1_Timer:TimerUDB:status_tc\),
		interrupt=>\QD1_Timer:Net_55\);
\QD1_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_315, \QD1_Timer:TimerUDB:control_7\, \QD1_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\QD1_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QD1_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\QD1_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QD1_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\QD1_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cap0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\QD1_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QD1_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_315, \QD1_Timer:TimerUDB:control_7\, \QD1_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\QD1_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QD1_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\QD1_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QD1_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\QD1_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\QD1_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\QD1_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\QD1_Timer:TimerUDB:sT24:timerdp:cap0_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\QD1_Timer:TimerUDB:sT24:timerdp:cap1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\QD1_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\QD1_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QD1_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_315, \QD1_Timer:TimerUDB:control_7\, \QD1_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\QD1_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QD1_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\QD1_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QD1_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\QD1_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QD1_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\QD1_Timer:TimerUDB:sT24:timerdp:cap1_1\, \QD1_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\QD1_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\US_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\US_Timer:TimerUDB:ClockOutFromEnBlock\);
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\US_Timer:TimerUDB:Clk_Ctl_i\);
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\US_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\US_Timer:TimerUDB:control_7\, \US_Timer:TimerUDB:control_6\, \US_Timer:TimerUDB:control_5\, \US_Timer:TimerUDB:control_4\,
			\US_Timer:TimerUDB:control_3\, \US_Timer:TimerUDB:control_2\, \US_Timer:TimerUDB:control_1\, \US_Timer:TimerUDB:control_0\));
\US_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_304,
		clock=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \US_Timer:TimerUDB:status_3\,
			\US_Timer:TimerUDB:status_2\, zero, \US_Timer:TimerUDB:status_tc\),
		interrupt=>\US_Timer:Net_55\);
\US_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_304, \US_Timer:TimerUDB:control_7\, \US_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\US_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\US_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\US_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\US_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\US_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\US_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\US_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\US_Timer:TimerUDB:sT24:timerdp:cap0_1\, \US_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\US_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\US_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_304, \US_Timer:TimerUDB:control_7\, \US_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\US_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\US_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\US_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\US_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\US_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\US_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\US_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\US_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\US_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\US_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\US_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\US_Timer:TimerUDB:sT24:timerdp:cap0_1\, \US_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\US_Timer:TimerUDB:sT24:timerdp:cap1_1\, \US_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\US_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\US_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\US_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_304, \US_Timer:TimerUDB:control_7\, \US_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\US_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\US_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\US_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\US_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\US_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\US_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\US_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\US_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \US_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\US_Timer:TimerUDB:sT24:timerdp:cap1_1\, \US_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\US_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
US_Trig:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_304);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"63bae1cf-fca4-4faa-bee4-8ebf8f128a9f",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_309,
		dig_domain_out=>open);
QD1_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_315);
\TB9051_QD2:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_335,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\TB9051_QD2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_335,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\TB9051_QD2:Cnt16:CounterUDB:Clk_Ctl_i\);
\TB9051_QD2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TB9051_QD2:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\TB9051_QD2:Cnt16:CounterUDB:control_7\, \TB9051_QD2:Cnt16:CounterUDB:control_6\, \TB9051_QD2:Cnt16:CounterUDB:control_5\, \TB9051_QD2:Cnt16:CounterUDB:control_4\,
			\TB9051_QD2:Cnt16:CounterUDB:control_3\, \TB9051_QD2:Cnt16:CounterUDB:control_2\, \TB9051_QD2:Cnt16:CounterUDB:control_1\, \TB9051_QD2:Cnt16:CounterUDB:control_0\));
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\TB9051_QD2:Net_1260\,
		clock=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\TB9051_QD2:Cnt16:CounterUDB:status_6\, \TB9051_QD2:Cnt16:CounterUDB:status_5\, zero, \TB9051_QD2:Cnt16:CounterUDB:status_3\,
			\TB9051_QD2:Cnt16:CounterUDB:status_2\, \TB9051_QD2:Cnt16:CounterUDB:status_1\, \TB9051_QD2:Cnt16:CounterUDB:status_0\),
		interrupt=>\TB9051_QD2:Cnt16:Net_43\);
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\TB9051_QD2:Net_1251\, \TB9051_QD2:Cnt16:CounterUDB:count_enable\, \TB9051_QD2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\TB9051_QD2:Cnt16:CounterUDB:nc16\,
		cl0=>\TB9051_QD2:Cnt16:CounterUDB:nc17\,
		z0=>\TB9051_QD2:Cnt16:CounterUDB:nc1\,
		ff0=>\TB9051_QD2:Cnt16:CounterUDB:nc10\,
		ce1=>\TB9051_QD2:Cnt16:CounterUDB:nc2\,
		cl1=>\TB9051_QD2:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TB9051_QD2:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\TB9051_QD2:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\TB9051_QD2:Net_1251\, \TB9051_QD2:Cnt16:CounterUDB:count_enable\, \TB9051_QD2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\TB9051_QD2:Cnt16:CounterUDB:per_equal\,
		cl0=>\TB9051_QD2:Cnt16:CounterUDB:nc43\,
		z0=>\TB9051_QD2:Cnt16:CounterUDB:status_1\,
		ff0=>\TB9051_QD2:Cnt16:CounterUDB:overflow\,
		ce1=>\TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\TB9051_QD2:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TB9051_QD2:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\TB9051_QD2:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TB9051_QD2:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_335,
		enable=>tmpOE__STP_3_net_0,
		clock_out=>\TB9051_QD2:bQuadDec:sync_clock\);
\TB9051_QD2:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_338,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_A_delayed_0\);
\TB9051_QD2:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:quad_A_delayed_0\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_A_delayed_1\);
\TB9051_QD2:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:quad_A_delayed_1\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_A_delayed_2\);
\TB9051_QD2:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_339,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_B_delayed_0\);
\TB9051_QD2:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:quad_B_delayed_0\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_B_delayed_1\);
\TB9051_QD2:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:quad_B_delayed_1\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_B_delayed_2\);
\TB9051_QD2:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\TB9051_QD2:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \TB9051_QD2:bQuadDec:error\,
			\TB9051_QD2:Net_1260\, \TB9051_QD2:Net_611\, \TB9051_QD2:Net_530\),
		interrupt=>Net_337);
Quad2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4a5c346-31e7-46af-bd7e-ab1cbbe9e7da",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_338,
		analog=>(open),
		io=>(tmpIO_0__Quad2A_net_0),
		siovref=>(tmpSIOVREF__Quad2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Quad2A_net_0);
Quad2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d235888-4405-4967-82f3-f28312ff9b92",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__STP_3_net_0),
		y=>(zero),
		fb=>Net_339,
		analog=>(open),
		io=>(tmpIO_0__Quad2B_net_0),
		siovref=>(tmpSIOVREF__Quad2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__STP_3_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__STP_3_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Quad2B_net_0);
\BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Stepper_EN:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Stepper_EN:control_7\, \Stepper_EN:control_6\, \Stepper_EN:control_5\, \Stepper_EN:control_4\,
			\Stepper_EN:control_3\, \Stepper_EN:control_2\, \Stepper_EN:control_1\, Net_740));
Net_239:cy_dff
	PORT MAP(d=>Net_239D,
		clk=>Net_137,
		q=>Net_239);
Net_240:cy_dff
	PORT MAP(d=>Net_240D,
		clk=>Net_137,
		q=>Net_240);
\QuadPWM:toggle_1\:cy_dff
	PORT MAP(d=>\QuadPWM:MODULE_1:g2:a0:s_1\,
		clk=>Net_137,
		q=>\QuadPWM:toggle_1\);
\QuadPWM:toggle_0\:cy_dff
	PORT MAP(d=>\QuadPWM:MODULE_1:g2:a0:s_0\,
		clk=>Net_137,
		q=>\QuadPWM:toggle_0\);
Net_282:cy_dff
	PORT MAP(d=>Net_282D,
		clk=>Net_137,
		q=>Net_282);
Net_283:cy_dff
	PORT MAP(d=>Net_283D,
		clk=>Net_137,
		q=>Net_283);
\Timer_L:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_196,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_L:TimerUDB:capture_last\);
\Timer_L:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_L:TimerUDB:status_tc\,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_L:TimerUDB:tc_reg_i\);
\Timer_L:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_L:TimerUDB:control_7\,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_L:TimerUDB:hwEnable_reg\);
\Timer_L:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_L:TimerUDB:capt_fifo_load\,
		clk=>\Timer_L:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_188);
\Timer_R:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_218,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_R:TimerUDB:capture_last\);
\Timer_R:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_R:TimerUDB:status_tc\,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_R:TimerUDB:tc_reg_i\);
\Timer_R:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_R:TimerUDB:control_7\,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_R:TimerUDB:hwEnable_reg\);
\Timer_R:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_R:TimerUDB:capt_fifo_load\,
		clk=>\Timer_R:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_219);
\UART_RPi:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:reset_reg\);
\UART_RPi:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:txn\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:txn\);
\UART_RPi:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_state_1\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_state_1\);
\UART_RPi:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_state_0\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_state_0\);
\UART_RPi:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_state_2\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_state_2\);
Net_173:cy_dff
	PORT MAP(d=>Net_173D,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>Net_173);
\UART_RPi:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_bitclk\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_bitclk\);
\UART_RPi:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_ctrl_mark_last\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_ctrl_mark_last\);
\UART_RPi:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_mark\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_mark\);
\UART_RPi:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:tx_parity_bit\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:tx_parity_bit\);
\UART_RPi:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_state_1\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_state_1\);
\UART_RPi:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_state_0\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_state_0\);
\UART_RPi:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_load_fifo\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_load_fifo\);
\UART_RPi:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_state_3\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_state_3\);
\UART_RPi:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_state_2\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_state_2\);
\UART_RPi:BUART:rx_count7_bit8\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_count7_bit8\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_count7_bit8_wire\);
\UART_RPi:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_bitclk\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_bitclk_enable\);
\UART_RPi:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_state_stop1_reg\);
\UART_RPi:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_markspace_status\);
\UART_RPi:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_parity_error_status\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_status_2\);
\UART_RPi:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_status_3\);
\UART_RPi:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_addr_match_status\);
\UART_RPi:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_markspace_pre\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_markspace_pre\);
\UART_RPi:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_parity_error_pre\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_parity_error_pre\);
\UART_RPi:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_break_status\);
\UART_RPi:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_address_detected\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_address_detected\);
\UART_RPi:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_last\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_last\);
\UART_RPi:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RPi:BUART:rx_parity_bit\\D\,
		clk=>\UART_RPi:BUART:clock_op\,
		q=>\UART_RPi:BUART:rx_parity_bit\);
\TB9051_QD1:Net_1251\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Net_1251\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:Net_1251\);
\TB9051_QD1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Cnt16:CounterUDB:prevCapture\);
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Cnt16:CounterUDB:overflow\,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\);
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Cnt16:CounterUDB:status_1\,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\);
\TB9051_QD1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Cnt16:CounterUDB:reload_tc\,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Net_1275\);
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Cnt16:CounterUDB:prevCompare\);
\TB9051_QD1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Net_1264\);
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Net_1203\,
		clk=>\TB9051_QD1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\);
\TB9051_QD1:Net_1203\:cy_dff
	PORT MAP(d=>\TB9051_QD1:Net_1203\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:Net_1203\);
\TB9051_QD1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:quad_A_filt\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_A_filt\);
\TB9051_QD1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:quad_B_filt\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:quad_B_filt\);
\TB9051_QD1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:state_2\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:Net_1260\);
\TB9051_QD1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:state_3\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:error\);
\TB9051_QD1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:state_1\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:state_1\);
\TB9051_QD1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\TB9051_QD1:bQuadDec:state_0\\D\,
		clk=>\TB9051_QD1:bQuadDec:sync_clock\,
		q=>\TB9051_QD1:bQuadDec:state_0\);
\QD1_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\QD1_Timer:TimerUDB:capture_last\);
\QD1_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QD1_Timer:TimerUDB:status_tc\,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_315);
\QD1_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\QD1_Timer:TimerUDB:control_7\,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\QD1_Timer:TimerUDB:hwEnable_reg\);
\QD1_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QD1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\QD1_Timer:TimerUDB:capture_out_reg_i\);
\US_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\US_Timer:TimerUDB:capture_last\);
\US_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\US_Timer:TimerUDB:status_tc\,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_304);
\US_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\US_Timer:TimerUDB:control_7\,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\US_Timer:TimerUDB:hwEnable_reg\);
\US_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\US_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\US_Timer:TimerUDB:capture_out_reg_i\);
\TB9051_QD2:Net_1251\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Net_1251\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:Net_1251\);
\TB9051_QD2:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Cnt16:CounterUDB:prevCapture\);
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Cnt16:CounterUDB:overflow\,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\);
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Cnt16:CounterUDB:status_1\,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\);
\TB9051_QD2:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Cnt16:CounterUDB:reload_tc\,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Net_1275\);
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Cnt16:CounterUDB:prevCompare\);
\TB9051_QD2:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Net_1264\);
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Net_1203\,
		clk=>\TB9051_QD2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\);
\TB9051_QD2:Net_1203\:cy_dff
	PORT MAP(d=>\TB9051_QD2:Net_1203\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:Net_1203\);
\TB9051_QD2:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:quad_A_filt\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_A_filt\);
\TB9051_QD2:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:quad_B_filt\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:quad_B_filt\);
\TB9051_QD2:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:state_2\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:Net_1260\);
\TB9051_QD2:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:state_3\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:error\);
\TB9051_QD2:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:state_1\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:state_1\);
\TB9051_QD2:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\TB9051_QD2:bQuadDec:state_0\\D\,
		clk=>\TB9051_QD2:bQuadDec:sync_clock\,
		q=>\TB9051_QD2:bQuadDec:state_0\);
Net_741_1:cy_dff
	PORT MAP(d=>Net_741_1D,
		clk=>Net_699,
		q=>Net_741_1);
Net_741_0:cy_dff
	PORT MAP(d=>Net_741_0D,
		clk=>Net_699,
		q=>Net_741_0);

END R_T_L;
