<center>
    <h1 align="center">Acc8</h1>
    <h4 align="center">A Verilog exercise for 8-bit Counter on 7-Segment Display design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 26 July 2024<br>
        <strong>Last tested version:</strong> 0726
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

![w_en_0](./img/w_en_0.jpg)

![w_en_1_0](img/w_en_1_0.jpg)

![w_en_1_1](img/w_en_1_1.jpg)

![w_en_1_2](img/w_en_1_2.jpg)

![w_en_1_3](img/w_en_1_3.jpg)

![w_en_0_3](img/w_en_0_3.jpg)

![w_en_1_66](img/w_en_1_66.jpg)