vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_4/pro4_2_parity_det/pro4_2_parity_det.srcs/sources_1/new/parity_de.vhd"
vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_4/pro4_2_parity_det/pro4_2_parity_det.srcs/sim_1/new/parity_de_simulation.vhd"
verilog work "D:/vivado/Vivado/2013.3/data/verilog/src/glbl.v"
