[{"DBLP title": "A fast and high-capacity electromagnetic solution for highspeed IC design.", "DBLP authors": ["Houle Gan", "Dan Jiao"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397235", "OA papers": [{"PaperId": "https://openalex.org/W4250127423", "PaperTitle": "A fast and high-capacity electromagnetic solution for high- speed IC design", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Suyin Gan", "None Yaoge Jiao"]}]}, {"DBLP title": "Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method.", "DBLP authors": ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397236", "OA papers": [{"PaperId": "https://openalex.org/W4230899136", "PaperTitle": "Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["None Zhang Yi", "None Chengbin Li", "None Vivek Sarin", "N Shi"]}]}, {"DBLP title": "Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach.", "DBLP authors": ["Arun V. Sathanur", "Ritochit Chakraborty", "Vikram Jandhyala"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397237", "OA papers": [{"PaperId": "https://openalex.org/W3151874678", "PaperTitle": "Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seattle University": 1.5, "University of Washington": 1.5}, "Authors": ["Sathanur", "Chakraborty", "Jandhyala"]}]}, {"DBLP title": "Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip.", "DBLP authors": ["Zhonghai Lu", "Axel Jantsch"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397238", "OA papers": [{"PaperId": "https://openalex.org/W4247163314", "PaperTitle": "Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Robert Lu", "None Axel Jantsch"]}]}, {"DBLP title": "Run-time adaptive on-chip communication scheme.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397239", "OA papers": [{"PaperId": "https://openalex.org/W4251385205", "PaperTitle": "Run-time adaptive on-chip communication scheme", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"CES-Chair for Embedded Systems, University of Karlsruhe, Karlsruhe, Germany": 3.0}, "Authors": ["None Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"]}]}, {"DBLP title": "Using functional independence conditions to optimize the performance of latency-insensitive systems.", "DBLP authors": ["Cheng-Hong Li", "Luca P. Carloni"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397240", "OA papers": [{"PaperId": "https://openalex.org/W4238629703", "PaperTitle": "Using functional independence conditions to optimize the performance of latency-insensitive systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 2.0}, "Authors": ["None Chengbin Li", "Luca P. Carloni"]}]}, {"DBLP title": "A geometric approach for early power grid verification using current constraints.", "DBLP authors": ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397241", "OA papers": [{"PaperId": "https://openalex.org/W3142591251", "PaperTitle": "A geometric approach for early power grid verification using current constraints", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Ferzli", "Najm", "Kruse"]}]}, {"DBLP title": "Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks.", "DBLP authors": ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397242", "OA papers": [{"PaperId": "https://openalex.org/W4253523997", "PaperTitle": "Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Riverside": 4.0, "Tsinghua University": 2.0}, "Authors": ["None R. Mi", "None Yee Ann Tan", "None Zhanwei Liu", "None fengjie cui", "None Zhisong Cai", "None Minghui Hong"]}]}, {"DBLP title": "Parallel domain decomposition for simulation of large-scale power grids.", "DBLP authors": ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397243", "OA papers": [{"PaperId": "https://openalex.org/W4253785077", "PaperTitle": "Parallel domain decomposition for simulation of large-scale power grids", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["None Hongmei Sun", "None Zhiguo Zhou", "N. Mohanram", "Danny C. Sorensen"]}]}, {"DBLP title": "Fast exact Toffoli network synthesis of reversible logic.", "DBLP authors": ["Robert Wille", "Daniel Gro\u00dfe"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397244", "OA papers": [{"PaperId": "https://openalex.org/W3143882442", "PaperTitle": "Fast exact toffoli network synthesis of reversible logic", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Wille", "Grosse"]}]}, {"DBLP title": "A novel synthesis algorithm for reversible circuits.", "DBLP authors": ["Mehdi Saeedi", "Mehdi Sedighi", "Morteza Saheb Zamani"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397245", "OA papers": [{"PaperId": "https://openalex.org/W3147622110", "PaperTitle": "A novel synthesis algorithm for reversible circuits", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Amirkabir University of Technology": 3.0}, "Authors": ["Saeedi", "Sedighi", "Zamani"]}]}, {"DBLP title": "Checking equivalence of quantum circuits and states.", "DBLP authors": ["George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397246", "OA papers": [{"PaperId": "https://openalex.org/W3144070277", "PaperTitle": "Checking equivalence of quantum circuits and states", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {}, "Authors": ["Viamontes", "Hayes"]}]}, {"DBLP title": "Monte-Carlo driven stochastic optimization framework for handling fabrication variability.", "DBLP authors": ["Vishal Khandelwal", "Ankur Srivastava"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397251", "OA papers": [{"PaperId": "https://openalex.org/W3152237812", "PaperTitle": "Monte-carlo driven stochastic optimization framework for handling fabrication variability", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Khandelwal", "Srivastava"]}]}, {"DBLP title": "Gate sizing by Lagrangian relaxation revisited.", "DBLP authors": ["Jia Wang", "Debasish Das", "Hai Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397252", "OA papers": [{"PaperId": "https://openalex.org/W4251061827", "PaperTitle": "Gate sizing by lagrangian relaxation revisited", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["None Weidong Wang", "None Debasish Das", "None Zhiguo Zhou"]}]}, {"DBLP title": "An efficient algorithm for statistical circuit optimization using Lagrangian relaxation.", "DBLP authors": ["I-Jye Lin", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397253", "OA papers": [{"PaperId": "https://openalex.org/W4247901738", "PaperTitle": "An efficient algorithm for statistical circuit optimization using lagrangian relaxation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Carol Sze Ki Lin", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Unified adaptivity optimization of clock and logic signals.", "DBLP authors": ["Shiyan Hu", "Jiang Hu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397254", "OA papers": [{"PaperId": "https://openalex.org/W4243756995", "PaperTitle": "Unified adaptivity optimization of clock and logic signals", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Jun Hu", "None Jun Hu"]}]}, {"DBLP title": "Incremental component implementation selection: enabling ECO in compositional system synthesis.", "DBLP authors": ["Soheil Ghiasi"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397255", "OA papers": [{"PaperId": "https://openalex.org/W3151818626", "PaperTitle": "Incremental component implementation selection: enabling ECO in compositional system synthesis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Davis": 1.0}, "Authors": ["Ghiasi"]}]}, {"DBLP title": "Exploiting hierarchy and structure to efficiently solve graph coloring as SAT.", "DBLP authors": ["Miroslav N. Velev"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397256", "OA papers": [{"PaperId": "https://openalex.org/W3146669578", "PaperTitle": "Exploiting hierarchy and structure to efficiently solve graph coloring as SAT", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Velev"]}]}, {"DBLP title": "Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397257", "OA papers": [{"PaperId": "https://openalex.org/W3141697670", "PaperTitle": "Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Gopalakrishnan", "Kalla", "Meredith", "Enescu"]}]}, {"DBLP title": "Enhancing design robustness with reliability-aware resynthesis and logic simulation.", "DBLP authors": ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397258", "OA papers": [{"PaperId": "https://openalex.org/W3152239234", "PaperTitle": "Enhancing design robustness with reliability-aware resynthesis and logic simulation", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Krishnaswamy", "Plaza", "Hayes"]}]}, {"DBLP title": "Data locality enhancement for CMPs.", "DBLP authors": ["Mahmut T. Kandemir"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397259", "OA papers": [{"PaperId": "https://openalex.org/W3140431386", "PaperTitle": "Data locality enhancement for CMPs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Kandemir"]}]}, {"DBLP title": "Mapping model with inter-array memory sharing for multidimensional signal processing.", "DBLP authors": ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397260", "OA papers": [{"PaperId": "https://openalex.org/W4233076237", "PaperTitle": "Mapping model with Inter-array memory sharing for multidimensional signal processing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ilie I. Luican", "None Zhigang Zhu", "Florin Balasa"]}]}, {"DBLP title": "Increasing data-bandwidth to instruction-set extensions through register clustering.", "DBLP authors": ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397261", "OA papers": [{"PaperId": "https://openalex.org/W3148810363", "PaperTitle": "Increasing data-bandwidth to instruction-set extensions through register clustering", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Karuri", "Chattopadhyay", "Hohenauer"]}]}, {"DBLP title": "Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design.", "DBLP authors": ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397262", "OA papers": [{"PaperId": "https://openalex.org/W3145008320", "PaperTitle": "Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Brisk", "Verma", "Ienne"]}]}, {"DBLP title": "An efficient algorithm for time separation of events in concurrent systems.", "DBLP authors": ["Peggy B. McGee", "Steven M. Nowick"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397263", "OA papers": [{"PaperId": "https://openalex.org/W3146839929", "PaperTitle": "An efficient algorithm for time separation of events in concurrent systems", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["McGee", "Nowick"]}]}, {"DBLP title": "Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates.", "DBLP authors": ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397264", "OA papers": [{"PaperId": "https://openalex.org/W4249037642", "PaperTitle": "Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Jun Hu", "None Satyaki Das", "Steve Trimberger", "None Yanlin He"]}]}, {"DBLP title": "Device and architecture concurrent optimization for FPGA transient soft error rate.", "DBLP authors": ["Yan Lin", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397265", "OA papers": [{"PaperId": "https://openalex.org/W4252183160", "PaperTitle": "Device and architecture concurrent optimization for FPGA transient soft error rate", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Carol Sze Ki Lin", "None Yanlin He"]}]}, {"DBLP title": "Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering.", "DBLP authors": ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397266", "OA papers": [{"PaperId": "https://openalex.org/W3149416473", "PaperTitle": "Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 3.0, "Arizona State University": 1.0}, "Authors": ["Karakonstantis", "Banerjee", "Roy", "Chakrabarti"]}]}, {"DBLP title": "Scalable exploration of functional dependency by interpolation and incremental SAT solving.", "DBLP authors": ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397270", "OA papers": [{"PaperId": "https://openalex.org/W4245603317", "PaperTitle": "Scalable exploration of functional dependency by interpolation and incremental SAT solving", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Sangho Lee", "Jie-Hong R. Jiang", "None Xubo Huang", "Alan Mishchenko"]}]}, {"DBLP title": "Incremental learning approach and SAT model for Boolean matching with don't cares.", "DBLP authors": ["Kuo-Hua Wang", "Chung-Ming Chan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397271", "OA papers": [{"PaperId": "https://openalex.org/W4238978480", "PaperTitle": "Incremental learning approach and SAT model for boolean matching with don&#x2019;t cares", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weidong Wang", "None Chan"]}]}, {"DBLP title": "A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test.", "DBLP authors": ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397272", "OA papers": [{"PaperId": "https://openalex.org/W3149912375", "PaperTitle": "A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Mangassarian", "Veneris", "Safarpour", "Maria Donata Benedetti", "Smith"]}]}, {"DBLP title": "The coming of age of physical synthesis.", "DBLP authors": ["Charles J. Alpert", "Chris C. N. Chu", "Paul G. Villarrubia"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397273", "OA papers": [{"PaperId": "https://openalex.org/W3147222035", "PaperTitle": "The coming of age of physical synthesis", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Alpert", "Chu", "Villarrubia"]}]}, {"DBLP title": "An incremental learning framework for estimating signal controllability in unit-level verification.", "DBLP authors": ["Charles H.-P. Wen", "Li-C. Wang", "Jayanta Bhadra"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397274", "OA papers": [{"PaperId": "https://openalex.org/W3146125933", "PaperTitle": "An incremental learning framework for estimating signal controllability in unit-level verification", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Wen", "Wang", "Bhadra"]}]}, {"DBLP title": "Stimulus generation for constrained random simulation.", "DBLP authors": ["Nathan Kitchen", "Andreas Kuehlmann"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397275", "OA papers": [{"PaperId": "https://openalex.org/W3149485484", "PaperTitle": "Stimulus generation for constrained random simulation", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {}, "Authors": ["Kitchen", "Kuehlmann"]}]}, {"DBLP title": "Probabilistic decision diagrams for exact probabilistic analysis.", "DBLP authors": ["Afshin Abdollahi"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397276", "OA papers": [{"PaperId": "https://openalex.org/W3143712745", "PaperTitle": "Probabilistic decision diagrams for exact probabilistic analysis", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Riverside": 1.0}, "Authors": ["Abdollahi"]}]}, {"DBLP title": "Computation of minimal counterexamples by using black box techniques and symbolic methods.", "DBLP authors": ["Tobias Nopper", "Christoph Scholl", "Bernd Becker"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397277", "OA papers": [{"PaperId": "https://openalex.org/W3142942043", "PaperTitle": "Computation of minimal counterexamples by using black box techniques and symbolic methods", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Nopper", "Scholl", "Becker"]}]}, {"DBLP title": "Approximation algorithm for the temperature-aware scheduling problem.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397278", "OA papers": [{"PaperId": "https://openalex.org/W4242900150", "PaperTitle": "Approximation algorithm for the temperature-aware scheduling problem", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["None Wanping Zhang", "Karam S. Chatha"]}]}, {"DBLP title": "Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems.", "DBLP authors": ["Jian-Jia Chen", "Tei-Wei Kuo"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397279", "OA papers": [{"PaperId": "https://openalex.org/W4236289704", "PaperTitle": "Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems.", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["None wei Chen", "None Ying Kuo"]}]}, {"DBLP title": "The FAST methodology for high-speed SoC/computer simulation.", "DBLP authors": ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397280", "OA papers": [{"PaperId": "https://openalex.org/W4244320099", "PaperTitle": "The FAST methodology for high-speed SoC/computer simulation", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Derek Chiou", "None Jung Sunwoo", "None Sehoon Kim", "None Aruna Patil", "William D. Reinhart", "D. Eric Johnson", "N. Xu"]}]}, {"DBLP title": "A novel SoC design methodology combining adaptive software and reconfigurable hardware.", "DBLP authors": ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397281", "OA papers": [{"PaperId": "https://openalex.org/W3143317418", "PaperTitle": "A novel SoC design methodology combining adaptive software and reconfigurable hardware", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Santambrogio", "Memik", "Rana", "Sciuto"]}]}, {"DBLP title": "Hybrid CEGAR: combining variable hiding and predicate abstraction.", "DBLP authors": ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397283", "OA papers": [{"PaperId": "https://openalex.org/W4232039658", "PaperTitle": "Hybrid cegar: combining variable hiding and predicate abstraction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weidong Wang", "None Sehoon Kim", "None Rajiv Gupta"]}]}, {"DBLP title": "Automated refinement checking of concurrent systems.", "DBLP authors": ["Sudipta Kundu", "Sorin Lerner", "Rajesh Gupta"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397284", "OA papers": [{"PaperId": "https://openalex.org/W3146646213", "PaperTitle": "Automated refinement checking of concurrent systems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kundu", "Lerner", "Gupta"]}]}, {"DBLP title": "Inductive equivalence checking under retiming and resynthesis.", "DBLP authors": ["Jie-Hong Roland Jiang", "Wei-Lun Hung"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397285", "OA papers": [{"PaperId": "https://openalex.org/W4249287540", "PaperTitle": "Inductive equivalence checking under retiming and resynthesis", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jie-Hong R. Jiang", "None Hung"]}]}, {"DBLP title": "A frequency-domain technique for statistical timing analysis of clock meshes.", "DBLP authors": ["Ruilin Wang", "Cheng-Kok Koh"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397286", "OA papers": [{"PaperId": "https://openalex.org/W4248597147", "PaperTitle": "A frequency-domain technique for statistical timing analysis of clock meshes", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weidong Wang", "None Val\u00e8re MVE KOH"]}]}, {"DBLP title": "Clustering based pruning for statistical criticality computation under process variations.", "DBLP authors": ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397287", "OA papers": [{"PaperId": "https://openalex.org/W4229847476", "PaperTitle": "Clustering based pruning for statistical criticality computation under process variations", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Minnesota": 3.0, "IBM (United States)": 1.0}, "Authors": ["Hushrav Mogal", "None Xueqin Qian", "Sachin S. Sapatnekar", "Kia Bazargan"]}]}, {"DBLP title": "Timing budgeting under arbitrary process variations.", "DBLP authors": ["Ruiming Chen", "Hai Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397288", "OA papers": [{"PaperId": "https://openalex.org/W4255283076", "PaperTitle": "Timing budgeting under arbitrary process variations", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None wei Chen", "None Zhiguo Zhou"]}]}, {"DBLP title": "Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping.", "DBLP authors": ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397289", "OA papers": [{"PaperId": "https://openalex.org/W4247200807", "PaperTitle": "Exploiting symmetry in SAT-based boolean matching for heterogeneous FPGA technology mapping", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Jun Hu", "Victor Shih", "None Sharmila Majumdar", "None Yanlin He"]}]}, {"DBLP title": "Combinational and sequential mapping with priority cuts.", "DBLP authors": ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397290", "OA papers": [{"PaperId": "https://openalex.org/W4239323126", "PaperTitle": "Combinational and sequential mapping with priority cuts", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Alan Mishchenko", "None Jong Moon Cho", "None Satrajit Chatterjee", "Robert K. Brayton"]}]}, {"DBLP title": "A general model for performance optimization of sequential systems.", "DBLP authors": ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397291", "OA papers": [{"PaperId": "https://openalex.org/W3140976369", "PaperTitle": "A general model for performance optimization of sequential systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Intel (United States)": 1.0, "University of Minnesota": 1.0}, "Authors": ["Bufistov", "Cortadella", "Kishinevsky", "Sapatnekar"]}]}, {"DBLP title": "Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397292", "OA papers": [{"PaperId": "https://openalex.org/W4229572008", "PaperTitle": "Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Altera (United States)": 2.0}, "Authors": ["None JIANG Cheng", "None wei Chen", "Martin C.S. Wong", "Mike Hutton", "Jason Govig"]}]}, {"DBLP title": "Skew aware polarity assignment in clock tree.", "DBLP authors": ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397293", "OA papers": [{"PaperId": "https://openalex.org/W4242862917", "PaperTitle": "Skew aware polarity assignment in clock tree", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["None wei Chen", "None Kuah Jian Ho", "None Tae-Yeon Hwang"]}]}, {"DBLP title": "Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction.", "DBLP authors": ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397294", "OA papers": [{"PaperId": "https://openalex.org/W4233540043", "PaperTitle": "Efficient multi-layer obstacle-avoiding rectilinear steiner tree construction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Carol Sze Ki Lin", "None Xubo Huang", "None Hsun-Jen Hsu", "None Chengbin Li", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "A simultaneous bus orientation and bused pin flipping algorithm.", "DBLP authors": ["Fan Mo", "Robert K. Brayton"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397295", "OA papers": [{"PaperId": "https://openalex.org/W4235008782", "PaperTitle": "A simultaneous bus orientation and bused pin flipping algorithm", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["None Fan Mo", "Robert K. Brayton"]}]}, {"DBLP title": "Optimal bus sequencing for escape routing in dense PCBs.", "DBLP authors": ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397296", "OA papers": [{"PaperId": "https://openalex.org/W4242492623", "PaperTitle": "Optimal bus sequencing for escape routing in dense PCBs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Intel (United States)": 1.0}, "Authors": ["None Tao Kong", "None Hong Yan", "Martin C.S. Wong", "None Muhammet Mustafa Ozdal"]}]}, {"DBLP title": "Untangling twisted nets for bus routing.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397297", "OA papers": [{"PaperId": "https://openalex.org/W4231530634", "PaperTitle": "Untangling twisted nets for bus routing", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["None Hong Yan", "Martin C.S. Wong"]}]}, {"DBLP title": "Low-overhead design technique for calibration of maximum frequency at multiple operating points.", "DBLP authors": ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397298", "OA papers": [{"PaperId": "https://openalex.org/W3150786143", "PaperTitle": "Low-overhead design technique for calibration of maximum frequency at multiple operating points", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Paul", "Krishnamurthy", "Mahmoodi", "Bhunia"]}]}, {"DBLP title": "Variation-aware performance verification using at-speed structural test and statistical timing.", "DBLP authors": ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397299", "OA papers": [{"PaperId": "https://openalex.org/W4231005419", "PaperTitle": "Variation-aware performance verification using at-speed structural test and statistical timing", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["None Vikram Iyengar", "None Jinjun Xiong", "None Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter Ha", "Chandu Visweswariah"]}]}, {"DBLP title": "Estimation of delay test quality and its application to test generation.", "DBLP authors": ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397300", "OA papers": [{"PaperId": "https://openalex.org/W4250318530", "PaperTitle": "Estimation of delay test quality and its application to test generation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Seiji Kajihara", "None Satoko Morishima", "None Yoshio Yamamoto", "None Wen", "None Masayasu Fukunaga", "None Kazumi Hatayama", "Nanako Aikyo"]}]}, {"DBLP title": "Efficient path delay test generation based on stuck-at test generation using checker circuitry.", "DBLP authors": ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397301", "OA papers": [{"PaperId": "https://openalex.org/W3141365301", "PaperTitle": "Efficient path delay test generation based on stuck-at test generation using checker circuitry", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Japan Advanced Institute of Science and Technology": 2.0, "Nara Institute of Science and Technology": 2.0}, "Authors": ["Iwagaki", "Ohtake", "Kaneko", "Fujiwara"]}]}, {"DBLP title": "Timing variation-aware high-level synthesis.", "DBLP authors": ["Jongyoon Jung", "Taewhan Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397302", "OA papers": [{"PaperId": "https://openalex.org/W4247816723", "PaperTitle": "Timing variation-aware high-level synthesis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Namyoung Jung", "None Sehoon Kim"]}]}, {"DBLP title": "Early planning for clock skew scheduling during register binding.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397303", "OA papers": [{"PaperId": "https://openalex.org/W4255150597", "PaperTitle": "Early planning for clock skew scheduling during register binding", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Min Ni", "None Seda Ogrenci Memik"]}]}, {"DBLP title": "Compatibility path based binding algorithm for interconnect reduction in high level synthesis.", "DBLP authors": ["Taemin Kim", "Xun Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397304", "OA papers": [{"PaperId": "https://openalex.org/W4231455094", "PaperTitle": "Compatibility path based binding algorithm for interconnect reduction in high level synthesis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sehoon Kim", "None Zhanwei Liu"]}]}, {"DBLP title": "Operation chaining asynchronous pipelined circuits.", "DBLP authors": ["Girish Venkataramani", "Seth Copen Goldstein"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397305", "OA papers": [{"PaperId": "https://openalex.org/W3140817820", "PaperTitle": "Operation chaining asynchronous pipelined circuits", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Venkataramani", "Goldstein"]}]}, {"DBLP title": "Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization.", "DBLP authors": ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397306", "OA papers": [{"PaperId": "https://openalex.org/W4254962629", "PaperTitle": "Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Chengbin Li", "Brian D. Taylor", "None Chien-Hao Chien", "Larry Pileggi"]}]}, {"DBLP title": "Sensitivity analysis for oscillators.", "DBLP authors": ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397307", "OA papers": [{"PaperId": "https://openalex.org/W4235529518", "PaperTitle": "Sensitivity analysis for oscillators", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["I. Vytyaz", "David J. Lee", "None Pavan Kumar Hanumolu", "None Dong-Cheol Moon", "None Kartikeya Mayaram"]}]}, {"DBLP title": "Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling.", "DBLP authors": ["Guo Yu", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397308", "OA papers": [{"PaperId": "https://openalex.org/W4237746091", "PaperTitle": "Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jingyi Yu", "None Chengbin Li"]}]}, {"DBLP title": "Device-circuit co-optimization for mixed-mode circuit design via geometric programming.", "DBLP authors": ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397309", "OA papers": [{"PaperId": "https://openalex.org/W4252456383", "PaperTitle": "Device-circuit co-optimization for mixed-mode circuit design via geometric programming", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["None Sehoon Kim", "None Ritesh Jhaveri", "Jason C. S. Woo", "None Liuqing Yang"]}]}, {"DBLP title": "Modeling, optimization and control of rotary traveling-wave oscillator.", "DBLP authors": ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397310", "OA papers": [{"PaperId": "https://openalex.org/W4249481157", "PaperTitle": "Modeling, optimization and control of rotary traveling-wave oscillator", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["None Suling Zhuo", "None Wanping Zhang", "None Dr. Pranab Samanta", "None Jun Hu", "None wei Chen"]}]}, {"DBLP title": "A methodology for fast and accurate yield factor estimation during global routing.", "DBLP authors": ["Subarna Sinha", "Charles C. Chiang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397311", "OA papers": [{"PaperId": "https://openalex.org/W3146313257", "PaperTitle": "A methodology for fast and accurate yield factor estimation during global routing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sinha", "Chiang"]}]}, {"DBLP title": "Archer: a history-driven global routing algorithm.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397312", "OA papers": [{"PaperId": "https://openalex.org/W3142387955", "PaperTitle": "Archer: a history-driven global routing algorithm", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Ozdal", "Wong"]}]}, {"DBLP title": "High-performance routing at the nanometer scale.", "DBLP authors": ["Jarrod A. Roy", "Igor L. Markov"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397313", "OA papers": [{"PaperId": "https://openalex.org/W3145225676", "PaperTitle": "High-performance routing at the nanometer scale", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Jarrod A. Roy", "Igor L. Markov"]}]}, {"DBLP title": "BoxRouter 2.0: architecture and implementation of a hybrid and robust global router.", "DBLP authors": ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397314", "OA papers": [{"PaperId": "https://openalex.org/W4247848135", "PaperTitle": "BoxRouter 2.0: architecture and implementation of a hybrid and robust global router", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["None Sungzoon Cho", "None Robert Lu", "None Li Yuan", "David Z. Pan"]}]}, {"DBLP title": "CacheCompress: a novel approach for test data compression with cache for IP embedded cores.", "DBLP authors": ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397315", "OA papers": [{"PaperId": "https://openalex.org/W4242031573", "PaperTitle": "Cachecompress: a novel approach for test data compression with cache for IP embedded cores", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Fang", "None Pinzhang Tong", "None Yao Ren\u00e9 Yao", "None Leilei Song", "None JIANG Cheng"]}]}, {"DBLP title": "A hybrid scheme for compacting test responses with unknown values.", "DBLP authors": ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397316", "OA papers": [{"PaperId": "https://openalex.org/W4233920399", "PaperTitle": "A hybrid scheme for compacting test responses with unknown values", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Mango C.-T. Chao", "None JIANG Cheng", "None Weidong Wang", "Srimat Chakradhar", "None Te-En Wei"]}]}, {"DBLP title": "A selective pattern-compression scheme for power and test-data reduction.", "DBLP authors": ["Chia-Yi Lin", "Hung-Ming Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397317", "OA papers": [{"PaperId": "https://openalex.org/W4240799610", "PaperTitle": "A selective pattern-compression scheme for power and test-data reduction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Carol Sze Ki Lin", "None wei Chen"]}]}, {"DBLP title": "Methodology for low power test pattern generation using activity threshold control logic.", "DBLP authors": ["Srivaths Ravi", "V. R. Devanathan", "Rubin A. Parekhji"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397318", "OA papers": [{"PaperId": "https://openalex.org/W3140553624", "PaperTitle": "Methodology for low power test pattern generation using activity threshold control logic", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ravi", "Devanathan", "Parekhji"]}]}, {"DBLP title": "ECO timing optimization using spare cells.", "DBLP authors": ["Yen-Pin Chen", "Jia-Wei Fang", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397319", "OA papers": [{"PaperId": "https://openalex.org/W4245301828", "PaperTitle": "ECO timing optimization using spare cells", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None wei Chen", "None Fang", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Timing optimization by restructuring long combinatorial paths.", "DBLP authors": ["J\u00fcrgen Werber", "Dieter Rautenbach", "Christian Szegedy"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397320", "OA papers": [{"PaperId": "https://openalex.org/W3151499553", "PaperTitle": "Timing optimization by restructuring long combinatorial paths", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Werber", "Rautenbach", "Szegedy"]}]}, {"DBLP title": "Engineering change using spare cells with constant insertion.", "DBLP authors": ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397321", "OA papers": [{"PaperId": "https://openalex.org/W4255143173", "PaperTitle": "Engineering change using spare cells with constant insertion", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Yu Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Marek-Sadowska Malgorzata"]}]}, {"DBLP title": "Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization.", "DBLP authors": ["Lin Yuan", "Gang Qu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397322", "OA papers": [{"PaperId": "https://openalex.org/W4250826931", "PaperTitle": "Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["None Li Yuan", "None Huamin Qu"]}]}, {"DBLP title": "Equalized interconnects for on-chip networks: modeling and optimization framework.", "DBLP authors": ["Byungsub Kim", "Vladimir Stojanovic"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397323", "OA papers": [{"PaperId": "https://openalex.org/W4239091598", "PaperTitle": "Equalized interconnects for on-chip networks: modeling and optimization framework", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Sehoon Kim", "None Vladimir Stojanovic"]}]}, {"DBLP title": "IntSim: A CAD tool for optimization of multilevel interconnect networks.", "DBLP authors": ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397324", "OA papers": [{"PaperId": "https://openalex.org/W3152285429", "PaperTitle": "Intsim: a CAD tool for optimization of multilevel interconnect networks", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Sekar", "Naeemi", "Sarvari", "Davis", "Meindl"]}]}, {"DBLP title": "A fast band-matching technique for interconnect inductance modeling.", "DBLP authors": ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397325", "OA papers": [{"PaperId": "https://openalex.org/W4245069013", "PaperTitle": "A fast band-matching technique for interconnect inductance modeling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Chengbin Li", "None Honey Jain", "None Val\u00e8re MVE KOH", "None Venkataramanan Balakrishnan"]}]}, {"DBLP title": "Formal verification at higher levels of abstraction.", "DBLP authors": ["Daniel Kroening", "Sanjit A. Seshia"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397326", "OA papers": [{"PaperId": "https://openalex.org/W3150879451", "PaperTitle": "Formal verification at higher levels of abstraction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Kroening", "Seshia"]}]}, {"DBLP title": "Analog placement with common centroid constraints.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397327", "OA papers": [{"PaperId": "https://openalex.org/W4230800282", "PaperTitle": "Analog placement with common centroid constraints", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["None Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"]}]}, {"DBLP title": "Temperature aware microprocessor floorplanning considering application dependent power load.", "DBLP authors": ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397328", "OA papers": [{"PaperId": "https://openalex.org/W4234639231", "PaperTitle": "Temperature aware microprocessor floorplanning considering application dependent power load", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Xingchun Chu", "None Wanping Zhang", "None Yanlin He", "None Yuntian Jing"]}]}, {"DBLP title": "3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits.", "DBLP authors": ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397329", "OA papers": [{"PaperId": "https://openalex.org/W4235066485", "PaperTitle": "3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["None Zhiguo Zhou", "None Yuchun Ma", "None Chengbin Li", "Robert P. Dick", "None Han Lin Shang", "None Zhiguo Zhou", "None Minghui Hong", "None Zhiguo Zhou"]}]}, {"DBLP title": "Variation-aware task allocation and scheduling for MPSoC.", "DBLP authors": ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397330", "OA papers": [{"PaperId": "https://openalex.org/W4247388665", "PaperTitle": "Variation-aware task allocation and scheduling for MPSoC", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["None Weidong Wang", "Chrysostomos Nicopoulos", "None Hong Ren Wu", "Wenlei Xie", "N. Vijaykrishnan"]}]}, {"DBLP title": "A design flow dedicated to multi-mode architectures for DSP applications.", "DBLP authors": ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397331", "OA papers": [{"PaperId": "https://openalex.org/W3141205881", "PaperTitle": "A design flow dedicated to multi-mode architectures for DSP applications", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"STMicroelectronics (France)": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "University of Rennes": 0.5}, "Authors": ["Chavet", "Andriamisaina", "Coussy", "Casseau", "Juin", "Urard", "Martin"]}]}, {"DBLP title": "The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip.", "DBLP authors": ["Yi Wang", "Dan Zhao"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397332", "OA papers": [{"PaperId": "https://openalex.org/W4247291058", "PaperTitle": "The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Louisiana at Lafayette": 2.0}, "Authors": ["None Weidong Wang", "None J. Zhao"]}]}, {"DBLP title": "Selective shielding: a crosstalk-free bus encoding technique.", "DBLP authors": ["Madhu Mutyam"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397333", "OA papers": [{"PaperId": "https://openalex.org/W3150367143", "PaperTitle": "Selective shielding: a crosstalk-free bus encoding technique", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Mutyam"]}]}, {"DBLP title": "Sparse and passive reduction of massively coupled large multiport interconnects.", "DBLP authors": ["Natalie Nakhla", "Michel S. Nakhla", "Ramachandra Achar"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397334", "OA papers": [{"PaperId": "https://openalex.org/W3150266788", "PaperTitle": "Sparse and passive reduction of massively coupled large multiport interconnects", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carleton University": 3.0}, "Authors": ["Natalie Nakhla", "Michel Nakhla", "None Ram Achar"]}]}, {"DBLP title": "Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding.", "DBLP authors": ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397335", "OA papers": [{"PaperId": "https://openalex.org/W4234342622", "PaperTitle": "Analysis of large clock meshes via Harmonic-weighted model order reduction and port sliding", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Tian Ye", "None Chengbin Li", "None J. Zhao", "None Jayant K. Panda", "None Jun Hu"]}]}, {"DBLP title": "Principle Hessian direction based parameter reduction with process variation.", "DBLP authors": ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397336", "OA papers": [{"PaperId": "https://openalex.org/W4250010948", "PaperTitle": "Principle Hessian Direction based parameter reduction with process variation", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Alex Mitev", "Michael M. Marefat", "None Dongsheng Ma", "Janet Wang"]}]}, {"DBLP title": "MOSFET modeling for 45nm and beyond.", "DBLP authors": ["Yu Cao", "Colin C. McAndrew"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397337", "OA papers": [{"PaperId": "https://openalex.org/W4246752614", "PaperTitle": "MOSFET Modeling for 45nm and Beyond", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Yu Cao", "Colin C. McAndrew"]}]}, {"DBLP title": "Voltage island-driven floorplanning.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397338", "OA papers": [{"PaperId": "https://openalex.org/W4256056974", "PaperTitle": "Voltage island-driven floorplanning", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["None Qiang Ma", "Evangeline F. Y. Young"]}]}, {"DBLP title": "An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning.", "DBLP authors": ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397339", "OA papers": [{"PaperId": "https://openalex.org/W4241162192", "PaperTitle": "An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sangho Lee", "None Zhanwei Liu", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Module assignment for pin-limited designs under the stacked-Vdd paradigm.", "DBLP authors": ["Yong Zhan", "Tianpei Zhang", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397340", "OA papers": [{"PaperId": "https://openalex.org/W4234242140", "PaperTitle": "Module assignment for pin-limited designs under the stacked-Vdd paradigm", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["None Xueqiu Zhan", "None Wanping Zhang", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Yield-driven near-threshold SRAM design.", "DBLP authors": ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397341", "OA papers": [{"PaperId": "https://openalex.org/W4239788823", "PaperTitle": "Yield-driven near-threshold SRAM design", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Intel (United States)": 1.0}, "Authors": ["Gregory K. Chen", "David Blaauw", "Trevor Mudge", "Dennis Sylvester", "None Sehoon Kim"]}]}, {"DBLP title": "Soft-edge flip-flops for improved timing yield: design and optimization.", "DBLP authors": ["Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397342", "OA papers": [{"PaperId": "https://openalex.org/W3145262500", "PaperTitle": "Soft-edge flip-flops for improved timing yield: design and optimization", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Joshi", "Blaauw", "Sylvester"]}]}, {"DBLP title": "Remote activation of ICs for piracy prevention and digital right management.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397343", "OA papers": [{"PaperId": "https://openalex.org/W3144121041", "PaperTitle": "Remote activation of ICs for piracy prevention and digital right management", "Year": 2007, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"Rice University": 2.0, "University of California, Los Angeles": 1.0}, "Authors": ["Alkabani", "Koushanfar", "Potkonjak"]}]}, {"DBLP title": "A nonlinear cell macromodel for digital applications.", "DBLP authors": ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397344", "OA papers": [{"PaperId": "https://openalex.org/W3143694037", "PaperTitle": "A nonlinear cell macromodel for digital applications", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kashyap", "Amin", "Menezes", "Chiprout"]}]}, {"DBLP title": "Including inductance in static timing analysis.", "DBLP authors": ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397345", "OA papers": [{"PaperId": "https://openalex.org/W3150767858", "PaperTitle": "Including inductance in static timing analysis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northwestern University": 2.0, "Mentor Technologies": 1.0}, "Authors": ["Shebaita", "Petranovic", "Ismail"]}]}, {"DBLP title": "A robust finite-point based gate model considering process variations.", "DBLP authors": ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397346", "OA papers": [{"PaperId": "https://openalex.org/W4230034913", "PaperTitle": "A robust finite-point based gate model considering process variations", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Alex Mitev", "None Dr. Rajesh Ganesan", "None Hariharan Shanmugasundaram", "None Dongyang Cao", "Janet Wang"]}]}, {"DBLP title": "Victim alignment in crosstalk aware timing analysis.", "DBLP authors": ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397347", "OA papers": [{"PaperId": "https://openalex.org/W4251332735", "PaperTitle": "Victim alignment in crosstalk aware timing analysis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Ravikishore Gandikota", "None Kaviraj Chopra", "David Blaauw", "Dennis Sylvester", "None Murat Becer", "None Joao Geada"]}]}, {"DBLP title": "Compact modeling of variational waveforms.", "DBLP authors": ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397348", "OA papers": [{"PaperId": "https://openalex.org/W3148971007", "PaperTitle": "Compact modeling of variational waveforms", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Zolotov", "Xiong", "Abbaspour", "Hathaway", "Visweswariah"]}]}, {"DBLP title": "Multi-layer interconnect performance corners for variation-aware timing analysis.", "DBLP authors": ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397349", "OA papers": [{"PaperId": "https://openalex.org/W3144895071", "PaperTitle": "Multi-layer interconnect performance corners for variation-aware timing analysis", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Huebbers", "Dasdan", "Ismail"]}]}, {"DBLP title": "An efficient method for statistical circuit simulation.", "DBLP authors": ["Frank Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397350", "OA papers": [{"PaperId": "https://openalex.org/W3142944022", "PaperTitle": "An efficient method for statistical circuit simulation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Liu"]}]}, {"DBLP title": "A methodology for timing model characterization for statistical static timing analysis.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397351", "OA papers": [{"PaperId": "https://openalex.org/W4234249382", "PaperTitle": "A methodology for timing model characterization for statistical static timing analysis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Xingru Feng", "None Chengbin Li"]}]}, {"DBLP title": "Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance.", "DBLP authors": ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397352", "OA papers": [{"PaperId": "https://openalex.org/W4229927883", "PaperTitle": "Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["None Hong Kang", "None Taewon Park", "None Ropa Roy", "Muhammad A. Alam"]}]}, {"DBLP title": "An efficient method to identify critical gates under circuit aging.", "DBLP authors": ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397353", "OA papers": [{"PaperId": "https://openalex.org/W4233474994", "PaperTitle": "An efficient method to identify critical gates under circuit aging", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Arizona State University": 2.0, "University of California, Berkeley": 1.0, "Intel (United States)": 1.0}, "Authors": ["None Weidong Wang", "None Te-En Wei", "None Liuqing Yang", "None Dongyang Cao"]}]}, {"DBLP title": "Efficient computation of current flow in signal wires for reliability analysis.", "DBLP authors": ["Kanak Agarwal", "Frank Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397354", "OA papers": [{"PaperId": "https://openalex.org/W3142980239", "PaperTitle": "Efficient computation of current flow in signal wires for reliability analysis", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Agarwal", "Liu"]}]}, {"DBLP title": "The effect of process variation on device temperature in FinFET circuits.", "DBLP authors": ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397355", "OA papers": [{"PaperId": "https://openalex.org/W4249565978", "PaperTitle": "The effect of process variation on device temperature in finFET circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Kyung Un Choi", "None C. G. Venkatesha Murthy", "None Ropa Roy"]}]}, {"DBLP title": "BioRoute: a network-flow based routing algorithm for digital microfluidic biochips.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397356", "OA papers": [{"PaperId": "https://openalex.org/W3201166093", "PaperTitle": "BioRoute: a network-flow based routing algorithm for digital microfluidic biochips", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"]}]}, {"DBLP title": "Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture.", "DBLP authors": ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397357", "OA papers": [{"PaperId": "https://openalex.org/W4239855708", "PaperTitle": "Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Chen Dong", "None wei Chen", "None Sansiri Tanachutiwat", "None Weidong Wang"]}]}, {"DBLP title": "Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays.", "DBLP authors": ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397358", "OA papers": [{"PaperId": "https://openalex.org/W4234076183", "PaperTitle": "Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Integrated Systems Laboratory (LSI), EPF Lausanne, Lausanne, Switzerland": 2.5, "Electronics Laboratory LEG, EPF Lausanne, Lausanne, Switzerland": 1.0, "Universidad Complutense de Madrid": 0.5, "Electronics Laboratory, EPF Lausanne, Lausanne, Switzerland": 2.0, "Microelectronic Systems Laboratory (LSM), EPF Lausanne, Lausanne, Switzerland": 1.0}, "Authors": ["M. Haykel Ben Jamaa", "David Atienza", "Giovanni De Micheli", "Kirsten E. Moselund", "None Didier Bouvet", "Adrian M. Ionescu", "None Yusuf Leblebici"]}]}, {"DBLP title": "Combining static and dynamic defect-tolerance techniques for nanoscale memory systems.", "DBLP authors": ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397359", "OA papers": [{"PaperId": "https://openalex.org/W4250959541", "PaperTitle": "Combining static and dynamic defect-tolerance techniques for nanoscale memory systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Susmit Biswas", "None Weidong Wang", "Ryan Kastner", "Frederic T. Chong", "Tzvetan S. Metodi"]}]}, {"DBLP title": "An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon.", "DBLP authors": ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397360", "OA papers": [{"PaperId": "https://openalex.org/W4233553716", "PaperTitle": "An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None wei Chen", "None Xiao Juan", "None Sangho Lee", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Analysis and optimization of power-gated ICs with multiple power gating configurations.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska", "Shih-Chieh Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397361", "OA papers": [{"PaperId": "https://openalex.org/W4248312423", "PaperTitle": "Analysis and optimization of power-gated ICs with multiple power gating configurations", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["A. Todri", "Malgorzata Marek-Sadowska", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Sizing and placement of charge recycling transistors in MTCMOS circuits.", "DBLP authors": ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397362", "OA papers": [{"PaperId": "https://openalex.org/W3148011301", "PaperTitle": "Sizing and placement of charge recycling transistors in MTCMOS circuits", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Pakbaznia", "Fallah", "Pedram"]}]}, {"DBLP title": "Minimizing leakage power in sequential circuits by using mixed Vt flip-flops.", "DBLP authors": ["Jaehyun Kim", "Youngsoo Shin"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397363", "OA papers": [{"PaperId": "https://openalex.org/W4240810601", "PaperTitle": "Minimizing leakage power in sequential circuits by using mixed vt flip-flops", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sehoon Kim", "None Oh-Soon Shin"]}]}, {"DBLP title": "Efficient decoupling capacitance budgeting considering operation and process variations.", "DBLP authors": ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397364", "OA papers": [{"PaperId": "https://openalex.org/W4245296793", "PaperTitle": "Efficient decoupling capacitance budgeting considering operation and process variations", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["N Shi", "None Zhanwei Liu", "None Yanlin He", "None Xingzhong Xiong"]}]}, {"DBLP title": "Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs.", "DBLP authors": ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397365", "OA papers": [{"PaperId": "https://openalex.org/W3152259479", "PaperTitle": "Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Popovich", "Friedman", "Secareanu", "Hartin"]}]}, {"DBLP title": "A novel technique for incremental analysis of on-chip power distribution networks.", "DBLP authors": ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397366", "OA papers": [{"PaperId": "https://openalex.org/W4255076058", "PaperTitle": "A novel technique for incremental analysis of on-chip power distribution networks", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Binzhang Fu", "None Jayant K. Panda", "Ben Reschke", "None Savithri Sundareswaran", "None J. Zhao"]}]}, {"DBLP title": "Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques.", "DBLP authors": ["Xiaoyao Liang", "Kerem Turgay", "David M. Brooks"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397367", "OA papers": [{"PaperId": "https://openalex.org/W4241620505", "PaperTitle": "Architectural power models for sram and cam structures based on hybrid analytical/empirical techniques", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Harvard University": 3.0}, "Authors": ["Ning Liang", "None Kerem Turgay", "David J. Brooks"]}]}, {"DBLP title": "Novel wire density driven full-chip routing for CMP variation control.", "DBLP authors": ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397368", "OA papers": [{"PaperId": "https://openalex.org/W4242600005", "PaperTitle": "Novel wire density driven full-chip routing for CMP variation control", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"]}]}, {"DBLP title": "Accurate detection for process-hotspots with vias and incomplete specification.", "DBLP authors": ["Jingyu Xu", "Subarna Sinha", "Charles C. Chiang"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397369", "OA papers": [{"PaperId": "https://openalex.org/W4247085725", "PaperTitle": "Accurate detection for process-hotspots with vias and incomplete specification", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["N. Xu", "None Subarna Sinha", "Charles C. Chiang"]}]}, {"DBLP title": "TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction.", "DBLP authors": ["Peng Yu", "David Z. Pan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397370", "OA papers": [{"PaperId": "https://openalex.org/W4254747543", "PaperTitle": "TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["None Jingyi Yu", "David Z. Pan"]}]}, {"DBLP title": "A novel intensity based optical proximity correction algorithm with speedup in lithography simulation.", "DBLP authors": ["Peng Yu", "David Z. Pan"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397371", "OA papers": [{"PaperId": "https://openalex.org/W4230999391", "PaperTitle": "A novel intensity based optical proximity correction algorithm with speedup in lithography simulation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Jingyi Yu", "David Z. Pan"]}]}, {"DBLP title": "Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions.", "DBLP authors": ["Bradley N. Bond", "Luca Daniel"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397372", "OA papers": [{"PaperId": "https://openalex.org/W3142232850", "PaperTitle": "Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Daniel"]}]}, {"DBLP title": "Parameterized model order reduction via a two-directional Arnoldi process.", "DBLP authors": ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397373", "OA papers": [{"PaperId": "https://openalex.org/W4241127741", "PaperTitle": "Parameterized model order reduction via a two-directional Arnoldi process", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Davis": 2.0, "Fudan University": 2.0}, "Authors": ["None Chengbin Li", "None Xuemeng Bai", "None Hao Su", "None Zhi-qiang Zeng"]}]}, {"DBLP title": "Efficient VCO phase macromodel generation considering statistical parametric variations.", "DBLP authors": ["Wei Dong", "Zhuo Feng", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397374", "OA papers": [{"PaperId": "https://openalex.org/W4243688916", "PaperTitle": "Efficient VCO phase macromodel generation considering statistical parametric variations", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Chen Dong", "None Xingru Feng", "None Chengbin Li"]}]}, {"DBLP title": "Bounding L2 gain system error generated by approximations of the nonlinear vector field.", "DBLP authors": ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397375", "OA papers": [{"PaperId": "https://openalex.org/W4250635886", "PaperTitle": "Bounding L2 gain system error generated by approximations of the nonlinear vector field", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Kin Cheong Sou", "Alexandre Megretski", "None Luca Daniel"]}]}, {"DBLP title": "Variable domain transformation for linear PAC analysis of mixed-signal systems.", "DBLP authors": ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "year": 2007, "doi": "https://doi.org/10.1109/ICCAD.2007.4397376", "OA papers": [{"PaperId": "https://openalex.org/W4239991409", "PaperTitle": "Variable domain transformation for linear PAC analysis of mixed-signal systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rambus (United States)": 2.5, "Stanford University": 0.5}, "Authors": ["Jaeha Kim", "Kevin C. Jones", "Mark Horowitz"]}]}]