#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  6 14:12:44 2024
# Process ID: 1120
# Current directory: C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11332 C:\Users\Student\Desktop\zxcvbnm\zxc\m152a-main\lab_2\lab_2.xpr
# Log file: C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/vivado.log
# Journal file: C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 760.363 ; gain = 64.035
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  6 14:17:06 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
got: inp - xxxxxxxxxxxx : x:000: 1st 4-bits xxxx, index 0
what the f: xxxxxxxxxxxx : x --- 000 ---- xxxx
got: inp - xxxxxxxxxxxx : x:000: 1st 4-bits xxxx, index 0
what the f: xxxxxxxxxxxx : x --- 000 ---- xxxx
got: inp - xxxxxxxxxxxx : x:000: 1st 4-bits xxxx, index 0
what the f: xxxxxxxxxxxx : x --- 000 ---- xxxx
got: inp - xxxxxxxxxxxx : x:000: 1st 4-bits xxxx, index 0
what the f: xxxxxxxxxxxx : x --- 000 ---- xxxx
got: inp - 000000101100 : x:000: 1st 4-bits xxxx, index 0
what the f: 000000101100 : x --- 000 ---- xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 815.074 ; gain = 23.117
run all
got: inp - 000000101100 : 0:010: 1st 4-bits xxxx, index 5
what the f: 000000101100 : 0 --- 010 ---- xxxx
got: inp - 000000101100 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101100 : 0 --- 010 ---- 1011
got: inp - 000000101100 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101100 : 0 --- 010 ---- 1011
got: inp - 000000101100 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101100 : 0 --- 010 ---- 1011
org: 000000101100 : 0 --- 010 ---- 1011
got: inp - 000000101101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101101 : 0 --- 010 ---- 1011
got: inp - 000000101101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101101 : 0 --- 010 ---- 1011
got: inp - 000000101101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101101 : 0 --- 010 ---- 1011
got: inp - 000000101101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101101 : 0 --- 010 ---- 1011
got: inp - 000000101101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101101 : 0 --- 010 ---- 1011
org: 000000101101 : 0 --- 010 ---- 1011
got: inp - 000000101110 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101110 : 0 --- 010 ---- 1011
got: inp - 000000101110 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101110 : 0 --- 010 ---- 1011
got: inp - 000000101110 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101110 : 0 --- 010 ---- 1011
got: inp - 000000101110 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101110 : 0 --- 010 ---- 1011
got: inp - 000000101110 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101110 : 0 --- 010 ---- 1011
org: 000000101110 : 0 --- 010 ---- 1011
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
org: 000000101111 : 0 --- 010 ---- 1011
got: inp - 000001111101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000001111101 : 0 --- 010 ---- 1011
got: inp - 000001111101 : 0:011: 1st 4-bits 1011, index 6
what the f: 000001111101 : 0 --- 011 ---- 1011
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
org: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
what the f: 000001111101 : 0 --- 011 ---- 1111
$finish called at time : 7 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
got: inp - 000000101100 : 0:010: 1st 4-bits xxxx, index 5
what the f: 000000101100 : 0 --- 010 ---- xxxx
org: 000000101100 : 0 --- 010 ---- 1011
got: inp - 000000101101 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101101 : 0 --- 010 ---- 1011
org: 000000101101 : 0 --- 010 ---- 1011
got: inp - 000000101110 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101110 : 0 --- 010 ---- 1011
org: 000000101110 : 0 --- 010 ---- 1011
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
org: 000000101111 : 0 --- 010 ---- 1011
got: inp - 000001111101 : 0:011: 1st 4-bits 1011, index 6
what the f: 000001111101 : 0 --- 011 ---- 1011
org: 000001111101 : 0 --- 011 ---- 1111
$finish called at time : 7 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 818.980 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
got: inp - 000000101111 : 0:010: 1st 4-bits xxxx, index 5
what the f: 000000101111 : 0 --- 010 ---- xxxx
org: 000000101111 : 0 --- 010 ---- 1011
$finish called at time : 3 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
org: 000000101111 : 0 --- 010 ---- xxxx
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
$finish called at time : 3 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
org: 000000101111 : 0 --- 010 ---- xxxx
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
what the f: 000000101111 : 0 --- 010 ---- 1011
$finish called at time : 3 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
org: 000000101111 : 0 --- 010 ---- xxxx
got: inp - 000000101111 : 0:010: 1st 4-bits 1011, index 5
if 0
else 1
what the f: 000000101111 : 0 --- 010 ---- 1100
$finish called at time : 3 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
what the f: 000000101111 : 0 --- 010 ---- 1100
org: 000000101111 : 0 --- 010 ---- 1100
$finish called at time : 4 us : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
what the f: 000000101100 : 0 --- 010 ---- 1011
org: 000000101100 : 0 --- 010 ---- 1011
what the f: 000000101101 : 0 --- 010 ---- 1011
org: 000000101101 : 0 --- 010 ---- 1011
what the f: 000000101110 : 0 --- 010 ---- 1100
org: 000000101110 : 0 --- 010 ---- 1100
what the f: 000000101111 : 0 --- 010 ---- 1100
org: 000000101111 : 0 --- 010 ---- 1100
what the f: 000001111101 : 0 --- 100 ---- 1000
org: 000001111101 : 0 --- 100 ---- 1000
$finish called at time : 12100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:86]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:86]
ERROR: [VRFC 10-2787] module fpcvt ignored due to previous errors [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:84]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:84]
ERROR: [VRFC 10-2787] module fpcvt ignored due to previous errors [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
what the f: 000001111101 : 0 --- 100 ---- 1000
org: 000001111101 : 0 --- 100 ---- 1000
what the f: 011111111111 : 0 --- 111 ---- 111x
org: 011111111111 : 0 --- 111 ---- 111x
what the f: 000110100110 : 0 --- 101 ---- 0xxx
org: 000110100110 : 0 --- 101 ---- 0xxx
what the f: 111111111111 : 1 --- 000 ---- 1xxx
org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 9100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
org: 000001111101 : 0 --- 100 ---- 1000

org: 011111111111 : 0 --- 100 ---- 1000
org: 000110100110 : 0 --- 101 ---- 0xxx

org: 111111111111 : 1 --- 101 ---- 0xxx
$finish called at time : 9100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
add_bp {C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v} 39
remove_bps -file {C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v} -line 39
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all

org: 000001111101 : 0 --- 100 ---- 1000

org: 011111111111 : 0 --- 111 ---- 111x

org: 000110100110 : 0 --- 101 ---- 0xxx

org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all

org: 000001111101 : 0 --- 100 ---- 1000

org: 011111111111 : 0 --- 111 ---- 111x

org: 000110100110 : 0 --- 101 ---- 0xxx

org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 25100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index 6
got: inp - 000001111101 : 0:100: 1st 4-bits 1000, index 6
org: 000001111101 : 0 --- 100 ---- 1000
got: inp - 011111111111 : 0:111: 1st 4-bits 111x, index 2
got: inp - 011111111111 : 0:111: 1st 4-bits 111x, index 2
org: 011111111111 : 0 --- 111 ---- 111x
got: inp - 000110100110 : 0:101: 1st 4-bits 0xxx, index 0
got: inp - 000110100110 : 0:101: 1st 4-bits 0xxx, index 0
org: 000110100110 : 0 --- 101 ---- 0xxx
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index 0
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index 0
org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 25100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
found 1 at           5
found 1 at           6
found 1 at           7
found 1 at           8
found 1 at           9
found 1 at          10
got: inp - 011111111111 : 0:111: 1st 4-bits 111x, index 2
got: inp - 011111111111 : 0:111: 1st 4-bits 111x, index 2
org: 011111111111 : 0 --- 111 ---- 111x
$finish called at time : 25100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
found 1 at           5
found 1 at           6
found 1 at           7
found 1 at           8
found 1 at           9
found 1 at          10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
got: inp - 011111111111 : 0:111: 1st 4-bits 0000, index          10
org: 011111111111 : 0 --- 111 ---- 0000
$finish called at time : 25100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:62]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:62]
ERROR: [VRFC 10-2787] module fpcvt ignored due to previous errors [C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 846.434 ; gain = 1.707
run all
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
org: 011111111111 : 0 --- 111 ---- 1111
$finish called at time : 25100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index           6
got: inp - 000001111101 : 0:100: 1st 4-bits 0000, index           6
org: 000001111101 : 0 --- 100 ---- 0000
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
org: 011111111111 : 0 --- 111 ---- 1111
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
org: 000110100110 : 0 --- 101 ---- 1101
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index           0
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index           0
org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
found i at $d          5
found i at $d          6
run all
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index           6
got: inp - 000001111101 : 0:100: 1st 4-bits 0000, index           6
org: 000001111101 : 0 --- 100 ---- 0000
found i at $d          5
found i at $d          6
found i at $d          7
found i at $d          8
found i at $d          9
found i at $d         10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
org: 011111111111 : 0 --- 111 ---- 1111
found i at $d          5
found i at $d          7
found i at $d          8
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
org: 000110100110 : 0 --- 101 ---- 1101
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index           0
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index           0
org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index           6
got: inp - 000001111101 : 0:100: 1st 4-bits 0000, index           6
org: 000001111101 : 0 --- 100 ---- 0000
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
org: 011111111111 : 0 --- 111 ---- 1111
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
org: 000110100110 : 0 --- 101 ---- 1101
got: inp - 000000000001 : 1:000: 1st 4-bits 1xxx, index           0
got: inp - 111111111111 : 1:000: 1st 4-bits 1xxx, index           0
org: 111111111111 : 1 --- 000 ---- 1xxx
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
got: inp - 000001111101 : 0:011: 1st 4-bits 1111, index           6
got: inp - 000001111101 : 0:100: 1st 4-bits 0000, index           6
org: 000001111101 : 0 --- 100 ---- 0000
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
got: inp - 011111111111 : 0:111: 1st 4-bits 1111, index          10
org: 011111111111 : 0 --- 111 ---- 1111
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
got: inp - 000110100110 : 0:101: 1st 4-bits 1101, index           8
org: 000110100110 : 0 --- 101 ---- 1101
got: inp - 000000000001 : 1:000: 1st 4-bits 0001, index           0
got: inp - 111111111111 : 1:000: 1st 4-bits 0001, index           0
org: 111111111111 : 1 --- 000 ---- 0001
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
org: 000001111101 : 0 --- 100 ---- 0000
org: 011111111111 : 0 --- 111 ---- 1111
org: 000110100110 : 0 --- 101 ---- 1101
org: 111111111111 : 1 --- 000 ---- 0001
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 086621c768c04cb7b4e28e500e913e50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
000001111101 : 0 100 0000
011111111111 : 0 111 1111
000110100110 : 0 101 1101
111111111111 : 1 000 0001
$finish called at time : 17100 ns : File "C:/Users/Student/Desktop/zxcvbnm/zxc/m152a-main/lab_2/lab_2.srcs/sim_1/new/tb.v" Line 58
