set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {sw_i[0]}]

set_property PACKAGE_PIN G1 [get_ports {sw_i[0]}]
set_property PACKAGE_PIN F2 [get_ports {sw_i[1]}]
set_property PACKAGE_PIN F1 [get_ports {sw_i[2]}]
set_property PACKAGE_PIN E2 [get_ports {sw_i[3]}]
set_property PACKAGE_PIN E1 [get_ports {sw_i[4]}]
set_property PACKAGE_PIN D2 [get_ports {sw_i[5]}]
set_property PACKAGE_PIN D1 [get_ports {sw_i[6]}]
set_property PACKAGE_PIN C2 [get_ports {sw_i[7]}]
set_property PACKAGE_PIN B2 [get_ports {sw_i[8]}]
set_property PACKAGE_PIN A4 [get_ports {sw_i[9]}]
set_property PACKAGE_PIN J2 [get_ports run_i]
set_property PACKAGE_PIN J1 [get_ports reset]
set_property PACKAGE_PIN N15 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS25 [get_ports reset]
set_property IOSTANDARD LVCMOS25 [get_ports run_i]
create_clock -period 10.000 [get_ports clk]





set_property PACKAGE_PIN C13 [get_ports sign_led]
set_property IOSTANDARD LVCMOS33 [get_ports sign_led]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_a[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_a[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_a[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_a[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_b[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_b[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_b[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid_b[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_a[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg_b[0]}]
set_property PACKAGE_PIN G6 [get_ports {hex_grid_a[0]}]
set_property PACKAGE_PIN H6 [get_ports {hex_grid_a[1]}]
set_property PACKAGE_PIN C3 [get_ports {hex_grid_a[2]}]
set_property PACKAGE_PIN B3 [get_ports {hex_grid_a[3]}]
set_property PACKAGE_PIN E6 [get_ports {hex_seg_a[0]}]
set_property PACKAGE_PIN B4 [get_ports {hex_seg_a[1]}]
set_property PACKAGE_PIN D5 [get_ports {hex_seg_a[2]}]
set_property PACKAGE_PIN C5 [get_ports {hex_seg_a[3]}]
set_property PACKAGE_PIN D7 [get_ports {hex_seg_a[4]}]
set_property PACKAGE_PIN D6 [get_ports {hex_seg_a[5]}]
set_property PACKAGE_PIN C4 [get_ports {hex_seg_a[6]}]
set_property PACKAGE_PIN B5 [get_ports {hex_seg_a[7]}]
set_property PACKAGE_PIN F3 [get_ports {hex_seg_b[0]}]
set_property PACKAGE_PIN G5 [get_ports {hex_seg_b[1]}]
set_property PACKAGE_PIN J3 [get_ports {hex_seg_b[2]}]
set_property PACKAGE_PIN H4 [get_ports {hex_seg_b[3]}]
set_property PACKAGE_PIN F4 [get_ports {hex_seg_b[4]}]
set_property PACKAGE_PIN H3 [get_ports {hex_seg_b[5]}]
set_property PACKAGE_PIN E5 [get_ports {hex_seg_b[6]}]
set_property PACKAGE_PIN J4 [get_ports {hex_seg_b[7]}]
set_property PACKAGE_PIN E4 [get_ports {hex_grid_b[0]}]
set_property PACKAGE_PIN E3 [get_ports {hex_grid_b[1]}]
set_property PACKAGE_PIN F5 [get_ports {hex_grid_b[2]}]
set_property PACKAGE_PIN H5 [get_ports {hex_grid_b[3]}]
set_property PACKAGE_PIN A5 [get_ports {sw_i[10]}]
set_property PACKAGE_PIN A6 [get_ports {sw_i[11]}]
set_property PACKAGE_PIN C7 [get_ports {sw_i[12]}]
set_property PACKAGE_PIN A7 [get_ports {sw_i[13]}]
set_property PACKAGE_PIN B7 [get_ports {sw_i[14]}]
set_property PACKAGE_PIN A8 [get_ports {sw_i[15]}]

set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_grid[0]}]
set_property PACKAGE_PIN B3 [get_ports {hex_grid[3]}]
set_property PACKAGE_PIN C3 [get_ports {hex_grid[2]}]
set_property PACKAGE_PIN H6 [get_ports {hex_grid[1]}]
set_property PACKAGE_PIN G6 [get_ports {hex_grid[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_seg[0]}]
set_property PACKAGE_PIN B5 [get_ports {hex_seg[7]}]
set_property PACKAGE_PIN C4 [get_ports {hex_seg[6]}]
set_property PACKAGE_PIN D6 [get_ports {hex_seg[5]}]
set_property PACKAGE_PIN D7 [get_ports {hex_seg[4]}]
set_property PACKAGE_PIN C5 [get_ports {hex_seg[3]}]
set_property PACKAGE_PIN D5 [get_ports {hex_seg[2]}]
set_property PACKAGE_PIN B4 [get_ports {hex_seg[1]}]
set_property PACKAGE_PIN E6 [get_ports {hex_seg[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Aout[0]}]
set_property PACKAGE_PIN G17 [get_ports {Aout[7]}]
set_property PACKAGE_PIN E18 [get_ports {Aout[6]}]
set_property PACKAGE_PIN D18 [get_ports {Aout[5]}]
set_property PACKAGE_PIN C18 [get_ports {Aout[4]}]
set_property PACKAGE_PIN B17 [get_ports {Aout[3]}]
set_property PACKAGE_PIN A17 [get_ports {Aout[2]}]
set_property PACKAGE_PIN B18 [get_ports {Aout[1]}]
set_property PACKAGE_PIN C17 [get_ports {Aout[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Bout[0]}]
set_property PACKAGE_PIN D17 [get_ports {Bout[7]}]
set_property PACKAGE_PIN E17 [get_ports {Bout[6]}]
set_property PACKAGE_PIN F18 [get_ports {Bout[5]}]
set_property PACKAGE_PIN D16 [get_ports {Bout[4]}]
set_property PACKAGE_PIN D15 [get_ports {Bout[3]}]
set_property PACKAGE_PIN D14 [get_ports {Bout[2]}]
set_property PACKAGE_PIN C14 [get_ports {Bout[1]}]
set_property PACKAGE_PIN C13 [get_ports {Bout[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports reset_loadB_clearA]
set_property PACKAGE_PIN J2 [get_ports reset_loadB_clearA]
set_property IOSTANDARD LVCMOS25 [get_ports run]
set_property PACKAGE_PIN J1 [get_ports run]
set_property IOSTANDARD LVCMOS33 [get_ports Xval]
set_property PACKAGE_PIN C9 [get_ports Xval]

set_property MARK_DEBUG true [get_nets run_IBUF]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {Aout_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {Bout_OBUF[2]}]
set_property MARK_DEBUG true [get_nets A_load]
set_property MARK_DEBUG true [get_nets reset_loadB_clearA_IBUF]

set_property MARK_DEBUG true [get_nets {controlMachine/curr_state[1]}]
set_property MARK_DEBUG true [get_nets {controlMachine/curr_state[2]}]
set_property MARK_DEBUG true [get_nets {controlMachine/curr_state[0]}]
set_property MARK_DEBUG true [get_nets {counter/curr_state__0[1]}]
set_property MARK_DEBUG true [get_nets {counter/curr_state__0[0]}]
set_property MARK_DEBUG true [get_nets {counter/curr_state__0[3]}]
set_property MARK_DEBUG true [get_nets {counter/curr_state__0[2]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {controlMachine/curr_state[0]} {controlMachine/curr_state[1]} {controlMachine/curr_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {counter/curr_state__0[0]} {counter/curr_state__0[1]} {counter/curr_state__0[2]} {counter/curr_state__0[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aout_OBUF[0]} {Aout_OBUF[1]} {Aout_OBUF[2]} {Aout_OBUF[3]} {Aout_OBUF[4]} {Aout_OBUF[5]} {Aout_OBUF[6]} {Aout_OBUF[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Bout_OBUF[0]} {Bout_OBUF[1]} {Bout_OBUF[2]} {Bout_OBUF[3]} {Bout_OBUF[4]} {Bout_OBUF[5]} {Bout_OBUF[6]} {Bout_OBUF[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list A_load]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list reset_loadB_clearA_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list run_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
