
Seeed-LoRa-E5_PingPong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012620  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b94  08012760  08012760  00022760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080132f4  080132f4  00031194  2**0
                  CONTENTS
  4 .ARM          00000008  080132f4  080132f4  000232f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080132fc  080132fc  00031194  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080132fc  080132fc  000232fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013300  08013300  00023300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001194  20000000  08013304  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000964  20001194  08014498  00031194  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001af8  08014498  00031af8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00031194  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002907c  00000000  00000000  000311be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000066bb  00000000  00000000  0005a23a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025d0  00000000  00000000  000608f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002330  00000000  00000000  00062ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ab47  00000000  00000000  000651f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b9d9  00000000  00000000  0006fd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c63a9  00000000  00000000  0009b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00161ac1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b0f8  00000000  00000000  00161b14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20001194 	.word	0x20001194
 800015c:	00000000 	.word	0x00000000
 8000160:	08012748 	.word	0x08012748

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20001198 	.word	0x20001198
 800017c:	08012748 	.word	0x08012748

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c4c:	f000 b9ac 	b.w	8000fa8 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83e 	bl	8000cd8 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	4605      	mov	r5, r0
 8000c6c:	460c      	mov	r4, r1
 8000c6e:	4628      	mov	r0, r5
 8000c70:	4621      	mov	r1, r4
 8000c72:	2200      	movs	r2, #0
 8000c74:	2300      	movs	r3, #0
 8000c76:	f7ff ff09 	bl	8000a8c <__aeabi_dcmplt>
 8000c7a:	b928      	cbnz	r0, 8000c88 <__aeabi_d2lz+0x20>
 8000c7c:	4628      	mov	r0, r5
 8000c7e:	4621      	mov	r1, r4
 8000c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c84:	f000 b80a 	b.w	8000c9c <__aeabi_d2ulz>
 8000c88:	4628      	mov	r0, r5
 8000c8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c8e:	f000 f805 	bl	8000c9c <__aeabi_d2ulz>
 8000c92:	4240      	negs	r0, r0
 8000c94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c98:	bd38      	pop	{r3, r4, r5, pc}
 8000c9a:	bf00      	nop

08000c9c <__aeabi_d2ulz>:
 8000c9c:	b5d0      	push	{r4, r6, r7, lr}
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <__aeabi_d2ulz+0x34>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4606      	mov	r6, r0
 8000ca4:	460f      	mov	r7, r1
 8000ca6:	f7ff fc7f 	bl	80005a8 <__aeabi_dmul>
 8000caa:	f7ff ff55 	bl	8000b58 <__aeabi_d2uiz>
 8000cae:	4604      	mov	r4, r0
 8000cb0:	f7ff fc00 	bl	80004b4 <__aeabi_ui2d>
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <__aeabi_d2ulz+0x38>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f7ff fc76 	bl	80005a8 <__aeabi_dmul>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	4639      	mov	r1, r7
 8000cc4:	f7ff fab8 	bl	8000238 <__aeabi_dsub>
 8000cc8:	f7ff ff46 	bl	8000b58 <__aeabi_d2uiz>
 8000ccc:	4621      	mov	r1, r4
 8000cce:	bdd0      	pop	{r4, r6, r7, pc}
 8000cd0:	3df00000 	.word	0x3df00000
 8000cd4:	41f00000 	.word	0x41f00000

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	4688      	mov	r8, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14d      	bne.n	8000d84 <__udivmoddi4+0xac>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d968      	bls.n	8000dc0 <__udivmoddi4+0xe8>
 8000cee:	fab2 f282 	clz	r2, r2
 8000cf2:	b152      	cbz	r2, 8000d0a <__udivmoddi4+0x32>
 8000cf4:	fa01 f302 	lsl.w	r3, r1, r2
 8000cf8:	f1c2 0120 	rsb	r1, r2, #32
 8000cfc:	fa20 f101 	lsr.w	r1, r0, r1
 8000d00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d04:	ea41 0803 	orr.w	r8, r1, r3
 8000d08:	4094      	lsls	r4, r2
 8000d0a:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000d0e:	0c21      	lsrs	r1, r4, #16
 8000d10:	fbb8 fef5 	udiv	lr, r8, r5
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	fb05 831e 	mls	r3, r5, lr, r8
 8000d1c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d20:	fb0e f107 	mul.w	r1, lr, r7
 8000d24:	4299      	cmp	r1, r3
 8000d26:	d90b      	bls.n	8000d40 <__udivmoddi4+0x68>
 8000d28:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2c:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 8000d30:	f080 811e 	bcs.w	8000f70 <__udivmoddi4+0x298>
 8000d34:	4299      	cmp	r1, r3
 8000d36:	f240 811b 	bls.w	8000f70 <__udivmoddi4+0x298>
 8000d3a:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d3e:	4463      	add	r3, ip
 8000d40:	1a5b      	subs	r3, r3, r1
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb3 f0f5 	udiv	r0, r3, r5
 8000d48:	fb05 3310 	mls	r3, r5, r0, r3
 8000d4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d50:	fb00 f707 	mul.w	r7, r0, r7
 8000d54:	42a7      	cmp	r7, r4
 8000d56:	d90a      	bls.n	8000d6e <__udivmoddi4+0x96>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d60:	f080 8108 	bcs.w	8000f74 <__udivmoddi4+0x29c>
 8000d64:	42a7      	cmp	r7, r4
 8000d66:	f240 8105 	bls.w	8000f74 <__udivmoddi4+0x29c>
 8000d6a:	4464      	add	r4, ip
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	1be4      	subs	r4, r4, r7
 8000d70:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d74:	2100      	movs	r1, #0
 8000d76:	b11e      	cbz	r6, 8000d80 <__udivmoddi4+0xa8>
 8000d78:	40d4      	lsrs	r4, r2
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	e9c6 4300 	strd	r4, r3, [r6]
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	428b      	cmp	r3, r1
 8000d86:	d908      	bls.n	8000d9a <__udivmoddi4+0xc2>
 8000d88:	2e00      	cmp	r6, #0
 8000d8a:	f000 80ee 	beq.w	8000f6a <__udivmoddi4+0x292>
 8000d8e:	2100      	movs	r1, #0
 8000d90:	e9c6 0500 	strd	r0, r5, [r6]
 8000d94:	4608      	mov	r0, r1
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	fab3 f183 	clz	r1, r3
 8000d9e:	2900      	cmp	r1, #0
 8000da0:	d14a      	bne.n	8000e38 <__udivmoddi4+0x160>
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d302      	bcc.n	8000dac <__udivmoddi4+0xd4>
 8000da6:	4282      	cmp	r2, r0
 8000da8:	f200 80f9 	bhi.w	8000f9e <__udivmoddi4+0x2c6>
 8000dac:	1a84      	subs	r4, r0, r2
 8000dae:	eb65 0303 	sbc.w	r3, r5, r3
 8000db2:	2001      	movs	r0, #1
 8000db4:	4698      	mov	r8, r3
 8000db6:	2e00      	cmp	r6, #0
 8000db8:	d0e2      	beq.n	8000d80 <__udivmoddi4+0xa8>
 8000dba:	e9c6 4800 	strd	r4, r8, [r6]
 8000dbe:	e7df      	b.n	8000d80 <__udivmoddi4+0xa8>
 8000dc0:	b902      	cbnz	r2, 8000dc4 <__udivmoddi4+0xec>
 8000dc2:	deff      	udf	#255	; 0xff
 8000dc4:	fab2 f282 	clz	r2, r2
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	f040 8091 	bne.w	8000ef0 <__udivmoddi4+0x218>
 8000dce:	eba1 050c 	sub.w	r5, r1, ip
 8000dd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd6:	fa1f fe8c 	uxth.w	lr, ip
 8000dda:	2101      	movs	r1, #1
 8000ddc:	fbb5 f3f7 	udiv	r3, r5, r7
 8000de0:	fb07 5013 	mls	r0, r7, r3, r5
 8000de4:	0c25      	lsrs	r5, r4, #16
 8000de6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000dea:	fb0e f003 	mul.w	r0, lr, r3
 8000dee:	42a8      	cmp	r0, r5
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x12c>
 8000df2:	eb1c 0505 	adds.w	r5, ip, r5
 8000df6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x12a>
 8000dfc:	42a8      	cmp	r0, r5
 8000dfe:	f200 80cb 	bhi.w	8000f98 <__udivmoddi4+0x2c0>
 8000e02:	4643      	mov	r3, r8
 8000e04:	1a2d      	subs	r5, r5, r0
 8000e06:	b2a4      	uxth	r4, r4
 8000e08:	fbb5 f0f7 	udiv	r0, r5, r7
 8000e0c:	fb07 5510 	mls	r5, r7, r0, r5
 8000e10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e14:	fb0e fe00 	mul.w	lr, lr, r0
 8000e18:	45a6      	cmp	lr, r4
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x156>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000e24:	d202      	bcs.n	8000e2c <__udivmoddi4+0x154>
 8000e26:	45a6      	cmp	lr, r4
 8000e28:	f200 80bb 	bhi.w	8000fa2 <__udivmoddi4+0x2ca>
 8000e2c:	4628      	mov	r0, r5
 8000e2e:	eba4 040e 	sub.w	r4, r4, lr
 8000e32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e36:	e79e      	b.n	8000d76 <__udivmoddi4+0x9e>
 8000e38:	f1c1 0720 	rsb	r7, r1, #32
 8000e3c:	408b      	lsls	r3, r1
 8000e3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e46:	fa20 f407 	lsr.w	r4, r0, r7
 8000e4a:	fa05 f301 	lsl.w	r3, r5, r1
 8000e4e:	431c      	orrs	r4, r3
 8000e50:	40fd      	lsrs	r5, r7
 8000e52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e56:	fa00 f301 	lsl.w	r3, r0, r1
 8000e5a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e5e:	0c20      	lsrs	r0, r4, #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fb09 5518 	mls	r5, r9, r8, r5
 8000e68:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000e6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e70:	42a8      	cmp	r0, r5
 8000e72:	fa02 f201 	lsl.w	r2, r2, r1
 8000e76:	d90b      	bls.n	8000e90 <__udivmoddi4+0x1b8>
 8000e78:	eb1c 0505 	adds.w	r5, ip, r5
 8000e7c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e80:	f080 8088 	bcs.w	8000f94 <__udivmoddi4+0x2bc>
 8000e84:	42a8      	cmp	r0, r5
 8000e86:	f240 8085 	bls.w	8000f94 <__udivmoddi4+0x2bc>
 8000e8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e8e:	4465      	add	r5, ip
 8000e90:	1a2d      	subs	r5, r5, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb5 f0f9 	udiv	r0, r5, r9
 8000e98:	fb09 5510 	mls	r5, r9, r0, r5
 8000e9c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ea0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ea4:	45ae      	cmp	lr, r5
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x1e2>
 8000ea8:	eb1c 0505 	adds.w	r5, ip, r5
 8000eac:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000eb0:	d26c      	bcs.n	8000f8c <__udivmoddi4+0x2b4>
 8000eb2:	45ae      	cmp	lr, r5
 8000eb4:	d96a      	bls.n	8000f8c <__udivmoddi4+0x2b4>
 8000eb6:	3802      	subs	r0, #2
 8000eb8:	4465      	add	r5, ip
 8000eba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ebe:	fba0 9402 	umull	r9, r4, r0, r2
 8000ec2:	eba5 050e 	sub.w	r5, r5, lr
 8000ec6:	42a5      	cmp	r5, r4
 8000ec8:	46c8      	mov	r8, r9
 8000eca:	46a6      	mov	lr, r4
 8000ecc:	d356      	bcc.n	8000f7c <__udivmoddi4+0x2a4>
 8000ece:	d053      	beq.n	8000f78 <__udivmoddi4+0x2a0>
 8000ed0:	b15e      	cbz	r6, 8000eea <__udivmoddi4+0x212>
 8000ed2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ed6:	eb65 050e 	sbc.w	r5, r5, lr
 8000eda:	fa05 f707 	lsl.w	r7, r5, r7
 8000ede:	fa22 f301 	lsr.w	r3, r2, r1
 8000ee2:	40cd      	lsrs	r5, r1
 8000ee4:	431f      	orrs	r7, r3
 8000ee6:	e9c6 7500 	strd	r7, r5, [r6]
 8000eea:	2100      	movs	r1, #0
 8000eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef0:	f1c2 0320 	rsb	r3, r2, #32
 8000ef4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	fa25 f303 	lsr.w	r3, r5, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	430d      	orrs	r5, r1
 8000f04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f08:	fa1f fe8c 	uxth.w	lr, ip
 8000f0c:	fbb3 f1f7 	udiv	r1, r3, r7
 8000f10:	fb07 3011 	mls	r0, r7, r1, r3
 8000f14:	0c2b      	lsrs	r3, r5, #16
 8000f16:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000f1a:	fb01 f00e 	mul.w	r0, r1, lr
 8000f1e:	4298      	cmp	r0, r3
 8000f20:	fa04 f402 	lsl.w	r4, r4, r2
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x260>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000f2e:	d22f      	bcs.n	8000f90 <__udivmoddi4+0x2b8>
 8000f30:	4298      	cmp	r0, r3
 8000f32:	d92d      	bls.n	8000f90 <__udivmoddi4+0x2b8>
 8000f34:	3902      	subs	r1, #2
 8000f36:	4463      	add	r3, ip
 8000f38:	1a1b      	subs	r3, r3, r0
 8000f3a:	b2ad      	uxth	r5, r5
 8000f3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f40:	fb07 3310 	mls	r3, r7, r0, r3
 8000f44:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f48:	fb00 f30e 	mul.w	r3, r0, lr
 8000f4c:	42ab      	cmp	r3, r5
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x28a>
 8000f50:	eb1c 0505 	adds.w	r5, ip, r5
 8000f54:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f58:	d216      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f5a:	42ab      	cmp	r3, r5
 8000f5c:	d914      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	4465      	add	r5, ip
 8000f62:	1aed      	subs	r5, r5, r3
 8000f64:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f68:	e738      	b.n	8000ddc <__udivmoddi4+0x104>
 8000f6a:	4631      	mov	r1, r6
 8000f6c:	4630      	mov	r0, r6
 8000f6e:	e707      	b.n	8000d80 <__udivmoddi4+0xa8>
 8000f70:	4686      	mov	lr, r0
 8000f72:	e6e5      	b.n	8000d40 <__udivmoddi4+0x68>
 8000f74:	4618      	mov	r0, r3
 8000f76:	e6fa      	b.n	8000d6e <__udivmoddi4+0x96>
 8000f78:	454b      	cmp	r3, r9
 8000f7a:	d2a9      	bcs.n	8000ed0 <__udivmoddi4+0x1f8>
 8000f7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f84:	3801      	subs	r0, #1
 8000f86:	e7a3      	b.n	8000ed0 <__udivmoddi4+0x1f8>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7ea      	b.n	8000f62 <__udivmoddi4+0x28a>
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	e794      	b.n	8000eba <__udivmoddi4+0x1e2>
 8000f90:	4641      	mov	r1, r8
 8000f92:	e7d1      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f94:	46d0      	mov	r8, sl
 8000f96:	e77b      	b.n	8000e90 <__udivmoddi4+0x1b8>
 8000f98:	3b02      	subs	r3, #2
 8000f9a:	4465      	add	r5, ip
 8000f9c:	e732      	b.n	8000e04 <__udivmoddi4+0x12c>
 8000f9e:	4608      	mov	r0, r1
 8000fa0:	e709      	b.n	8000db6 <__udivmoddi4+0xde>
 8000fa2:	4464      	add	r4, ip
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	e742      	b.n	8000e2e <__udivmoddi4+0x156>

08000fa8 <__aeabi_idiv0>:
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000fba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000fc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
}
 8000fd2:	bf00      	nop
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000fe0:	2004      	movs	r0, #4
 8000fe2:	f7ff ffe3 	bl	8000fac <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f7ff ffe0 	bl	8000fac <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2102      	movs	r1, #2
 8000ff0:	200b      	movs	r0, #11
 8000ff2:	f001 ff38 	bl	8002e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ff6:	200b      	movs	r0, #11
 8000ff8:	f001 ff4f 	bl	8002e9a <HAL_NVIC_EnableIRQ>

}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800100c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800100e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4313      	orrs	r3, r2
 8001016:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001018:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800101c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4013      	ands	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001024:	68fb      	ldr	r3, [r7, #12]
}
 8001026:	bf00      	nop
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr

08001030 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	2001      	movs	r0, #1
 8001046:	f7ff ffdb 	bl	8001000 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800104a:	2004      	movs	r0, #4
 800104c:	f7ff ffd8 	bl	8001000 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001050:	2002      	movs	r0, #2
 8001052:	f7ff ffd5 	bl	8001000 <LL_AHB2_GRP1_EnableClock>



  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001056:	2201      	movs	r2, #1
 8001058:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800105c:	4857      	ldr	r0, [pc, #348]	; (80011bc <MX_GPIO_Init+0x18c>)
 800105e:	f002 fd68 	bl	8003b32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	2131      	movs	r1, #49	; 0x31
 8001066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800106a:	f002 fd62 	bl	8003b32 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800106e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001072:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107c:	2303      	movs	r3, #3
 800107e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	4619      	mov	r1, r3
 8001084:	484d      	ldr	r0, [pc, #308]	; (80011bc <MX_GPIO_Init+0x18c>)
 8001086:	f002 fb0f 	bl	80036a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 800108a:	2331      	movs	r3, #49	; 0x31
 800108c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001096:	2303      	movs	r3, #3
 8001098:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	4619      	mov	r1, r3
 800109e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a2:	f002 fb01 	bl	80036a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 80010a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010ac:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4840      	ldr	r0, [pc, #256]	; (80011bc <MX_GPIO_Init+0x18c>)
 80010bc:	f002 faf4 	bl	80036a8 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  	HAL_GPIO_WritePin(GPIOA, PLAY5_Pin | PLAY1_Pin, GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	f44f 4102 	mov.w	r1, #33280	; 0x8200
 80010c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ca:	f002 fd32 	bl	8003b32 <HAL_GPIO_WritePin>

  	/*Configure GPIO pin Output Level */
  	HAL_GPIO_WritePin(GPIOB,
 80010ce:	2201      	movs	r2, #1
 80010d0:	f248 6118 	movw	r1, #34328	; 0x8618
 80010d4:	4839      	ldr	r0, [pc, #228]	; (80011bc <MX_GPIO_Init+0x18c>)
 80010d6:	f002 fd2c 	bl	8003b32 <HAL_GPIO_WritePin>
  			PLAY6_Pin | PLAY8_Pin | PLAY7_Pin | PLAY4_Pin | PLAY2_Pin,
  			GPIO_PIN_SET);

  	/*Configure GPIO pin Output Level */
  	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e0:	4836      	ldr	r0, [pc, #216]	; (80011bc <MX_GPIO_Init+0x18c>)
 80010e2:	f002 fd26 	bl	8003b32 <HAL_GPIO_WritePin>

  	/*Configure GPIO pin Output Level */
  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f0:	f002 fd1f 	bl	8003b32 <HAL_GPIO_WritePin>

  	/*Configure GPIO pin Output Level */
  	HAL_GPIO_WritePin(PLAY3_GPIO_Port, PLAY3_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2102      	movs	r1, #2
 80010f8:	4831      	ldr	r0, [pc, #196]	; (80011c0 <MX_GPIO_Init+0x190>)
 80010fa:	f002 fd1a 	bl	8003b32 <HAL_GPIO_WritePin>

  	/*Configure GPIO pins : PLAY5_Pin PLAY1_Pin */
  	GPIO_InitStruct.Pin = PLAY5_Pin | PLAY1_Pin;
 80010fe:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8001102:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	2301      	movs	r3, #1
 8001106:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001108:	2301      	movs	r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800110c:	2302      	movs	r3, #2
 800110e:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001118:	f002 fac6 	bl	80036a8 <HAL_GPIO_Init>

  	/*Configure GPIO pins : PLAY6_Pin PLAY8_Pin PLAY7_Pin PLAY4_Pin
  	 PLAY2_Pin */
  	GPIO_InitStruct.Pin = PLAY6_Pin | PLAY8_Pin | PLAY7_Pin | PLAY4_Pin
 800111c:	f248 6318 	movw	r3, #34328	; 0x8618
 8001120:	607b      	str	r3, [r7, #4]
  			| PLAY2_Pin;
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001122:	2301      	movs	r3, #1
 8001124:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001126:	2301      	movs	r3, #1
 8001128:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800112a:	2302      	movs	r3, #2
 800112c:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4619      	mov	r1, r3
 8001132:	4822      	ldr	r0, [pc, #136]	; (80011bc <MX_GPIO_Init+0x18c>)
 8001134:	f002 fab8 	bl	80036a8 <HAL_GPIO_Init>

  	/*Configure GPIO pin : LED2_Pin */
  	GPIO_InitStruct.Pin = LED2_Pin;
 8001138:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800113c:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800113e:	2311      	movs	r3, #17
 8001140:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001146:	2302      	movs	r3, #2
 8001148:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	4619      	mov	r1, r3
 800114e:	481b      	ldr	r0, [pc, #108]	; (80011bc <MX_GPIO_Init+0x18c>)
 8001150:	f002 faaa 	bl	80036a8 <HAL_GPIO_Init>

  	/*Configure GPIO pin : LED1_Pin */
  	GPIO_InitStruct.Pin = LED1_Pin;
 8001154:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001158:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800115a:	2311      	movs	r3, #17
 800115c:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001162:	2302      	movs	r3, #2
 8001164:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4619      	mov	r1, r3
 800116a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800116e:	f002 fa9b 	bl	80036a8 <HAL_GPIO_Init>

  	/*Configure GPIO pin : PLAY3_Pin */
  	GPIO_InitStruct.Pin = PLAY3_Pin;
 8001172:	2302      	movs	r3, #2
 8001174:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800117a:	2301      	movs	r3, #1
 800117c:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117e:	2302      	movs	r3, #2
 8001180:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(PLAY3_GPIO_Port, &GPIO_InitStruct);
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4619      	mov	r1, r3
 8001186:	480e      	ldr	r0, [pc, #56]	; (80011c0 <MX_GPIO_Init+0x190>)
 8001188:	f002 fa8e 	bl	80036a8 <HAL_GPIO_Init>

  	/*Configure GPIO pins : BOTAO2_Pin BOTAO1_Pin */
  	GPIO_InitStruct.Pin = BOTAO2_Pin | BOTAO1_Pin;
 800118c:	230c      	movs	r3, #12
 800118e:	607b      	str	r3, [r7, #4]
  	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
  	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001194:	2302      	movs	r3, #2
 8001196:	60fb      	str	r3, [r7, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	4619      	mov	r1, r3
 800119c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a0:	f002 fa82 	bl	80036a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	2029      	movs	r0, #41	; 0x29
 80011aa:	f001 fe5c 	bl	8002e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011ae:	2029      	movs	r0, #41	; 0x29
 80011b0:	f001 fe73 	bl	8002e9a <HAL_NVIC_EnableIRQ>

}
 80011b4:	bf00      	nop
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	48000400 	.word	0x48000400
 80011c0:	48000800 	.word	0x48000800

080011c4 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80011cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011d4:	f023 0218 	bic.w	r2, r3, #24
 80011d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4313      	orrs	r3, r2
 80011e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr
	...

080011f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011f4:	f001 fd10 	bl	8002c18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f8:	f000 f860 	bl	80012bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011fc:	f7ff ff18 	bl	8001030 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 8001200:	f00b f841 	bl	800c286 <MX_SubGHz_Phy_Init>
  MX_TIM2_Init();
 8001204:	f000 ff20 	bl	8002048 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	LED1_OFF
 8001208:	2201      	movs	r2, #1
 800120a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800120e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001212:	f002 fc8e 	bl	8003b32 <HAL_GPIO_WritePin>
	LED2_OFF
 8001216:	2201      	movs	r2, #1
 8001218:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800121c:	4825      	ldr	r0, [pc, #148]	; (80012b4 <main+0xc4>)
 800121e:	f002 fc88 	bl	8003b32 <HAL_GPIO_WritePin>
	teste_led();
 8001222:	f000 fa3d 	bl	80016a0 <teste_led>
	numero_vv = 1;
 8001226:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <main+0xc8>)
 8001228:	2201      	movs	r2, #1
 800122a:	701a      	strb	r2, [r3, #0]
	display_num(numero_vv);
 800122c:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <main+0xc8>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f8ad 	bl	8001390 <display_num>
  {
    /* USER CODE END WHILE */


    /* USER CODE BEGIN 3 */
    if (HAL_GPIO_ReadPin(BOTAO1_GPIO_Port, BOTAO1_Pin)) {
 8001236:	2104      	movs	r1, #4
 8001238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800123c:	f002 fc62 	bl	8003b04 <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00d      	beq.n	8001262 <main+0x72>
    	codec_and_send_start_frame_rc();
 8001246:	f000 fa67 	bl	8001718 <codec_and_send_start_frame_rc>
    	HAL_Delay(100);
 800124a:	2064      	movs	r0, #100	; 0x64
 800124c:	f000 fd86 	bl	8001d5c <HAL_Delay>
		while (HAL_GPIO_ReadPin(BOTAO1_GPIO_Port, BOTAO1_Pin)) {
 8001250:	bf00      	nop
 8001252:	2104      	movs	r1, #4
 8001254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001258:	f002 fc54 	bl	8003b04 <HAL_GPIO_ReadPin>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f7      	bne.n	8001252 <main+0x62>
		}
    }
	if (HAL_GPIO_ReadPin(BOTAO2_GPIO_Port, BOTAO2_Pin)) {
 8001262:	2108      	movs	r1, #8
 8001264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001268:	f002 fc4c 	bl	8003b04 <HAL_GPIO_ReadPin>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0e1      	beq.n	8001236 <main+0x46>
		if (numero_vv < 5)
 8001272:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <main+0xc8>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b04      	cmp	r3, #4
 8001278:	d806      	bhi.n	8001288 <main+0x98>
			numero_vv++;
 800127a:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <main+0xc8>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	3301      	adds	r3, #1
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <main+0xc8>)
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e002      	b.n	800128e <main+0x9e>
		else
			numero_vv = 1;
 8001288:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <main+0xc8>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
		display_num(numero_vv);
 800128e:	4b0a      	ldr	r3, [pc, #40]	; (80012b8 <main+0xc8>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f000 f87c 	bl	8001390 <display_num>
		HAL_Delay(100);
 8001298:	2064      	movs	r0, #100	; 0x64
 800129a:	f000 fd5f 	bl	8001d5c <HAL_Delay>
		while (HAL_GPIO_ReadPin(BOTAO2_GPIO_Port, BOTAO2_Pin)) {
 800129e:	bf00      	nop
 80012a0:	2108      	movs	r1, #8
 80012a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a6:	f002 fc2d 	bl	8003b04 <HAL_GPIO_ReadPin>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f7      	bne.n	80012a0 <main+0xb0>
    if (HAL_GPIO_ReadPin(BOTAO1_GPIO_Port, BOTAO1_Pin)) {
 80012b0:	e7c1      	b.n	8001236 <main+0x46>
 80012b2:	bf00      	nop
 80012b4:	48000400 	.word	0x48000400
 80012b8:	200011b1 	.word	0x200011b1

080012bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b09a      	sub	sp, #104	; 0x68
 80012c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c2:	f107 0320 	add.w	r3, r7, #32
 80012c6:	2248      	movs	r2, #72	; 0x48
 80012c8:	2100      	movs	r1, #0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f00c fdd8 	bl	800de80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d0:	f107 0308 	add.w	r3, r7, #8
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
 80012e0:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012e2:	f002 fc79 	bl	8003bd8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f7ff ff6c 	bl	80011c4 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012ec:	4b1f      	ldr	r3, [pc, #124]	; (800136c <SystemClock_Config+0xb0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012f4:	4a1d      	ldr	r2, [pc, #116]	; (800136c <SystemClock_Config+0xb0>)
 80012f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012fa:	6013      	str	r3, [r2, #0]
 80012fc:	4b1b      	ldr	r3, [pc, #108]	; (800136c <SystemClock_Config+0xb0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001308:	2324      	movs	r3, #36	; 0x24
 800130a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800130c:	2381      	movs	r3, #129	; 0x81
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001310:	2301      	movs	r3, #1
 8001312:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001314:	2300      	movs	r3, #0
 8001316:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001318:	23b0      	movs	r3, #176	; 0xb0
 800131a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800131c:	2300      	movs	r3, #0
 800131e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001320:	f107 0320 	add.w	r3, r7, #32
 8001324:	4618      	mov	r0, r3
 8001326:	f002 ffa3 	bl	8004270 <HAL_RCC_OscConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001330:	f000 fad2 	bl	80018d8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001334:	234f      	movs	r3, #79	; 0x4f
 8001336:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800134c:	f107 0308 	add.w	r3, r7, #8
 8001350:	2102      	movs	r1, #2
 8001352:	4618      	mov	r0, r3
 8001354:	f003 fb28 	bl	80049a8 <HAL_RCC_ClockConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800135e:	f000 fabb 	bl	80018d8 <Error_Handler>
  }
}
 8001362:	bf00      	nop
 8001364:	3768      	adds	r7, #104	; 0x68
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	58000400 	.word	0x58000400

08001370 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001378:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800137c:	4803      	ldr	r0, [pc, #12]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800137e:	f002 fbef 	bl	8003b60 <HAL_GPIO_TogglePin>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	48000400 	.word	0x48000400

08001390 <display_num>:

uint8_t display_num(uint8_t numero) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	DISPLAY1_OFF
 800139a:	2201      	movs	r2, #1
 800139c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a4:	f002 fbc5 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY2_OFF
 80013a8:	2201      	movs	r2, #1
 80013aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ae:	48b9      	ldr	r0, [pc, #740]	; (8001694 <display_num+0x304>)
 80013b0:	f002 fbbf 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY3_OFF
 80013b4:	2201      	movs	r2, #1
 80013b6:	2102      	movs	r1, #2
 80013b8:	48b7      	ldr	r0, [pc, #732]	; (8001698 <display_num+0x308>)
 80013ba:	f002 fbba 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY4_OFF
 80013be:	2201      	movs	r2, #1
 80013c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013c4:	48b3      	ldr	r0, [pc, #716]	; (8001694 <display_num+0x304>)
 80013c6:	f002 fbb4 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY5_OFF
 80013ca:	2201      	movs	r2, #1
 80013cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d4:	f002 fbad 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY6_OFF
 80013d8:	2201      	movs	r2, #1
 80013da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013de:	48ad      	ldr	r0, [pc, #692]	; (8001694 <display_num+0x304>)
 80013e0:	f002 fba7 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY7_OFF
 80013e4:	2201      	movs	r2, #1
 80013e6:	2110      	movs	r1, #16
 80013e8:	48aa      	ldr	r0, [pc, #680]	; (8001694 <display_num+0x304>)
 80013ea:	f002 fba2 	bl	8003b32 <HAL_GPIO_WritePin>
	DISPLAY8_OFF
 80013ee:	2201      	movs	r2, #1
 80013f0:	2108      	movs	r1, #8
 80013f2:	48a8      	ldr	r0, [pc, #672]	; (8001694 <display_num+0x304>)
 80013f4:	f002 fb9d 	bl	8003b32 <HAL_GPIO_WritePin>

	if (ativo)
 80013f8:	4ba8      	ldr	r3, [pc, #672]	; (800169c <display_num+0x30c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d005      	beq.n	800140c <display_num+0x7c>
		DISPLAY4_ON
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001406:	48a3      	ldr	r0, [pc, #652]	; (8001694 <display_num+0x304>)
 8001408:	f002 fb93 	bl	8003b32 <HAL_GPIO_WritePin>
	switch (numero) {
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	2b09      	cmp	r3, #9
 8001410:	f200 8139 	bhi.w	8001686 <display_num+0x2f6>
 8001414:	a201      	add	r2, pc, #4	; (adr r2, 800141c <display_num+0x8c>)
 8001416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141a:	bf00      	nop
 800141c:	08001445 	.word	0x08001445
 8001420:	0800148d 	.word	0x0800148d
 8001424:	080014a3 	.word	0x080014a3
 8001428:	080014df 	.word	0x080014df
 800142c:	08001517 	.word	0x08001517
 8001430:	08001547 	.word	0x08001547
 8001434:	08001583 	.word	0x08001583
 8001438:	080015cd 	.word	0x080015cd
 800143c:	080015ed 	.word	0x080015ed
 8001440:	08001641 	.word	0x08001641
	case 0:
		DISPLAY1_ON
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 7100 	mov.w	r1, #512	; 0x200
 800144a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144e:	f002 fb70 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001458:	488e      	ldr	r0, [pc, #568]	; (8001694 <display_num+0x304>)
 800145a:	f002 fb6a 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 800145e:	2200      	movs	r2, #0
 8001460:	2102      	movs	r1, #2
 8001462:	488d      	ldr	r0, [pc, #564]	; (8001698 <display_num+0x308>)
 8001464:	f002 fb65 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY5_ON
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800146e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001472:	f002 fb5e 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY7_ON
 8001476:	2200      	movs	r2, #0
 8001478:	2110      	movs	r1, #16
 800147a:	4886      	ldr	r0, [pc, #536]	; (8001694 <display_num+0x304>)
 800147c:	f002 fb59 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 8001480:	2200      	movs	r2, #0
 8001482:	2108      	movs	r1, #8
 8001484:	4883      	ldr	r0, [pc, #524]	; (8001694 <display_num+0x304>)
 8001486:	f002 fb54 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 800148a:	e0fd      	b.n	8001688 <display_num+0x2f8>
	case 1:
		DISPLAY8_ON
 800148c:	2200      	movs	r2, #0
 800148e:	2108      	movs	r1, #8
 8001490:	4880      	ldr	r0, [pc, #512]	; (8001694 <display_num+0x304>)
 8001492:	f002 fb4e 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 8001496:	2200      	movs	r2, #0
 8001498:	2102      	movs	r1, #2
 800149a:	487f      	ldr	r0, [pc, #508]	; (8001698 <display_num+0x308>)
 800149c:	f002 fb49 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 80014a0:	e0f2      	b.n	8001688 <display_num+0x2f8>
	case 2:
		DISPLAY7_ON
 80014a2:	2200      	movs	r2, #0
 80014a4:	2110      	movs	r1, #16
 80014a6:	487b      	ldr	r0, [pc, #492]	; (8001694 <display_num+0x304>)
 80014a8:	f002 fb43 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 80014ac:	2200      	movs	r2, #0
 80014ae:	2108      	movs	r1, #8
 80014b0:	4878      	ldr	r0, [pc, #480]	; (8001694 <display_num+0x304>)
 80014b2:	f002 fb3e 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014bc:	4875      	ldr	r0, [pc, #468]	; (8001694 <display_num+0x304>)
 80014be:	f002 fb38 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY1_ON
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014cc:	f002 fb31 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 80014d0:	2200      	movs	r2, #0
 80014d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014d6:	486f      	ldr	r0, [pc, #444]	; (8001694 <display_num+0x304>)
 80014d8:	f002 fb2b 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 80014dc:	e0d4      	b.n	8001688 <display_num+0x2f8>
	case 3:
		DISPLAY7_ON
 80014de:	2200      	movs	r2, #0
 80014e0:	2110      	movs	r1, #16
 80014e2:	486c      	ldr	r0, [pc, #432]	; (8001694 <display_num+0x304>)
 80014e4:	f002 fb25 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 80014e8:	2200      	movs	r2, #0
 80014ea:	2108      	movs	r1, #8
 80014ec:	4869      	ldr	r0, [pc, #420]	; (8001694 <display_num+0x304>)
 80014ee:	f002 fb20 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 80014f2:	2200      	movs	r2, #0
 80014f4:	2102      	movs	r1, #2
 80014f6:	4868      	ldr	r0, [pc, #416]	; (8001698 <display_num+0x308>)
 80014f8:	f002 fb1b 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 80014fc:	2200      	movs	r2, #0
 80014fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001502:	4864      	ldr	r0, [pc, #400]	; (8001694 <display_num+0x304>)
 8001504:	f002 fb15 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 8001508:	2200      	movs	r2, #0
 800150a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800150e:	4861      	ldr	r0, [pc, #388]	; (8001694 <display_num+0x304>)
 8001510:	f002 fb0f 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 8001514:	e0b8      	b.n	8001688 <display_num+0x2f8>
	case 4:
		DISPLAY5_ON
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800151c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001520:	f002 fb07 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800152a:	485a      	ldr	r0, [pc, #360]	; (8001694 <display_num+0x304>)
 800152c:	f002 fb01 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 8001530:	2200      	movs	r2, #0
 8001532:	2108      	movs	r1, #8
 8001534:	4857      	ldr	r0, [pc, #348]	; (8001694 <display_num+0x304>)
 8001536:	f002 fafc 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 800153a:	2200      	movs	r2, #0
 800153c:	2102      	movs	r1, #2
 800153e:	4856      	ldr	r0, [pc, #344]	; (8001698 <display_num+0x308>)
 8001540:	f002 faf7 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 8001544:	e0a0      	b.n	8001688 <display_num+0x2f8>
	case 5:
		DISPLAY7_ON
 8001546:	2200      	movs	r2, #0
 8001548:	2110      	movs	r1, #16
 800154a:	4852      	ldr	r0, [pc, #328]	; (8001694 <display_num+0x304>)
 800154c:	f002 faf1 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY5_ON
 8001550:	2200      	movs	r2, #0
 8001552:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001556:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155a:	f002 faea 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 800155e:	2200      	movs	r2, #0
 8001560:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001564:	484b      	ldr	r0, [pc, #300]	; (8001694 <display_num+0x304>)
 8001566:	f002 fae4 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 800156a:	2200      	movs	r2, #0
 800156c:	2102      	movs	r1, #2
 800156e:	484a      	ldr	r0, [pc, #296]	; (8001698 <display_num+0x308>)
 8001570:	f002 fadf 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 8001574:	2200      	movs	r2, #0
 8001576:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800157a:	4846      	ldr	r0, [pc, #280]	; (8001694 <display_num+0x304>)
 800157c:	f002 fad9 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 8001580:	e082      	b.n	8001688 <display_num+0x2f8>
	case 6:
		DISPLAY7_ON
 8001582:	2200      	movs	r2, #0
 8001584:	2110      	movs	r1, #16
 8001586:	4843      	ldr	r0, [pc, #268]	; (8001694 <display_num+0x304>)
 8001588:	f002 fad3 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY5_ON
 800158c:	2200      	movs	r2, #0
 800158e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001592:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001596:	f002 facc 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015a0:	483c      	ldr	r0, [pc, #240]	; (8001694 <display_num+0x304>)
 80015a2:	f002 fac6 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY1_ON
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b0:	f002 fabf 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 80015b4:	2200      	movs	r2, #0
 80015b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015ba:	4836      	ldr	r0, [pc, #216]	; (8001694 <display_num+0x304>)
 80015bc:	f002 fab9 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 80015c0:	2200      	movs	r2, #0
 80015c2:	2102      	movs	r1, #2
 80015c4:	4834      	ldr	r0, [pc, #208]	; (8001698 <display_num+0x308>)
 80015c6:	f002 fab4 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 80015ca:	e05d      	b.n	8001688 <display_num+0x2f8>
	case 7:
		DISPLAY7_ON
 80015cc:	2200      	movs	r2, #0
 80015ce:	2110      	movs	r1, #16
 80015d0:	4830      	ldr	r0, [pc, #192]	; (8001694 <display_num+0x304>)
 80015d2:	f002 faae 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 80015d6:	2200      	movs	r2, #0
 80015d8:	2108      	movs	r1, #8
 80015da:	482e      	ldr	r0, [pc, #184]	; (8001694 <display_num+0x304>)
 80015dc:	f002 faa9 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 80015e0:	2200      	movs	r2, #0
 80015e2:	2102      	movs	r1, #2
 80015e4:	482c      	ldr	r0, [pc, #176]	; (8001698 <display_num+0x308>)
 80015e6:	f002 faa4 	bl	8003b32 <HAL_GPIO_WritePin>
		break;
 80015ea:	e04d      	b.n	8001688 <display_num+0x2f8>
	case 8:
		DISPLAY1_ON
 80015ec:	2200      	movs	r2, #0
 80015ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f6:	f002 fa9c 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 80015fa:	2200      	movs	r2, #0
 80015fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001600:	4824      	ldr	r0, [pc, #144]	; (8001694 <display_num+0x304>)
 8001602:	f002 fa96 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY3_ON
 8001606:	2200      	movs	r2, #0
 8001608:	2102      	movs	r1, #2
 800160a:	4823      	ldr	r0, [pc, #140]	; (8001698 <display_num+0x308>)
 800160c:	f002 fa91 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY5_ON
 8001610:	2200      	movs	r2, #0
 8001612:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161a:	f002 fa8a 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 800161e:	2200      	movs	r2, #0
 8001620:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001624:	481b      	ldr	r0, [pc, #108]	; (8001694 <display_num+0x304>)
 8001626:	f002 fa84 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY7_ON
 800162a:	2200      	movs	r2, #0
 800162c:	2110      	movs	r1, #16
 800162e:	4819      	ldr	r0, [pc, #100]	; (8001694 <display_num+0x304>)
 8001630:	f002 fa7f 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 8001634:	2200      	movs	r2, #0
 8001636:	2108      	movs	r1, #8
 8001638:	4816      	ldr	r0, [pc, #88]	; (8001694 <display_num+0x304>)
 800163a:	f002 fa7a 	bl	8003b32 <HAL_GPIO_WritePin>

		break;
 800163e:	e023      	b.n	8001688 <display_num+0x2f8>
	case 9:

		DISPLAY3_ON
 8001640:	2200      	movs	r2, #0
 8001642:	2102      	movs	r1, #2
 8001644:	4814      	ldr	r0, [pc, #80]	; (8001698 <display_num+0x308>)
 8001646:	f002 fa74 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY5_ON
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001654:	f002 fa6d 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY6_ON
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800165e:	480d      	ldr	r0, [pc, #52]	; (8001694 <display_num+0x304>)
 8001660:	f002 fa67 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY7_ON
 8001664:	2200      	movs	r2, #0
 8001666:	2110      	movs	r1, #16
 8001668:	480a      	ldr	r0, [pc, #40]	; (8001694 <display_num+0x304>)
 800166a:	f002 fa62 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY8_ON
 800166e:	2200      	movs	r2, #0
 8001670:	2108      	movs	r1, #8
 8001672:	4808      	ldr	r0, [pc, #32]	; (8001694 <display_num+0x304>)
 8001674:	f002 fa5d 	bl	8003b32 <HAL_GPIO_WritePin>
		DISPLAY2_ON
 8001678:	2200      	movs	r2, #0
 800167a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800167e:	4805      	ldr	r0, [pc, #20]	; (8001694 <display_num+0x304>)
 8001680:	f002 fa57 	bl	8003b32 <HAL_GPIO_WritePin>

		break;
 8001684:	e000      	b.n	8001688 <display_num+0x2f8>

	default:
		break;
 8001686:	bf00      	nop
	}
	return 0;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	48000400 	.word	0x48000400
 8001698:	48000800 	.word	0x48000800
 800169c:	200011b0 	.word	0x200011b0

080016a0 <teste_led>:
	HAL_Delay(300);
	display_num(99);

}

void teste_led(void) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	LED1_OFF
 80016a4:	2201      	movs	r2, #1
 80016a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ae:	f002 fa40 	bl	8003b32 <HAL_GPIO_WritePin>
	LED2_OFF
 80016b2:	2201      	movs	r2, #1
 80016b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016b8:	4816      	ldr	r0, [pc, #88]	; (8001714 <teste_led+0x74>)
 80016ba:	f002 fa3a 	bl	8003b32 <HAL_GPIO_WritePin>
	LED1_ON
 80016be:	2200      	movs	r2, #0
 80016c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016c8:	f002 fa33 	bl	8003b32 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80016cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016d0:	f000 fb44 	bl	8001d5c <HAL_Delay>
	LED1_OFF
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016de:	f002 fa28 	bl	8003b32 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80016e2:	2064      	movs	r0, #100	; 0x64
 80016e4:	f000 fb3a 	bl	8001d5c <HAL_Delay>
	LED2_ON
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ee:	4809      	ldr	r0, [pc, #36]	; (8001714 <teste_led+0x74>)
 80016f0:	f002 fa1f 	bl	8003b32 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80016f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016f8:	f000 fb30 	bl	8001d5c <HAL_Delay>
	LED2_OFF
 80016fc:	2201      	movs	r2, #1
 80016fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001702:	4804      	ldr	r0, [pc, #16]	; (8001714 <teste_led+0x74>)
 8001704:	f002 fa15 	bl	8003b32 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001708:	2064      	movs	r0, #100	; 0x64
 800170a:	f000 fb27 	bl	8001d5c <HAL_Delay>
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	48000400 	.word	0x48000400

08001718 <codec_and_send_start_frame_rc>:
	}

	return ok;
}

bool codec_and_send_start_frame_rc(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b08e      	sub	sp, #56	; 0x38
 800171c:	af04      	add	r7, sp, #16

	bool ok = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
//payload inicial tem 16 caracteres
	uint8_t buffer_payload[16] = { 0 };
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
//pega o numero randomico para enviar o index
	int bffInxStart = randomTaskNumber;
 8001734:	4b5b      	ldr	r3, [pc, #364]	; (80018a4 <codec_and_send_start_frame_rc+0x18c>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	623b      	str	r3, [r7, #32]
//cria o char index
	char StartIndex[3] = { 0 };
 800173a:	4b5b      	ldr	r3, [pc, #364]	; (80018a8 <codec_and_send_start_frame_rc+0x190>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	81bb      	strh	r3, [r7, #12]
 8001740:	2300      	movs	r3, #0
 8001742:	73bb      	strb	r3, [r7, #14]
//transforma o numero randomico em char
	itoa(bffInxStart, StartIndex, 10);
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	220a      	movs	r2, #10
 800174a:	4619      	mov	r1, r3
 800174c:	6a38      	ldr	r0, [r7, #32]
 800174e:	f00c fb87 	bl	800de60 <itoa>

//acerta o char do numero randomico por deslocamento de zeros
	if (bffInxStart <= 99 && bffInxStart > 9) {
 8001752:	6a3b      	ldr	r3, [r7, #32]
 8001754:	2b63      	cmp	r3, #99	; 0x63
 8001756:	dc09      	bgt.n	800176c <codec_and_send_start_frame_rc+0x54>
 8001758:	6a3b      	ldr	r3, [r7, #32]
 800175a:	2b09      	cmp	r3, #9
 800175c:	dd06      	ble.n	800176c <codec_and_send_start_frame_rc+0x54>

		StartIndex[2] = StartIndex[1];
 800175e:	7b7b      	ldrb	r3, [r7, #13]
 8001760:	73bb      	strb	r3, [r7, #14]
		StartIndex[1] = StartIndex[0];
 8001762:	7b3b      	ldrb	r3, [r7, #12]
 8001764:	737b      	strb	r3, [r7, #13]
		StartIndex[0] = 48;
 8001766:	2330      	movs	r3, #48	; 0x30
 8001768:	733b      	strb	r3, [r7, #12]
 800176a:	e008      	b.n	800177e <codec_and_send_start_frame_rc+0x66>
	} else if (bffInxStart <= 9) {
 800176c:	6a3b      	ldr	r3, [r7, #32]
 800176e:	2b09      	cmp	r3, #9
 8001770:	dc05      	bgt.n	800177e <codec_and_send_start_frame_rc+0x66>
		StartIndex[2] = StartIndex[0];
 8001772:	7b3b      	ldrb	r3, [r7, #12]
 8001774:	73bb      	strb	r3, [r7, #14]
		StartIndex[1] = 48;
 8001776:	2330      	movs	r3, #48	; 0x30
 8001778:	737b      	strb	r3, [r7, #13]
		StartIndex[0] = 48;
 800177a:	2330      	movs	r3, #48	; 0x30
 800177c:	733b      	strb	r3, [r7, #12]
	}

//resgata o token atual em funcao do index
	actual_token = tokens[bffInxStart];
 800177e:	4a4b      	ldr	r2, [pc, #300]	; (80018ac <codec_and_send_start_frame_rc+0x194>)
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001786:	4a4a      	ldr	r2, [pc, #296]	; (80018b0 <codec_and_send_start_frame_rc+0x198>)
 8001788:	6013      	str	r3, [r2, #0]
	APP_TPRINTF("Actual Token = %u\r\n", actual_token);
 800178a:	4b49      	ldr	r3, [pc, #292]	; (80018b0 <codec_and_send_start_frame_rc+0x198>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	4b48      	ldr	r3, [pc, #288]	; (80018b4 <codec_and_send_start_frame_rc+0x19c>)
 8001792:	2201      	movs	r2, #1
 8001794:	2100      	movs	r1, #0
 8001796:	2000      	movs	r0, #0
 8001798:	f00c f8a8 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	HAL_Delay(bffInxStart);
 800179c:	6a3b      	ldr	r3, [r7, #32]
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 fadc 	bl	8001d5c <HAL_Delay>
//cria um segundo index randomico para resgatar na proxima mensagem
	indexToken = randomTaskNumber;
 80017a4:	4b3f      	ldr	r3, [pc, #252]	; (80018a4 <codec_and_send_start_frame_rc+0x18c>)
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 80017ac:	601a      	str	r2, [r3, #0]
//cria o char do segundo index
	char CommandIndex[3] = { 0 };
 80017ae:	4b3e      	ldr	r3, [pc, #248]	; (80018a8 <codec_and_send_start_frame_rc+0x190>)
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	813b      	strh	r3, [r7, #8]
 80017b4:	2300      	movs	r3, #0
 80017b6:	72bb      	strb	r3, [r7, #10]
//transmorma em char o segundo numero randomico
	itoa(indexToken, CommandIndex, 10);
 80017b8:	4b3f      	ldr	r3, [pc, #252]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f107 0108 	add.w	r1, r7, #8
 80017c0:	220a      	movs	r2, #10
 80017c2:	4618      	mov	r0, r3
 80017c4:	f00c fb4c 	bl	800de60 <itoa>
//acerto os zeros do segundo numero randomico
	if (indexToken <= 99 && indexToken > 9) {
 80017c8:	4b3b      	ldr	r3, [pc, #236]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b63      	cmp	r3, #99	; 0x63
 80017ce:	dc0a      	bgt.n	80017e6 <codec_and_send_start_frame_rc+0xce>
 80017d0:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b09      	cmp	r3, #9
 80017d6:	dd06      	ble.n	80017e6 <codec_and_send_start_frame_rc+0xce>

		CommandIndex[2] = CommandIndex[1];
 80017d8:	7a7b      	ldrb	r3, [r7, #9]
 80017da:	72bb      	strb	r3, [r7, #10]
		CommandIndex[1] = CommandIndex[0];
 80017dc:	7a3b      	ldrb	r3, [r7, #8]
 80017de:	727b      	strb	r3, [r7, #9]
		CommandIndex[0] = 48;
 80017e0:	2330      	movs	r3, #48	; 0x30
 80017e2:	723b      	strb	r3, [r7, #8]
 80017e4:	e014      	b.n	8001810 <codec_and_send_start_frame_rc+0xf8>
	} else if (indexToken <= 9) {
 80017e6:	4b34      	ldr	r3, [pc, #208]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b09      	cmp	r3, #9
 80017ec:	dc06      	bgt.n	80017fc <codec_and_send_start_frame_rc+0xe4>
		CommandIndex[2] = CommandIndex[0];
 80017ee:	7a3b      	ldrb	r3, [r7, #8]
 80017f0:	72bb      	strb	r3, [r7, #10]
		CommandIndex[1] = 48;
 80017f2:	2330      	movs	r3, #48	; 0x30
 80017f4:	727b      	strb	r3, [r7, #9]
		CommandIndex[0] = 48;
 80017f6:	2330      	movs	r3, #48	; 0x30
 80017f8:	723b      	strb	r3, [r7, #8]
 80017fa:	e009      	b.n	8001810 <codec_and_send_start_frame_rc+0xf8>
	} else if (indexToken == 0){
 80017fc:	4b2e      	ldr	r3, [pc, #184]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d105      	bne.n	8001810 <codec_and_send_start_frame_rc+0xf8>
		CommandIndex[2] = 48;
 8001804:	2330      	movs	r3, #48	; 0x30
 8001806:	72bb      	strb	r3, [r7, #10]
		CommandIndex[1] = 48;
 8001808:	2330      	movs	r3, #48	; 0x30
 800180a:	727b      	strb	r3, [r7, #9]
		CommandIndex[0] = 48;
 800180c:	2330      	movs	r3, #48	; 0x30
 800180e:	723b      	strb	r3, [r7, #8]
	}
	char tokenInChar[8]={0};
 8001810:	2300      	movs	r3, #0
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	2300      	movs	r3, #0
 8001816:	607b      	str	r3, [r7, #4]
	sprintf(tokenInChar,"%lu",actual_token);
 8001818:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <codec_and_send_start_frame_rc+0x198>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	463b      	mov	r3, r7
 800181e:	4927      	ldr	r1, [pc, #156]	; (80018bc <codec_and_send_start_frame_rc+0x1a4>)
 8001820:	4618      	mov	r0, r3
 8001822:	f00d f9a1 	bl	800eb68 <siprintf>
//pega e armazena o proximo numero token
	next_token = tokens[indexToken];
 8001826:	4b24      	ldr	r3, [pc, #144]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a20      	ldr	r2, [pc, #128]	; (80018ac <codec_and_send_start_frame_rc+0x194>)
 800182c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001830:	4a23      	ldr	r2, [pc, #140]	; (80018c0 <codec_and_send_start_frame_rc+0x1a8>)
 8001832:	6013      	str	r3, [r2, #0]

	APP_TPRINTF("Next Token[%u] = %u\r\n ", indexToken, next_token);
 8001834:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <codec_and_send_start_frame_rc+0x1a0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a21      	ldr	r2, [pc, #132]	; (80018c0 <codec_and_send_start_frame_rc+0x1a8>)
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	9201      	str	r2, [sp, #4]
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	4b20      	ldr	r3, [pc, #128]	; (80018c4 <codec_and_send_start_frame_rc+0x1ac>)
 8001842:	2201      	movs	r2, #1
 8001844:	2100      	movs	r1, #0
 8001846:	2000      	movs	r0, #0
 8001848:	f00c f850 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>

//monta o novo payload
	sprintf((char*)buffer_payload, "%i%i%s%s%s", numeroCadeado, numero_vv, StartIndex,
 800184c:	4b1e      	ldr	r3, [pc, #120]	; (80018c8 <codec_and_send_start_frame_rc+0x1b0>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <codec_and_send_start_frame_rc+0x1b4>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4619      	mov	r1, r3
 8001858:	f107 0010 	add.w	r0, r7, #16
 800185c:	f107 0308 	add.w	r3, r7, #8
 8001860:	9302      	str	r3, [sp, #8]
 8001862:	463b      	mov	r3, r7
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	460b      	mov	r3, r1
 800186e:	4918      	ldr	r1, [pc, #96]	; (80018d0 <codec_and_send_start_frame_rc+0x1b8>)
 8001870:	f00d f97a 	bl	800eb68 <siprintf>
			tokenInChar, CommandIndex);

	__NOP();
 8001874:	bf00      	nop
	APP_TPRINTF("Payload  to send= %s\r\n", buffer_payload);
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <codec_and_send_start_frame_rc+0x1bc>)
 800187e:	2201      	movs	r2, #1
 8001880:	2100      	movs	r1, #0
 8001882:	2000      	movs	r0, #0
 8001884:	f00c f832 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	write_master_string(buffer_payload);
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	4618      	mov	r0, r3
 800188e:	f00a fde7 	bl	800c460 <write_master_string>
//envia o novo payload
	MX_SubGHz_Phy_Process();
 8001892:	f00a fd00 	bl	800c296 <MX_SubGHz_Phy_Process>
	//ok = send_start_frame(buffer_payload);
	return ok;
 8001896:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27

}
 800189a:	4618      	mov	r0, r3
 800189c:	3728      	adds	r7, #40	; 0x28
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200011c0 	.word	0x200011c0
 80018a8:	08012820 	.word	0x08012820
 80018ac:	20000004 	.word	0x20000004
 80018b0:	200011b4 	.word	0x200011b4
 80018b4:	080127cc 	.word	0x080127cc
 80018b8:	200011bc 	.word	0x200011bc
 80018bc:	080127e0 	.word	0x080127e0
 80018c0:	200011b8 	.word	0x200011b8
 80018c4:	080127e4 	.word	0x080127e4
 80018c8:	20000000 	.word	0x20000000
 80018cc:	200011b1 	.word	0x200011b1
 80018d0:	080127fc 	.word	0x080127fc
 80018d4:	08012808 	.word	0x08012808

080018d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018dc:	b672      	cpsid	i
}
 80018de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <Error_Handler+0x8>

080018e2 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80018e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80018fa:	bf00      	nop
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr

08001902 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001902:	b480      	push	{r7}
 8001904:	b085      	sub	sp, #20
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800190a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800190e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001910:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4313      	orrs	r3, r2
 8001918:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800191a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800191e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4013      	ands	r3, r2
 8001924:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001926:	68fb      	ldr	r3, [r7, #12]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
	...

08001934 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	; 0x30
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	222c      	movs	r2, #44	; 0x2c
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f00c fa9d 	bl	800de80 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001946:	4b22      	ldr	r3, [pc, #136]	; (80019d0 <MX_RTC_Init+0x9c>)
 8001948:	4a22      	ldr	r2, [pc, #136]	; (80019d4 <MX_RTC_Init+0xa0>)
 800194a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 800194c:	4b20      	ldr	r3, [pc, #128]	; (80019d0 <MX_RTC_Init+0x9c>)
 800194e:	221f      	movs	r2, #31
 8001950:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001952:	4b1f      	ldr	r3, [pc, #124]	; (80019d0 <MX_RTC_Init+0x9c>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001958:	4b1d      	ldr	r3, [pc, #116]	; (80019d0 <MX_RTC_Init+0x9c>)
 800195a:	2200      	movs	r2, #0
 800195c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800195e:	4b1c      	ldr	r3, [pc, #112]	; (80019d0 <MX_RTC_Init+0x9c>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001964:	4b1a      	ldr	r3, [pc, #104]	; (80019d0 <MX_RTC_Init+0x9c>)
 8001966:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800196a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800196c:	4b18      	ldr	r3, [pc, #96]	; (80019d0 <MX_RTC_Init+0x9c>)
 800196e:	2200      	movs	r2, #0
 8001970:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001972:	4b17      	ldr	r3, [pc, #92]	; (80019d0 <MX_RTC_Init+0x9c>)
 8001974:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001978:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800197a:	4815      	ldr	r0, [pc, #84]	; (80019d0 <MX_RTC_Init+0x9c>)
 800197c:	f003 fcd0 	bl	8005320 <HAL_RTC_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001986:	f7ff ffa7 	bl	80018d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 800198a:	4811      	ldr	r0, [pc, #68]	; (80019d0 <MX_RTC_Init+0x9c>)
 800198c:	f003 ffbe 	bl	800590c <HAL_RTCEx_SetSSRU_IT>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001996:	f7ff ff9f 	bl	80018d8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800199a:	2300      	movs	r3, #0
 800199c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80019a6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80019aa:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80019ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2200      	movs	r2, #0
 80019b6:	4619      	mov	r1, r3
 80019b8:	4805      	ldr	r0, [pc, #20]	; (80019d0 <MX_RTC_Init+0x9c>)
 80019ba:	f003 fd2b 	bl	8005414 <HAL_RTC_SetAlarm_IT>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80019c4:	f7ff ff88 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	3730      	adds	r7, #48	; 0x30
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	200011c4 	.word	0x200011c4
 80019d4:	40002800 	.word	0x40002800

080019d8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b090      	sub	sp, #64	; 0x40
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e0:	f107 0308 	add.w	r3, r7, #8
 80019e4:	2238      	movs	r2, #56	; 0x38
 80019e6:	2100      	movs	r1, #0
 80019e8:	4618      	mov	r0, r3
 80019ea:	f00c fa49 	bl	800de80 <memset>
  if(rtcHandle->Instance==RTC)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a16      	ldr	r2, [pc, #88]	; (8001a4c <HAL_RTC_MspInit+0x74>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d125      	bne.n	8001a44 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019fc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80019fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a02:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a04:	f107 0308 	add.w	r3, r7, #8
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f003 fb6f 	bl	80050ec <HAL_RCCEx_PeriphCLKConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001a14:	f7ff ff60 	bl	80018d8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a18:	f7ff ff63 	bl	80018e2 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001a1c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001a20:	f7ff ff6f 	bl	8001902 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2100      	movs	r1, #0
 8001a28:	2002      	movs	r0, #2
 8001a2a:	f001 fa1c 	bl	8002e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001a2e:	2002      	movs	r0, #2
 8001a30:	f001 fa33 	bl	8002e9a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001a34:	2200      	movs	r2, #0
 8001a36:	2100      	movs	r1, #0
 8001a38:	202a      	movs	r0, #42	; 0x2a
 8001a3a:	f001 fa14 	bl	8002e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001a3e:	202a      	movs	r0, #42	; 0x2a
 8001a40:	f001 fa2b 	bl	8002e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001a44:	bf00      	nop
 8001a46:	3740      	adds	r7, #64	; 0x40
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40002800 	.word	0x40002800

08001a50 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001a54:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	58000400 	.word	0x58000400

08001a68 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001a84:	f001 f8e8 	bl	8002c58 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001a88:	f7ff ffe2 	bl	8001a50 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f002 f935 	bl	8003cfc <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001a9a:	f001 f8eb 	bl	8002c74 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001a9e:	f000 ff6b 	bl	8002978 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001aaa:	f001 f8d5 	bl	8002c58 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001aae:	2101      	movs	r1, #1
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f002 f89f 	bl	8003bf4 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001abe:	f001 f8d9 	bl	8002c74 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <NMI_Handler+0x4>

08001ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <HardFault_Handler+0x4>

08001ade <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae2:	e7fe      	b.n	8001ae2 <MemManage_Handler+0x4>

08001ae4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <BusFault_Handler+0x4>

08001aea <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <UsageFault_Handler+0x4>

08001af0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr

08001b20 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001b24:	4802      	ldr	r0, [pc, #8]	; (8001b30 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001b26:	f003 ff2d 	bl	8005984 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200011c4 	.word	0x200011c4

08001b34 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <DMA1_Channel1_IRQHandler+0x10>)
 8001b3a:	f001 fc45 	bl	80033c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200012f4 	.word	0x200012f4

08001b48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <TIM2_IRQHandler+0x10>)
 8001b4e:	f004 fcc3 	bl	80064d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20001210 	.word	0x20001210

08001b5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <USART1_IRQHandler+0x10>)
 8001b62:	f005 f991 	bl	8006e88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20001264 	.word	0x20001264

08001b70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001b74:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b78:	f002 f80c 	bl	8003b94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <RTC_Alarm_IRQHandler+0x10>)
 8001b86:	f003 fdad 	bl	80056e4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	200011c4 	.word	0x200011c4

08001b94 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001b9a:	f004 fa5b 	bl	8006054 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200011fc 	.word	0x200011fc

08001ba8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001bb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bb4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001bb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bc4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
}
 8001bce:	bf00      	nop
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <MX_SUBGHZ_Init+0x20>)
 8001bde:	2208      	movs	r2, #8
 8001be0:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001be2:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_SUBGHZ_Init+0x20>)
 8001be4:	f003 ffba 	bl	8005b5c <HAL_SUBGHZ_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001bee:	f7ff fe73 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	200011fc 	.word	0x200011fc

08001bfc <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001c04:	2001      	movs	r0, #1
 8001c06:	f7ff ffcf 	bl	8001ba8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	2032      	movs	r0, #50	; 0x32
 8001c10:	f001 f929 	bl	8002e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001c14:	2032      	movs	r0, #50	; 0x32
 8001c16:	f001 f940 	bl	8002e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001c2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001c34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	608b      	str	r3, [r1, #8]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff ffe8 	bl	8001c22 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001c52:	f00b fb9f 	bl	800d394 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <SystemApp_Init+0x38>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001c5c:	f000 f8b6 	bl	8001dcc <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001c60:	f00b fe28 	bl	800d8b4 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001c64:	4807      	ldr	r0, [pc, #28]	; (8001c84 <SystemApp_Init+0x3c>)
 8001c66:	f00b fec1 	bl	800d9ec <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001c6a:	2002      	movs	r0, #2
 8001c6c:	f00b fecc 	bl	800da08 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001c70:	f00a fe44 	bl	800c8fc <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001c74:	2101      	movs	r1, #1
 8001c76:	2002      	movs	r0, #2
 8001c78:	f00a fe80 	bl	800c97c <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20001208 	.word	0x20001208
 8001c84:	08001c95 	.word	0x08001c95

08001c88 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001c8c:	f00a fea6 	bl	800c9dc <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af02      	add	r7, sp, #8
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001c9e:	f107 0308 	add.w	r3, r7, #8
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f00a ff44 	bl	800cb30 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001cae:	9200      	str	r2, [sp, #0]
 8001cb0:	4a07      	ldr	r2, [pc, #28]	; (8001cd0 <TimestampNow+0x3c>)
 8001cb2:	2110      	movs	r1, #16
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f81d 	bl	8001cf4 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7fe fa60 	bl	8000180 <strlen>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001cc8:	bf00      	nop
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	080128cc 	.word	0x080128cc

08001cd4 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001cd8:	2101      	movs	r1, #1
 8001cda:	2004      	movs	r0, #4
 8001cdc:	f00a fe1e 	bl	800c91c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001ce8:	2100      	movs	r1, #0
 8001cea:	2004      	movs	r0, #4
 8001cec:	f00a fe16 	bl	800c91c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001cf4:	b40c      	push	{r2, r3}
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001d06:	6839      	ldr	r1, [r7, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f00b f85b 	bl	800cdc8 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d1c:	b002      	add	sp, #8
 8001d1e:	4770      	bx	lr

08001d20 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr

08001d34 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001d3e:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <HAL_GetTick+0x24>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8001d46:	f000 fab3 	bl	80022b0 <TIMER_IF_GetTimerValue>
 8001d4a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8001d4c:	687b      	ldr	r3, [r7, #4]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20001208 	.word	0x20001208

08001d5c <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 fb29 	bl	80023be <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001d6c:	bf00      	nop
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <LL_AHB2_GRP1_EnableClock>:
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4013      	ands	r3, r2
 8001d96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d98:	68fb      	ldr	r3, [r7, #12]
}
 8001d9a:	bf00      	nop
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <LL_EXTI_EnableIT_32_63+0x24>)
 8001dae:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001db2:	4905      	ldr	r1, [pc, #20]	; (8001dc8 <LL_EXTI_EnableIT_32_63+0x24>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	58000800 	.word	0x58000800

08001dcc <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8001dd2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001dd6:	f7ff ffe5 	bl	8001da4 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001dda:	f000 ff59 	bl	8002c90 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8001dde:	f000 ff5d 	bl	8002c9c <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8001de2:	f000 ff61 	bl	8002ca8 <HAL_DBGMCU_EnableDBGStandbyMode>
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8001df4:	2301      	movs	r3, #1
 8001df6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8001e00:	2001      	movs	r0, #1
 8001e02:	f7ff ffb7 	bl	8001d74 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 8001e06:	2002      	movs	r0, #2
 8001e08:	f7ff ffb4 	bl	8001d74 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 8001e0c:	2002      	movs	r0, #2
 8001e0e:	f7ff ffb1 	bl	8001d74 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 8001e12:	2002      	movs	r0, #2
 8001e14:	f7ff ffae 	bl	8001d74 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e24:	f001 fc40 	bl	80036a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8001e28:	2308      	movs	r3, #8
 8001e2a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8001e2c:	1d3b      	adds	r3, r7, #4
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4815      	ldr	r0, [pc, #84]	; (8001e88 <DBG_Init+0xbc>)
 8001e32:	f001 fc39 	bl	80036a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 8001e36:	2310      	movs	r3, #16
 8001e38:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4812      	ldr	r0, [pc, #72]	; (8001e88 <DBG_Init+0xbc>)
 8001e40:	f001 fc32 	bl	80036a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 8001e44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e48:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	480e      	ldr	r0, [pc, #56]	; (8001e88 <DBG_Init+0xbc>)
 8001e50:	f001 fc2a 	bl	80036a8 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	2101      	movs	r1, #1
 8001e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5c:	f001 fe69 	bl	8003b32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8001e60:	2200      	movs	r2, #0
 8001e62:	2108      	movs	r1, #8
 8001e64:	4808      	ldr	r0, [pc, #32]	; (8001e88 <DBG_Init+0xbc>)
 8001e66:	f001 fe64 	bl	8003b32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	4806      	ldr	r0, [pc, #24]	; (8001e88 <DBG_Init+0xbc>)
 8001e70:	f001 fe5f 	bl	8003b32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 8001e74:	2200      	movs	r2, #0
 8001e76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e7a:	4803      	ldr	r0, [pc, #12]	; (8001e88 <DBG_Init+0xbc>)
 8001e7c:	f001 fe59 	bl	8003b32 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	48000400 	.word	0x48000400

08001e8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
	return 1;
 8001e90:	2301      	movs	r3, #1
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr

08001e9a <_kill>:

int _kill(int pid, int sig)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
 8001ea2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ea4:	f00b ff9a 	bl	800dddc <__errno>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2216      	movs	r2, #22
 8001eac:	601a      	str	r2, [r3, #0]
	return -1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <_exit>:

void _exit (int status)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ec2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff ffe7 	bl	8001e9a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ecc:	e7fe      	b.n	8001ecc <_exit+0x12>

08001ece <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b086      	sub	sp, #24
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	e00a      	b.n	8001ef6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ee0:	f3af 8000 	nop.w
 8001ee4:	4601      	mov	r1, r0
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	1c5a      	adds	r2, r3, #1
 8001eea:	60ba      	str	r2, [r7, #8]
 8001eec:	b2ca      	uxtb	r2, r1
 8001eee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbf0      	blt.n	8001ee0 <_read+0x12>
	}

return len;
 8001efe:	687b      	ldr	r3, [r7, #4]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	e009      	b.n	8001f2e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	60ba      	str	r2, [r7, #8]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	617b      	str	r3, [r7, #20]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	dbf1      	blt.n	8001f1a <_write+0x12>
	}
	return len;
 8001f36:	687b      	ldr	r3, [r7, #4]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <_close>:

int _close(int file)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
	return -1;
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f66:	605a      	str	r2, [r3, #4]
	return 0;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr

08001f74 <_isatty>:

int _isatty(int file)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
	return 1;
 8001f7c:	2301      	movs	r3, #1
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
	return 0;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa8:	4a14      	ldr	r2, [pc, #80]	; (8001ffc <_sbrk+0x5c>)
 8001faa:	4b15      	ldr	r3, [pc, #84]	; (8002000 <_sbrk+0x60>)
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb4:	4b13      	ldr	r3, [pc, #76]	; (8002004 <_sbrk+0x64>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d102      	bne.n	8001fc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <_sbrk+0x64>)
 8001fbe:	4a12      	ldr	r2, [pc, #72]	; (8002008 <_sbrk+0x68>)
 8001fc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <_sbrk+0x64>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4413      	add	r3, r2
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d207      	bcs.n	8001fe0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fd0:	f00b ff04 	bl	800dddc <__errno>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001fde:	e009      	b.n	8001ff4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <_sbrk+0x64>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	; (8002004 <_sbrk+0x64>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	4a05      	ldr	r2, [pc, #20]	; (8002004 <_sbrk+0x64>)
 8001ff0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20010000 	.word	0x20010000
 8002000:	00000400 	.word	0x00000400
 8002004:	2000120c 	.word	0x2000120c
 8002008:	20001af8 	.word	0x20001af8

0800200c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr

08002018 <LL_APB1_GRP1_EnableClock>:
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002024:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002026:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4313      	orrs	r3, r2
 800202e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002030:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002034:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800203c:	68fb      	ldr	r3, [r7, #12]
}
 800203e:	bf00      	nop
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

	 TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]

	  /* USER CODE BEGIN TIM2_Init 1 */

	  /* USER CODE END TIM2_Init 1 */
	  htim2.Instance = TIM2;
 8002066:	4b25      	ldr	r3, [pc, #148]	; (80020fc <MX_TIM2_Init+0xb4>)
 8002068:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800206c:	601a      	str	r2, [r3, #0]
	  htim2.Init.Prescaler = PRESCALER_VALUE;
 800206e:	4b24      	ldr	r3, [pc, #144]	; (8002100 <MX_TIM2_Init+0xb8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a24      	ldr	r2, [pc, #144]	; (8002104 <MX_TIM2_Init+0xbc>)
 8002074:	fba2 2303 	umull	r2, r3, r2, r3
 8002078:	0b5b      	lsrs	r3, r3, #13
 800207a:	3b01      	subs	r3, #1
 800207c:	4a1f      	ldr	r2, [pc, #124]	; (80020fc <MX_TIM2_Init+0xb4>)
 800207e:	6053      	str	r3, [r2, #4]
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002080:	4b1e      	ldr	r3, [pc, #120]	; (80020fc <MX_TIM2_Init+0xb4>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
	  htim2.Init.Period = PERIOD_VALUE;
 8002086:	4b1d      	ldr	r3, [pc, #116]	; (80020fc <MX_TIM2_Init+0xb4>)
 8002088:	f242 720f 	movw	r2, #9999	; 0x270f
 800208c:	60da      	str	r2, [r3, #12]
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800208e:	4b1b      	ldr	r3, [pc, #108]	; (80020fc <MX_TIM2_Init+0xb4>)
 8002090:	2200      	movs	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002094:	4b19      	ldr	r3, [pc, #100]	; (80020fc <MX_TIM2_Init+0xb4>)
 8002096:	2200      	movs	r2, #0
 8002098:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800209a:	4818      	ldr	r0, [pc, #96]	; (80020fc <MX_TIM2_Init+0xb4>)
 800209c:	f004 f978 	bl	8006390 <HAL_TIM_Base_Init>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM2_Init+0x62>
	  {
	    Error_Handler();
 80020a6:	f7ff fc17 	bl	80018d8 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ae:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020b0:	f107 0310 	add.w	r3, r7, #16
 80020b4:	4619      	mov	r1, r3
 80020b6:	4811      	ldr	r0, [pc, #68]	; (80020fc <MX_TIM2_Init+0xb4>)
 80020b8:	f004 fb2d 	bl	8006716 <HAL_TIM_ConfigClockSource>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_TIM2_Init+0x7e>
	  {
	    Error_Handler();
 80020c2:	f7ff fc09 	bl	80018d8 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	4619      	mov	r1, r3
 80020d2:	480a      	ldr	r0, [pc, #40]	; (80020fc <MX_TIM2_Init+0xb4>)
 80020d4:	f004 fd06 	bl	8006ae4 <HAL_TIMEx_MasterConfigSynchronization>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM2_Init+0x9a>
	  {
	    Error_Handler();
 80020de:	f7ff fbfb 	bl	80018d8 <Error_Handler>
	  }
  /* USER CODE BEGIN TIM2_Init 2 */
	  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 80020e2:	4806      	ldr	r0, [pc, #24]	; (80020fc <MX_TIM2_Init+0xb4>)
 80020e4:	f004 f9ac 	bl	8006440 <HAL_TIM_Base_Start_IT>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_TIM2_Init+0xaa>
	  {
	    /* Starting Error */
	    Error_Handler();
 80020ee:	f7ff fbf3 	bl	80018d8 <Error_Handler>
	  }
  /* USER CODE END TIM2_Init 2 */

}
 80020f2:	bf00      	nop
 80020f4:	3720      	adds	r7, #32
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20001210 	.word	0x20001210
 8002100:	20000fa4 	.word	0x20000fa4
 8002104:	d1b71759 	.word	0xd1b71759

08002108 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002118:	d10a      	bne.n	8002130 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800211a:	2001      	movs	r0, #1
 800211c:	f7ff ff7c 	bl	8002018 <LL_APB1_GRP1_EnableClock>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002120:	2200      	movs	r2, #0
 8002122:	2100      	movs	r1, #0
 8002124:	201b      	movs	r0, #27
 8002126:	f000 fe9e 	bl	8002e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800212a:	201b      	movs	r0, #27
 800212c:	f000 feb5 	bl	8002e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr
	...

08002150 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002156:	2300      	movs	r3, #0
 8002158:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <TIMER_IF_Init+0x5c>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	f083 0301 	eor.w	r3, r3, #1
 8002162:	b2db      	uxtb	r3, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	d01b      	beq.n	80021a0 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <TIMER_IF_Init+0x60>)
 800216a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800216e:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002170:	f7ff fbe0 	bl	8001934 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002174:	f000 f856 	bl	8002224 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002178:	f44f 7180 	mov.w	r1, #256	; 0x100
 800217c:	480c      	ldr	r0, [pc, #48]	; (80021b0 <TIMER_IF_Init+0x60>)
 800217e:	f003 fa55 	bl	800562c <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002182:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <TIMER_IF_Init+0x60>)
 8002184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002188:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800218a:	4809      	ldr	r0, [pc, #36]	; (80021b0 <TIMER_IF_Init+0x60>)
 800218c:	f003 fb8c 	bl	80058a8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002190:	2000      	movs	r0, #0
 8002192:	f000 f9d3 	bl	800253c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002196:	f000 f85f 	bl	8002258 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800219a:	4b04      	ldr	r3, [pc, #16]	; (80021ac <TIMER_IF_Init+0x5c>)
 800219c:	2201      	movs	r2, #1
 800219e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80021a0:	79fb      	ldrb	r3, [r7, #7]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	2000125c 	.word	0x2000125c
 80021b0:	200011c4 	.word	0x200011c4

080021b4 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08e      	sub	sp, #56	; 0x38
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80021c2:	f107 0308 	add.w	r3, r7, #8
 80021c6:	222c      	movs	r2, #44	; 0x2c
 80021c8:	2100      	movs	r1, #0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f00b fe58 	bl	800de80 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80021d0:	f000 f828 	bl	8002224 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <TIMER_IF_StartTimer+0x68>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	4413      	add	r3, r2
 80021dc:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80021e8:	2300      	movs	r3, #0
 80021ea:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80021ec:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80021f0:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80021f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021f6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80021f8:	f107 0308 	add.w	r3, r7, #8
 80021fc:	2201      	movs	r2, #1
 80021fe:	4619      	mov	r1, r3
 8002200:	4807      	ldr	r0, [pc, #28]	; (8002220 <TIMER_IF_StartTimer+0x6c>)
 8002202:	f003 f907 	bl	8005414 <HAL_RTC_SetAlarm_IT>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 800220c:	f7ff fb64 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002210:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002214:	4618      	mov	r0, r3
 8002216:	3738      	adds	r7, #56	; 0x38
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20001260 	.word	0x20001260
 8002220:	200011c4 	.word	0x200011c4

08002224 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800222a:	2300      	movs	r3, #0
 800222c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800222e:	4b08      	ldr	r3, [pc, #32]	; (8002250 <TIMER_IF_StopTimer+0x2c>)
 8002230:	2201      	movs	r2, #1
 8002232:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002234:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002238:	4806      	ldr	r0, [pc, #24]	; (8002254 <TIMER_IF_StopTimer+0x30>)
 800223a:	f003 f9f7 	bl	800562c <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800223e:	4b05      	ldr	r3, [pc, #20]	; (8002254 <TIMER_IF_StopTimer+0x30>)
 8002240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002244:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002246:	79fb      	ldrb	r3, [r7, #7]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40002800 	.word	0x40002800
 8002254:	200011c4 	.word	0x200011c4

08002258 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 800225c:	f000 f98e 	bl	800257c <GetTimerTicks>
 8002260:	4603      	mov	r3, r0
 8002262:	4a03      	ldr	r2, [pc, #12]	; (8002270 <TIMER_IF_SetTimerContext+0x18>)
 8002264:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002266:	4b02      	ldr	r3, [pc, #8]	; (8002270 <TIMER_IF_SetTimerContext+0x18>)
 8002268:	681b      	ldr	r3, [r3, #0]
}
 800226a:	4618      	mov	r0, r3
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20001260 	.word	0x20001260

08002274 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002278:	4b02      	ldr	r3, [pc, #8]	; (8002284 <TIMER_IF_GetTimerContext+0x10>)
 800227a:	681b      	ldr	r3, [r3, #0]
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	20001260 	.word	0x20001260

08002288 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800228e:	2300      	movs	r3, #0
 8002290:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002292:	f000 f973 	bl	800257c <GetTimerTicks>
 8002296:	4602      	mov	r2, r0
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <TIMER_IF_GetTimerElapsedTime+0x24>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 80022a0:	687b      	ldr	r3, [r7, #4]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20001260 	.word	0x20001260

080022b0 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <TIMER_IF_GetTimerValue+0x24>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 80022c2:	f000 f95b 	bl	800257c <GetTimerTicks>
 80022c6:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 80022c8:	687b      	ldr	r3, [r7, #4]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	2000125c 	.word	0x2000125c

080022d8 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 80022e2:	2303      	movs	r3, #3
 80022e4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 80022e6:	687b      	ldr	r3, [r7, #4]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr

080022f2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80022f2:	b5b0      	push	{r4, r5, r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80022fa:	2100      	movs	r1, #0
 80022fc:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	2000      	movs	r0, #0
 8002302:	460a      	mov	r2, r1
 8002304:	4603      	mov	r3, r0
 8002306:	0d95      	lsrs	r5, r2, #22
 8002308:	0294      	lsls	r4, r2, #10
 800230a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800230e:	f04f 0300 	mov.w	r3, #0
 8002312:	4620      	mov	r0, r4
 8002314:	4629      	mov	r1, r5
 8002316:	f7fe fc8f 	bl	8000c38 <__aeabi_uldivmod>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4613      	mov	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002322:	68fb      	ldr	r3, [r7, #12]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bdb0      	pop	{r4, r5, r7, pc}

0800232c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 800232c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002330:	b085      	sub	sp, #20
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002336:	2100      	movs	r1, #0
 8002338:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	2000      	movs	r0, #0
 800233e:	460c      	mov	r4, r1
 8002340:	4605      	mov	r5, r0
 8002342:	4620      	mov	r0, r4
 8002344:	4629      	mov	r1, r5
 8002346:	f04f 0a00 	mov.w	sl, #0
 800234a:	f04f 0b00 	mov.w	fp, #0
 800234e:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002352:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002356:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 800235a:	4650      	mov	r0, sl
 800235c:	4659      	mov	r1, fp
 800235e:	1b02      	subs	r2, r0, r4
 8002360:	eb61 0305 	sbc.w	r3, r1, r5
 8002364:	f04f 0000 	mov.w	r0, #0
 8002368:	f04f 0100 	mov.w	r1, #0
 800236c:	0099      	lsls	r1, r3, #2
 800236e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002372:	0090      	lsls	r0, r2, #2
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	eb12 0804 	adds.w	r8, r2, r4
 800237c:	eb43 0905 	adc.w	r9, r3, r5
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800238c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002390:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002394:	4690      	mov	r8, r2
 8002396:	4699      	mov	r9, r3
 8002398:	4640      	mov	r0, r8
 800239a:	4649      	mov	r1, r9
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	0a82      	lsrs	r2, r0, #10
 80023a6:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80023aa:	0a8b      	lsrs	r3, r1, #10
 80023ac:	4613      	mov	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 80023b0:	68fb      	ldr	r3, [r7, #12]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80023bc:	4770      	bx	lr

080023be <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff ff93 	bl	80022f2 <TIMER_IF_Convert_ms2Tick>
 80023cc:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80023ce:	f000 f8d5 	bl	800257c <GetTimerTicks>
 80023d2:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80023d4:	e000      	b.n	80023d8 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80023d6:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80023d8:	f000 f8d0 	bl	800257c <GetTimerTicks>
 80023dc:	4602      	mov	r2, r0
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d8f6      	bhi.n	80023d6 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80023e8:	bf00      	nop
 80023ea:	bf00      	nop
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b082      	sub	sp, #8
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80023fa:	f00b f919 	bl	800d630 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b084      	sub	sp, #16
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800240e:	f000 f8a5 	bl	800255c <TIMER_IF_BkUp_Read_MSBticks>
 8002412:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	3301      	adds	r3, #1
 8002418:	4618      	mov	r0, r3
 800241a:	f000 f88f 	bl	800253c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800241e:	bf00      	nop
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002426:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800242a:	b08c      	sub	sp, #48	; 0x30
 800242c:	af00      	add	r7, sp, #0
 800242e:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002434:	f000 f8a2 	bl	800257c <GetTimerTicks>
 8002438:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 800243a:	f000 f88f 	bl	800255c <TIMER_IF_BkUp_Read_MSBticks>
 800243e:	6278      	str	r0, [r7, #36]	; 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002442:	2200      	movs	r2, #0
 8002444:	60bb      	str	r3, [r7, #8]
 8002446:	60fa      	str	r2, [r7, #12]
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	000b      	movs	r3, r1
 8002454:	2200      	movs	r2, #0
 8002456:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002458:	2000      	movs	r0, #0
 800245a:	460c      	mov	r4, r1
 800245c:	4605      	mov	r5, r0
 800245e:	eb12 0804 	adds.w	r8, r2, r4
 8002462:	eb43 0905 	adc.w	r9, r3, r5
 8002466:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 800246a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	f04f 0300 	mov.w	r3, #0
 8002476:	0a82      	lsrs	r2, r0, #10
 8002478:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800247c:	0a8b      	lsrs	r3, r1, #10
 800247e:	4613      	mov	r3, r2
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	2200      	movs	r2, #0
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	607a      	str	r2, [r7, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002490:	f04f 0b00 	mov.w	fp, #0
 8002494:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff ff46 	bl	800232c <TIMER_IF_Convert_Tick2ms>
 80024a0:	4603      	mov	r3, r0
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 80024a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3730      	adds	r7, #48	; 0x30
 80024ae:	46bd      	mov	sp, r7
 80024b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080024b4 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	2100      	movs	r1, #0
 80024c0:	4803      	ldr	r0, [pc, #12]	; (80024d0 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 80024c2:	f003 fa83 	bl	80059cc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	200011c4 	.word	0x200011c4

080024d4 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	2101      	movs	r1, #1
 80024e0:	4803      	ldr	r0, [pc, #12]	; (80024f0 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80024e2:	f003 fa73 	bl	80059cc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200011c4 	.word	0x200011c4

080024f4 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80024fe:	2100      	movs	r1, #0
 8002500:	4804      	ldr	r0, [pc, #16]	; (8002514 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002502:	f003 fa7b 	bl	80059fc <HAL_RTCEx_BKUPRead>
 8002506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002508:	687b      	ldr	r3, [r7, #4]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	200011c4 	.word	0x200011c4

08002518 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002522:	2101      	movs	r1, #1
 8002524:	4804      	ldr	r0, [pc, #16]	; (8002538 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002526:	f003 fa69 	bl	80059fc <HAL_RTCEx_BKUPRead>
 800252a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 800252c:	687b      	ldr	r3, [r7, #4]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	200011c4 	.word	0x200011c4

0800253c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	2102      	movs	r1, #2
 8002548:	4803      	ldr	r0, [pc, #12]	; (8002558 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 800254a:	f003 fa3f 	bl	80059cc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 800254e:	bf00      	nop
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	200011c4 	.word	0x200011c4

0800255c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002562:	2102      	movs	r1, #2
 8002564:	4804      	ldr	r0, [pc, #16]	; (8002578 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002566:	f003 fa49 	bl	80059fc <HAL_RTCEx_BKUPRead>
 800256a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 800256c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	200011c4 	.word	0x200011c4

0800257c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002582:	480b      	ldr	r0, [pc, #44]	; (80025b0 <GetTimerTicks+0x34>)
 8002584:	f7ff fdd8 	bl	8002138 <LL_RTC_TIME_GetSubSecond>
 8002588:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800258a:	e003      	b.n	8002594 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800258c:	4808      	ldr	r0, [pc, #32]	; (80025b0 <GetTimerTicks+0x34>)
 800258e:	f7ff fdd3 	bl	8002138 <LL_RTC_TIME_GetSubSecond>
 8002592:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002594:	4806      	ldr	r0, [pc, #24]	; (80025b0 <GetTimerTicks+0x34>)
 8002596:	f7ff fdcf 	bl	8002138 <LL_RTC_TIME_GetSubSecond>
 800259a:	4602      	mov	r2, r0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4293      	cmp	r3, r2
 80025a0:	d1f4      	bne.n	800258c <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40002800 	.word	0x40002800

080025b4 <LL_AHB2_GRP1_EnableClock>:
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80025bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80025cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4013      	ands	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025d8:	68fb      	ldr	r3, [r7, #12]
}
 80025da:	bf00      	nop
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr

080025e4 <LL_APB2_GRP1_EnableClock>:
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80025ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80025fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002600:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4013      	ands	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002608:	68fb      	ldr	r3, [r7, #12]
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	bc80      	pop	{r7}
 8002612:	4770      	bx	lr

08002614 <LL_APB2_GRP1_DisableClock>:
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 800261c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002620:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	43db      	mvns	r3, r3
 8002626:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800262a:	4013      	ands	r3, r2
 800262c:	660b      	str	r3, [r1, #96]	; 0x60
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800263c:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 800263e:	4a23      	ldr	r2, [pc, #140]	; (80026cc <MX_USART1_UART_Init+0x94>)
 8002640:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002642:	4b21      	ldr	r3, [pc, #132]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002644:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002648:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800264a:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 800264c:	2200      	movs	r2, #0
 800264e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002650:	4b1d      	ldr	r3, [pc, #116]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002652:	2200      	movs	r2, #0
 8002654:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002656:	4b1c      	ldr	r3, [pc, #112]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002658:	2200      	movs	r2, #0
 800265a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800265c:	4b1a      	ldr	r3, [pc, #104]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 800265e:	220c      	movs	r2, #12
 8002660:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002662:	4b19      	ldr	r3, [pc, #100]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002664:	2200      	movs	r2, #0
 8002666:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002668:	4b17      	ldr	r3, [pc, #92]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 800266a:	2200      	movs	r2, #0
 800266c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800266e:	4b16      	ldr	r3, [pc, #88]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002670:	2200      	movs	r2, #0
 8002672:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002674:	4b14      	ldr	r3, [pc, #80]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002676:	2200      	movs	r2, #0
 8002678:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800267a:	4b13      	ldr	r3, [pc, #76]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 800267c:	2200      	movs	r2, #0
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002680:	4811      	ldr	r0, [pc, #68]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002682:	f004 fac9 	bl	8006c18 <HAL_UART_Init>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800268c:	f7ff f924 	bl	80018d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002690:	2100      	movs	r1, #0
 8002692:	480d      	ldr	r0, [pc, #52]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 8002694:	f006 fb3f 	bl	8008d16 <HAL_UARTEx_SetTxFifoThreshold>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800269e:	f7ff f91b 	bl	80018d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026a2:	2100      	movs	r1, #0
 80026a4:	4808      	ldr	r0, [pc, #32]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 80026a6:	f006 fb74 	bl	8008d92 <HAL_UARTEx_SetRxFifoThreshold>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80026b0:	f7ff f912 	bl	80018d8 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 80026b4:	4804      	ldr	r0, [pc, #16]	; (80026c8 <MX_USART1_UART_Init+0x90>)
 80026b6:	f006 faf3 	bl	8008ca0 <HAL_UARTEx_EnableFifoMode>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80026c0:	f7ff f90a 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026c4:	bf00      	nop
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20001264 	.word	0x20001264
 80026cc:	40013800 	.word	0x40013800

080026d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b096      	sub	sp, #88	; 0x58
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026e8:	f107 030c 	add.w	r3, r7, #12
 80026ec:	2238      	movs	r2, #56	; 0x38
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f00b fbc5 	bl	800de80 <memset>
  if(uartHandle->Instance==USART1)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a2f      	ldr	r2, [pc, #188]	; (80027b8 <HAL_UART_MspInit+0xe8>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d156      	bne.n	80027ae <HAL_UART_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002700:	2301      	movs	r3, #1
 8002702:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002704:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002708:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800270a:	f107 030c 	add.w	r3, r7, #12
 800270e:	4618      	mov	r0, r3
 8002710:	f002 fcec 	bl	80050ec <HAL_RCCEx_PeriphCLKConfig>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800271a:	f7ff f8dd 	bl	80018d8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800271e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002722:	f7ff ff5f 	bl	80025e4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002726:	2002      	movs	r0, #2
 8002728:	f7ff ff44 	bl	80025b4 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 800272c:	23c0      	movs	r3, #192	; 0xc0
 800272e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002730:	2302      	movs	r3, #2
 8002732:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002738:	2303      	movs	r3, #3
 800273a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800273c:	2307      	movs	r3, #7
 800273e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002740:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002744:	4619      	mov	r1, r3
 8002746:	481d      	ldr	r0, [pc, #116]	; (80027bc <HAL_UART_MspInit+0xec>)
 8002748:	f000 ffae 	bl	80036a8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 800274c:	4b1c      	ldr	r3, [pc, #112]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 800274e:	4a1d      	ldr	r2, [pc, #116]	; (80027c4 <HAL_UART_MspInit+0xf4>)
 8002750:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002752:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002754:	2212      	movs	r2, #18
 8002756:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002758:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 800275a:	2210      	movs	r2, #16
 800275c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800275e:	4b18      	ldr	r3, [pc, #96]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002760:	2200      	movs	r2, #0
 8002762:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002764:	4b16      	ldr	r3, [pc, #88]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800276a:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 800276c:	2200      	movs	r2, #0
 800276e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002770:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002772:	2200      	movs	r2, #0
 8002774:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002776:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002778:	2200      	movs	r2, #0
 800277a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800277c:	4b10      	ldr	r3, [pc, #64]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 800277e:	2200      	movs	r2, #0
 8002780:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002782:	480f      	ldr	r0, [pc, #60]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002784:	f000 fba6 	bl	8002ed4 <HAL_DMA_Init>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800278e:	f7ff f8a3 	bl	80018d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 8002796:	679a      	str	r2, [r3, #120]	; 0x78
 8002798:	4a09      	ldr	r2, [pc, #36]	; (80027c0 <HAL_UART_MspInit+0xf0>)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 800279e:	2200      	movs	r2, #0
 80027a0:	2102      	movs	r1, #2
 80027a2:	2024      	movs	r0, #36	; 0x24
 80027a4:	f000 fb5f 	bl	8002e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027a8:	2024      	movs	r0, #36	; 0x24
 80027aa:	f000 fb76 	bl	8002e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027ae:	bf00      	nop
 80027b0:	3758      	adds	r7, #88	; 0x58
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40013800 	.word	0x40013800
 80027bc:	48000400 	.word	0x48000400
 80027c0:	200012f4 	.word	0x200012f4
 80027c4:	40020008 	.word	0x40020008

080027c8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a0b      	ldr	r2, [pc, #44]	; (8002804 <HAL_UART_MspDeInit+0x3c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d10f      	bne.n	80027fa <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80027da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80027de:	f7ff ff19 	bl	8002614 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 80027e2:	21c0      	movs	r1, #192	; 0xc0
 80027e4:	4808      	ldr	r0, [pc, #32]	; (8002808 <HAL_UART_MspDeInit+0x40>)
 80027e6:	f001 f8bf 	bl	8003968 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 fc18 	bl	8003024 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80027f4:	2024      	movs	r0, #36	; 0x24
 80027f6:	f000 fb5e 	bl	8002eb6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80027fa:	bf00      	nop
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40013800 	.word	0x40013800
 8002808:	48000400 	.word	0x48000400

0800280c <LL_APB2_GRP1_ForceReset>:
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002814:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002818:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800281a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4313      	orrs	r3, r2
 8002822:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <LL_APB2_GRP1_ReleaseReset>:
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002836:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800283a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	43db      	mvns	r3, r3
 8002840:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002844:	4013      	ands	r3, r2
 8002846:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
	...

08002854 <LL_EXTI_EnableIT_0_31>:
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800285c:	4b06      	ldr	r3, [pc, #24]	; (8002878 <LL_EXTI_EnableIT_0_31+0x24>)
 800285e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002862:	4905      	ldr	r1, [pc, #20]	; (8002878 <LL_EXTI_EnableIT_0_31+0x24>)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	58000800 	.word	0x58000800

0800287c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002884:	4a07      	ldr	r2, [pc, #28]	; (80028a4 <vcom_Init+0x28>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 800288a:	f7fe fba7 	bl	8000fdc <MX_DMA_Init>
  MX_USART1_UART_Init();
 800288e:	f7ff fed3 	bl	8002638 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 8002892:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002896:	f7ff ffdd 	bl	8002854 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 800289a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800289c:	4618      	mov	r0, r3
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20001358 	.word	0x20001358

080028a8 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 80028ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028b0:	f7ff ffac 	bl	800280c <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 80028b4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028b8:	f7ff ffb9 	bl	800282e <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 80028bc:	4804      	ldr	r0, [pc, #16]	; (80028d0 <vcom_DeInit+0x28>)
 80028be:	f7ff ff83 	bl	80027c8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80028c2:	200f      	movs	r0, #15
 80028c4:	f000 faf7 	bl	8002eb6 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80028c8:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20001264 	.word	0x20001264

080028d4 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	460b      	mov	r3, r1
 80028de:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80028e0:	887b      	ldrh	r3, [r7, #2]
 80028e2:	461a      	mov	r2, r3
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4804      	ldr	r0, [pc, #16]	; (80028f8 <vcom_Trace_DMA+0x24>)
 80028e8:	f004 fa3c 	bl	8006d64 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 80028ec:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20001264 	.word	0x20001264

080028fc <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002904:	4a19      	ldr	r2, [pc, #100]	; (800296c <vcom_ReceiveInit+0x70>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800290a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800290e:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8002910:	f107 0308 	add.w	r3, r7, #8
 8002914:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002918:	4815      	ldr	r0, [pc, #84]	; (8002970 <vcom_ReceiveInit+0x74>)
 800291a:	f006 f934 	bl	8008b86 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 800291e:	bf00      	nop
 8002920:	4b13      	ldr	r3, [pc, #76]	; (8002970 <vcom_ReceiveInit+0x74>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800292a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800292e:	d0f7      	beq.n	8002920 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002930:	bf00      	nop
 8002932:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <vcom_ReceiveInit+0x74>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800293c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002940:	d1f7      	bne.n	8002932 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002942:	4b0b      	ldr	r3, [pc, #44]	; (8002970 <vcom_ReceiveInit+0x74>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	4b09      	ldr	r3, [pc, #36]	; (8002970 <vcom_ReceiveInit+0x74>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002950:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002952:	4807      	ldr	r0, [pc, #28]	; (8002970 <vcom_ReceiveInit+0x74>)
 8002954:	f006 f972 	bl	8008c3c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002958:	2201      	movs	r2, #1
 800295a:	4906      	ldr	r1, [pc, #24]	; (8002974 <vcom_ReceiveInit+0x78>)
 800295c:	4804      	ldr	r0, [pc, #16]	; (8002970 <vcom_ReceiveInit+0x74>)
 800295e:	f004 f9ab 	bl	8006cb8 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002962:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	2000135c 	.word	0x2000135c
 8002970:	20001264 	.word	0x20001264
 8002974:	20001354 	.word	0x20001354

08002978 <vcom_Resume>:

void vcom_Resume(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800297c:	4808      	ldr	r0, [pc, #32]	; (80029a0 <vcom_Resume+0x28>)
 800297e:	f004 f94b 	bl	8006c18 <HAL_UART_Init>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <vcom_Resume+0x14>
  {
    Error_Handler();
 8002988:	f7fe ffa6 	bl	80018d8 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800298c:	4805      	ldr	r0, [pc, #20]	; (80029a4 <vcom_Resume+0x2c>)
 800298e:	f000 faa1 	bl	8002ed4 <HAL_DMA_Init>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <vcom_Resume+0x24>
  {
    Error_Handler();
 8002998:	f7fe ff9e 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20001264 	.word	0x20001264
 80029a4:	200012f4 	.word	0x200012f4

080029a8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a05      	ldr	r2, [pc, #20]	; (80029cc <HAL_UART_TxCpltCallback+0x24>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d103      	bne.n	80029c2 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 80029ba:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <HAL_UART_TxCpltCallback+0x28>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2000      	movs	r0, #0
 80029c0:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40013800 	.word	0x40013800
 80029d0:	20001358 	.word	0x20001358

080029d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0d      	ldr	r2, [pc, #52]	; (8002a18 <HAL_UART_RxCpltCallback+0x44>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d113      	bne.n	8002a0e <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80029e6:	4b0d      	ldr	r3, [pc, #52]	; (8002a1c <HAL_UART_RxCpltCallback+0x48>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x30>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d105      	bne.n	8002a04 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 80029f8:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <HAL_UART_RxCpltCallback+0x48>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2200      	movs	r2, #0
 80029fe:	2101      	movs	r1, #1
 8002a00:	4807      	ldr	r0, [pc, #28]	; (8002a20 <HAL_UART_RxCpltCallback+0x4c>)
 8002a02:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002a04:	2201      	movs	r2, #1
 8002a06:	4906      	ldr	r1, [pc, #24]	; (8002a20 <HAL_UART_RxCpltCallback+0x4c>)
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f004 f955 	bl	8006cb8 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	2000135c 	.word	0x2000135c
 8002a20:	20001354 	.word	0x20001354

08002a24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a24:	480d      	ldr	r0, [pc, #52]	; (8002a5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a26:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a28:	f7ff faf0 	bl	800200c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a2c:	480c      	ldr	r0, [pc, #48]	; (8002a60 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a2e:	490d      	ldr	r1, [pc, #52]	; (8002a64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a30:	4a0d      	ldr	r2, [pc, #52]	; (8002a68 <LoopForever+0xe>)
  movs r3, #0
 8002a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a34:	e002      	b.n	8002a3c <LoopCopyDataInit>

08002a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a3a:	3304      	adds	r3, #4

08002a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a40:	d3f9      	bcc.n	8002a36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a42:	4a0a      	ldr	r2, [pc, #40]	; (8002a6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a44:	4c0a      	ldr	r4, [pc, #40]	; (8002a70 <LoopForever+0x16>)
  movs r3, #0
 8002a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a48:	e001      	b.n	8002a4e <LoopFillZerobss>

08002a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a4c:	3204      	adds	r2, #4

08002a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a50:	d3fb      	bcc.n	8002a4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002a52:	f00b f9c9 	bl	800dde8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a56:	f7fe fbcb 	bl	80011f0 <main>

08002a5a <LoopForever>:

LoopForever:
    b LoopForever
 8002a5a:	e7fe      	b.n	8002a5a <LoopForever>
  ldr   r0, =_estack
 8002a5c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a64:	20001194 	.word	0x20001194
  ldr r2, =_sidata
 8002a68:	08013304 	.word	0x08013304
  ldr r2, =_sbss
 8002a6c:	20001194 	.word	0x20001194
  ldr r4, =_ebss
 8002a70:	20001af8 	.word	0x20001af8

08002a74 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a74:	e7fe      	b.n	8002a74 <ADC_IRQHandler>

08002a76 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b086      	sub	sp, #24
 8002a7a:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002a7c:	1d3b      	adds	r3, r7, #4
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	605a      	str	r2, [r3, #4]
 8002a84:	609a      	str	r2, [r3, #8]
 8002a86:	60da      	str	r2, [r3, #12]
 8002a88:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002a8a:	2310      	movs	r3, #16
 8002a8c:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a96:	2303      	movs	r3, #3
 8002a98:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aa2:	f000 fe01 	bl	80036a8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ab2:	f000 fdf9 	bl	80036a8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2120      	movs	r1, #32
 8002aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002abe:	f001 f838 	bl	8003b32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2110      	movs	r1, #16
 8002ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aca:	f001 f832 	bl	8003b32 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d83f      	bhi.n	8002b68 <BSP_RADIO_ConfigRFSwitch+0x90>
 8002ae8:	a201      	add	r2, pc, #4	; (adr r2, 8002af0 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aee:	bf00      	nop
 8002af0:	08002b01 	.word	0x08002b01
 8002af4:	08002b1b 	.word	0x08002b1b
 8002af8:	08002b35 	.word	0x08002b35
 8002afc:	08002b4f 	.word	0x08002b4f
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002b00:	2200      	movs	r2, #0
 8002b02:	2110      	movs	r1, #16
 8002b04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b08:	f001 f813 	bl	8003b32 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2120      	movs	r1, #32
 8002b10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b14:	f001 f80d 	bl	8003b32 <HAL_GPIO_WritePin>
      break;      
 8002b18:	e027      	b.n	8002b6a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	2110      	movs	r1, #16
 8002b1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b22:	f001 f806 	bl	8003b32 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002b26:	2200      	movs	r2, #0
 8002b28:	2120      	movs	r1, #32
 8002b2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2e:	f001 f800 	bl	8003b32 <HAL_GPIO_WritePin>
      break;
 8002b32:	e01a      	b.n	8002b6a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002b34:	2201      	movs	r2, #1
 8002b36:	2110      	movs	r1, #16
 8002b38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b3c:	f000 fff9 	bl	8003b32 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002b40:	2201      	movs	r2, #1
 8002b42:	2120      	movs	r1, #32
 8002b44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b48:	f000 fff3 	bl	8003b32 <HAL_GPIO_WritePin>
      break;
 8002b4c:	e00d      	b.n	8002b6a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2110      	movs	r1, #16
 8002b52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b56:	f000 ffec 	bl	8003b32 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	2120      	movs	r1, #32
 8002b5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b62:	f000 ffe6 	bl	8003b32 <HAL_GPIO_WritePin>
      break;
 8002b66:	e000      	b.n	8002b6a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002b68:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002b78:	2302      	movs	r3, #2
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr

08002b82 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002b82:	b480      	push	{r7}
 8002b84:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002b86:	2301      	movs	r3, #1
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002b94:	2301      	movs	r3, #1
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr

08002b9e <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b085      	sub	sp, #20
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d102      	bne.n	8002bb4 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8002bae:	230f      	movs	r3, #15
 8002bb0:	60fb      	str	r3, [r7, #12]
 8002bb2:	e001      	b.n	8002bb8 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002bb4:	2316      	movs	r3, #22
 8002bb6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3714      	adds	r7, #20
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr

08002bc4 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002bc8:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	4a03      	ldr	r2, [pc, #12]	; (8002bdc <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	6053      	str	r3, [r2, #4]
}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	e0042000 	.word	0xe0042000

08002be0 <LL_DBGMCU_EnableDBGStopMode>:
  *        in Stop mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002be4:	4b04      	ldr	r3, [pc, #16]	; (8002bf8 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	4a03      	ldr	r2, [pc, #12]	; (8002bf8 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8002bea:	f043 0302 	orr.w	r3, r3, #2
 8002bee:	6053      	str	r3, [r2, #4]
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr
 8002bf8:	e0042000 	.word	0xe0042000

08002bfc <LL_DBGMCU_EnableDBGStandbyMode>:
  *        in Standby mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002c00:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	4a03      	ldr	r2, [pc, #12]	; (8002c14 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8002c06:	f043 0304 	orr.w	r3, r3, #4
 8002c0a:	6053      	str	r3, [r2, #4]
}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	e0042000 	.word	0xe0042000

08002c18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c22:	2003      	movs	r0, #3
 8002c24:	f000 f914 	bl	8002e50 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002c28:	f002 f882 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	4a09      	ldr	r2, [pc, #36]	; (8002c54 <HAL_Init+0x3c>)
 8002c30:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c32:	200f      	movs	r0, #15
 8002c34:	f7ff f874 	bl	8001d20 <HAL_InitTick>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d002      	beq.n	8002c44 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	71fb      	strb	r3, [r7, #7]
 8002c42:	e001      	b.n	8002c48 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c44:	f7fe ff3f 	bl	8001ac6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c48:	79fb      	ldrb	r3, [r7, #7]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000fa4 	.word	0x20000fa4

08002c58 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002c5c:	4b04      	ldr	r3, [pc, #16]	; (8002c70 <HAL_SuspendTick+0x18>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a03      	ldr	r2, [pc, #12]	; (8002c70 <HAL_SuspendTick+0x18>)
 8002c62:	f023 0302 	bic.w	r3, r3, #2
 8002c66:	6013      	str	r3, [r2, #0]
}
 8002c68:	bf00      	nop
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr
 8002c70:	e000e010 	.word	0xe000e010

08002c74 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002c78:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <HAL_ResumeTick+0x18>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a03      	ldr	r2, [pc, #12]	; (8002c8c <HAL_ResumeTick+0x18>)
 8002c7e:	f043 0302 	orr.w	r3, r3, #2
 8002c82:	6013      	str	r3, [r2, #0]
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	e000e010 	.word	0xe000e010

08002c90 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8002c94:	f7ff ff96 	bl	8002bc4 <LL_DBGMCU_EnableDBGSleepMode>
}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8002ca0:	f7ff ff9e 	bl	8002be0 <LL_DBGMCU_EnableDBGStopMode>
}
 8002ca4:	bf00      	nop
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8002cac:	f7ff ffa6 	bl	8002bfc <LL_DBGMCU_EnableDBGStandbyMode>
}
 8002cb0:	bf00      	nop
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ce6:	4a04      	ldr	r2, [pc, #16]	; (8002cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	60d3      	str	r3, [r2, #12]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d00:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <__NVIC_GetPriorityGrouping+0x18>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	0a1b      	lsrs	r3, r3, #8
 8002d06:	f003 0307 	and.w	r3, r3, #7
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	db0b      	blt.n	8002d42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	f003 021f 	and.w	r2, r3, #31
 8002d30:	4906      	ldr	r1, [pc, #24]	; (8002d4c <__NVIC_EnableIRQ+0x34>)
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	095b      	lsrs	r3, r3, #5
 8002d38:	2001      	movs	r0, #1
 8002d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr
 8002d4c:	e000e100 	.word	0xe000e100

08002d50 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	db12      	blt.n	8002d88 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	f003 021f 	and.w	r2, r3, #31
 8002d68:	490a      	ldr	r1, [pc, #40]	; (8002d94 <__NVIC_DisableIRQ+0x44>)
 8002d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6e:	095b      	lsrs	r3, r3, #5
 8002d70:	2001      	movs	r0, #1
 8002d72:	fa00 f202 	lsl.w	r2, r0, r2
 8002d76:	3320      	adds	r3, #32
 8002d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d7c:	f3bf 8f4f 	dsb	sy
}
 8002d80:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d82:	f3bf 8f6f 	isb	sy
}
 8002d86:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000e100 	.word	0xe000e100

08002d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	6039      	str	r1, [r7, #0]
 8002da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	db0a      	blt.n	8002dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	490c      	ldr	r1, [pc, #48]	; (8002de4 <__NVIC_SetPriority+0x4c>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	440b      	add	r3, r1
 8002dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dc0:	e00a      	b.n	8002dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	4908      	ldr	r1, [pc, #32]	; (8002de8 <__NVIC_SetPriority+0x50>)
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	3b04      	subs	r3, #4
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	761a      	strb	r2, [r3, #24]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bc80      	pop	{r7}
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000e100 	.word	0xe000e100
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b089      	sub	sp, #36	; 0x24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f1c3 0307 	rsb	r3, r3, #7
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	bf28      	it	cs
 8002e0a:	2304      	movcs	r3, #4
 8002e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3304      	adds	r3, #4
 8002e12:	2b06      	cmp	r3, #6
 8002e14:	d902      	bls.n	8002e1c <NVIC_EncodePriority+0x30>
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3b03      	subs	r3, #3
 8002e1a:	e000      	b.n	8002e1e <NVIC_EncodePriority+0x32>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	401a      	ands	r2, r3
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3e:	43d9      	mvns	r1, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	4313      	orrs	r3, r2
         );
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3724      	adds	r7, #36	; 0x24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr

08002e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff ff2b 	bl	8002cb4 <__NVIC_SetPriorityGrouping>
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b086      	sub	sp, #24
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e74:	f7ff ff42 	bl	8002cfc <__NVIC_GetPriorityGrouping>
 8002e78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	68b9      	ldr	r1, [r7, #8]
 8002e7e:	6978      	ldr	r0, [r7, #20]
 8002e80:	f7ff ffb4 	bl	8002dec <NVIC_EncodePriority>
 8002e84:	4602      	mov	r2, r0
 8002e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e8a:	4611      	mov	r1, r2
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff ff83 	bl	8002d98 <__NVIC_SetPriority>
}
 8002e92:	bf00      	nop
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b082      	sub	sp, #8
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff ff35 	bl	8002d18 <__NVIC_EnableIRQ>
}
 8002eae:	bf00      	nop
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff ff43 	bl	8002d50 <__NVIC_DisableIRQ>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
	...

08002ed4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e08e      	b.n	8003004 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	4b47      	ldr	r3, [pc, #284]	; (800300c <HAL_DMA_Init+0x138>)
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d80f      	bhi.n	8002f12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	4b45      	ldr	r3, [pc, #276]	; (8003010 <HAL_DMA_Init+0x13c>)
 8002efa:	4413      	add	r3, r2
 8002efc:	4a45      	ldr	r2, [pc, #276]	; (8003014 <HAL_DMA_Init+0x140>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	091b      	lsrs	r3, r3, #4
 8002f04:	009a      	lsls	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a42      	ldr	r2, [pc, #264]	; (8003018 <HAL_DMA_Init+0x144>)
 8002f0e:	641a      	str	r2, [r3, #64]	; 0x40
 8002f10:	e00e      	b.n	8002f30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	4b40      	ldr	r3, [pc, #256]	; (800301c <HAL_DMA_Init+0x148>)
 8002f1a:	4413      	add	r3, r2
 8002f1c:	4a3d      	ldr	r2, [pc, #244]	; (8003014 <HAL_DMA_Init+0x140>)
 8002f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f22:	091b      	lsrs	r3, r3, #4
 8002f24:	009a      	lsls	r2, r3, #2
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a3c      	ldr	r2, [pc, #240]	; (8003020 <HAL_DMA_Init+0x14c>)
 8002f2e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2202      	movs	r2, #2
 8002f34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f4a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6819      	ldr	r1, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 fb24 	bl	80035d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f90:	d102      	bne.n	8002f98 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fa0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fa4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002fae:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d010      	beq.n	8002fda <HAL_DMA_Init+0x106>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d80c      	bhi.n	8002fda <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fb4d 	bl	8003660 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002fd6:	605a      	str	r2, [r3, #4]
 8002fd8:	e008      	b.n	8002fec <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40020407 	.word	0x40020407
 8003010:	bffdfff8 	.word	0xbffdfff8
 8003014:	cccccccd 	.word	0xcccccccd
 8003018:	40020000 	.word	0x40020000
 800301c:	bffdfbf8 	.word	0xbffdfbf8
 8003020:	40020400 	.word	0x40020400

08003024 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e07b      	b.n	800312e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0201 	bic.w	r2, r2, #1
 8003044:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	461a      	mov	r2, r3
 800304c:	4b3a      	ldr	r3, [pc, #232]	; (8003138 <HAL_DMA_DeInit+0x114>)
 800304e:	429a      	cmp	r2, r3
 8003050:	d80f      	bhi.n	8003072 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	461a      	mov	r2, r3
 8003058:	4b38      	ldr	r3, [pc, #224]	; (800313c <HAL_DMA_DeInit+0x118>)
 800305a:	4413      	add	r3, r2
 800305c:	4a38      	ldr	r2, [pc, #224]	; (8003140 <HAL_DMA_DeInit+0x11c>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	091b      	lsrs	r3, r3, #4
 8003064:	009a      	lsls	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a35      	ldr	r2, [pc, #212]	; (8003144 <HAL_DMA_DeInit+0x120>)
 800306e:	641a      	str	r2, [r3, #64]	; 0x40
 8003070:	e00e      	b.n	8003090 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	4b33      	ldr	r3, [pc, #204]	; (8003148 <HAL_DMA_DeInit+0x124>)
 800307a:	4413      	add	r3, r2
 800307c:	4a30      	ldr	r2, [pc, #192]	; (8003140 <HAL_DMA_DeInit+0x11c>)
 800307e:	fba2 2303 	umull	r2, r3, r2, r3
 8003082:	091b      	lsrs	r3, r3, #4
 8003084:	009a      	lsls	r2, r3, #2
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a2f      	ldr	r2, [pc, #188]	; (800314c <HAL_DMA_DeInit+0x128>)
 800308e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309c:	f003 021c 	and.w	r2, r3, #28
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	2101      	movs	r1, #1
 80030a6:	fa01 f202 	lsl.w	r2, r1, r2
 80030aa:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 fa8f 	bl	80035d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030c2:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00f      	beq.n	80030ec <HAL_DMA_DeInit+0xc8>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d80b      	bhi.n	80030ec <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 fac3 	bl	8003660 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80030ea:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40020407 	.word	0x40020407
 800313c:	bffdfff8 	.word	0xbffdfff8
 8003140:	cccccccd 	.word	0xcccccccd
 8003144:	40020000 	.word	0x40020000
 8003148:	bffdfbf8 	.word	0xbffdfbf8
 800314c:	40020400 	.word	0x40020400

08003150 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]
 800315c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_DMA_Start_IT+0x20>
 800316c:	2302      	movs	r3, #2
 800316e:	e069      	b.n	8003244 <HAL_DMA_Start_IT+0xf4>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b01      	cmp	r3, #1
 8003182:	d155      	bne.n	8003230 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0201 	bic.w	r2, r2, #1
 80031a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	68b9      	ldr	r1, [r7, #8]
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 f9d3 	bl	8003554 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d008      	beq.n	80031c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 020e 	orr.w	r2, r2, #14
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	e00f      	b.n	80031e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0204 	bic.w	r2, r2, #4
 80031d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 020a 	orr.w	r2, r2, #10
 80031e6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d007      	beq.n	8003206 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003200:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003204:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320a:	2b00      	cmp	r3, #0
 800320c:	d007      	beq.n	800321e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003218:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800321c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f042 0201 	orr.w	r2, r2, #1
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	e008      	b.n	8003242 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2280      	movs	r2, #128	; 0x80
 8003234:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003242:	7dfb      	ldrb	r3, [r7, #23]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e04f      	b.n	80032fe <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003264:	b2db      	uxtb	r3, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d008      	beq.n	800327c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2204      	movs	r2, #4
 800326e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e040      	b.n	80032fe <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 020e 	bic.w	r2, r2, #14
 800328a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003296:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800329a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0201 	bic.w	r2, r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b0:	f003 021c 	and.w	r2, r3, #28
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b8:	2101      	movs	r1, #1
 80032ba:	fa01 f202 	lsl.w	r2, r1, r2
 80032be:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80032c8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00c      	beq.n	80032ec <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032e0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80032ea:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d005      	beq.n	800332c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2204      	movs	r2, #4
 8003324:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	73fb      	strb	r3, [r7, #15]
 800332a:	e047      	b.n	80033bc <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 020e 	bic.w	r2, r2, #14
 800333a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0201 	bic.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003356:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800335a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003360:	f003 021c 	and.w	r2, r3, #28
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	2101      	movs	r1, #1
 800336a:	fa01 f202 	lsl.w	r2, r1, r2
 800336e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003378:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00c      	beq.n	800339c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003390:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800339a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	4798      	blx	r3
    }
  }
  return status;
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e4:	f003 031c 	and.w	r3, r3, #28
 80033e8:	2204      	movs	r2, #4
 80033ea:	409a      	lsls	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d027      	beq.n	8003444 <HAL_DMA_IRQHandler+0x7c>
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	f003 0304 	and.w	r3, r3, #4
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d022      	beq.n	8003444 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0320 	and.w	r3, r3, #32
 8003408:	2b00      	cmp	r3, #0
 800340a:	d107      	bne.n	800341c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0204 	bic.w	r2, r2, #4
 800341a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003420:	f003 021c 	and.w	r2, r3, #28
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	2104      	movs	r1, #4
 800342a:	fa01 f202 	lsl.w	r2, r1, r2
 800342e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 8081 	beq.w	800353c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003442:	e07b      	b.n	800353c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003448:	f003 031c 	and.w	r3, r3, #28
 800344c:	2202      	movs	r2, #2
 800344e:	409a      	lsls	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4013      	ands	r3, r2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d03d      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x10c>
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d038      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0320 	and.w	r3, r3, #32
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10b      	bne.n	8003488 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 020a 	bic.w	r2, r2, #10
 800347e:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	461a      	mov	r2, r3
 800348e:	4b2e      	ldr	r3, [pc, #184]	; (8003548 <HAL_DMA_IRQHandler+0x180>)
 8003490:	429a      	cmp	r2, r3
 8003492:	d909      	bls.n	80034a8 <HAL_DMA_IRQHandler+0xe0>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003498:	f003 031c 	and.w	r3, r3, #28
 800349c:	4a2b      	ldr	r2, [pc, #172]	; (800354c <HAL_DMA_IRQHandler+0x184>)
 800349e:	2102      	movs	r1, #2
 80034a0:	fa01 f303 	lsl.w	r3, r1, r3
 80034a4:	6053      	str	r3, [r2, #4]
 80034a6:	e008      	b.n	80034ba <HAL_DMA_IRQHandler+0xf2>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	f003 031c 	and.w	r3, r3, #28
 80034b0:	4a27      	ldr	r2, [pc, #156]	; (8003550 <HAL_DMA_IRQHandler+0x188>)
 80034b2:	2102      	movs	r1, #2
 80034b4:	fa01 f303 	lsl.w	r3, r1, r3
 80034b8:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d038      	beq.n	800353c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80034d2:	e033      	b.n	800353c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d8:	f003 031c 	and.w	r3, r3, #28
 80034dc:	2208      	movs	r2, #8
 80034de:	409a      	lsls	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d02a      	beq.n	800353e <HAL_DMA_IRQHandler+0x176>
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f003 0308 	and.w	r3, r3, #8
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d025      	beq.n	800353e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 020e 	bic.w	r2, r2, #14
 8003500:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003506:	f003 021c 	and.w	r2, r3, #28
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	2101      	movs	r1, #1
 8003510:	fa01 f202 	lsl.w	r2, r1, r2
 8003514:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003530:	2b00      	cmp	r3, #0
 8003532:	d004      	beq.n	800353e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800353c:	bf00      	nop
 800353e:	bf00      	nop
}
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	40020080 	.word	0x40020080
 800354c:	40020400 	.word	0x40020400
 8003550:	40020000 	.word	0x40020000

08003554 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
 8003560:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800356a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003570:	2b00      	cmp	r3, #0
 8003572:	d004      	beq.n	800357e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800357c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	f003 021c 	and.w	r2, r3, #28
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	2101      	movs	r1, #1
 800358c:	fa01 f202 	lsl.w	r2, r1, r2
 8003590:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	2b10      	cmp	r3, #16
 80035a0:	d108      	bne.n	80035b4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035b2:	e007      	b.n	80035c4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	60da      	str	r2, [r3, #12]
}
 80035c4:	bf00      	nop
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr
	...

080035d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	461a      	mov	r2, r3
 80035de:	4b1c      	ldr	r3, [pc, #112]	; (8003650 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d813      	bhi.n	800360c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e8:	089b      	lsrs	r3, r3, #2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035f0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	3b08      	subs	r3, #8
 8003600:	4a14      	ldr	r2, [pc, #80]	; (8003654 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	091b      	lsrs	r3, r3, #4
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	e011      	b.n	8003630 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003610:	089b      	lsrs	r3, r3, #2
 8003612:	009a      	lsls	r2, r3, #2
 8003614:	4b10      	ldr	r3, [pc, #64]	; (8003658 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003616:	4413      	add	r3, r2
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	b2db      	uxtb	r3, r3
 8003622:	3b08      	subs	r3, #8
 8003624:	4a0b      	ldr	r2, [pc, #44]	; (8003654 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	091b      	lsrs	r3, r3, #4
 800362c:	3307      	adds	r3, #7
 800362e:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a0a      	ldr	r2, [pc, #40]	; (800365c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8003634:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f003 031f 	and.w	r3, r3, #31
 800363c:	2201      	movs	r2, #1
 800363e:	409a      	lsls	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	bc80      	pop	{r7}
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40020407 	.word	0x40020407
 8003654:	cccccccd 	.word	0xcccccccd
 8003658:	4002081c 	.word	0x4002081c
 800365c:	40020880 	.word	0x40020880

08003660 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003670:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	461a      	mov	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a08      	ldr	r2, [pc, #32]	; (80036a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003684:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	3b01      	subs	r3, #1
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	2201      	movs	r2, #1
 8003690:	409a      	lsls	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003696:	bf00      	nop
 8003698:	3714      	adds	r7, #20
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr
 80036a0:	1000823f 	.word	0x1000823f
 80036a4:	40020940 	.word	0x40020940

080036a8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036b2:	2300      	movs	r3, #0
 80036b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036b6:	e140      	b.n	800393a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	2101      	movs	r1, #1
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	fa01 f303 	lsl.w	r3, r1, r3
 80036c4:	4013      	ands	r3, r2
 80036c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 8132 	beq.w	8003934 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d005      	beq.n	80036e8 <HAL_GPIO_Init+0x40>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d130      	bne.n	800374a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	2203      	movs	r2, #3
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4013      	ands	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68da      	ldr	r2, [r3, #12]
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800371e:	2201      	movs	r2, #1
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	43db      	mvns	r3, r3
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	4013      	ands	r3, r2
 800372c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	091b      	lsrs	r3, r3, #4
 8003734:	f003 0201 	and.w	r2, r3, #1
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	4313      	orrs	r3, r2
 8003742:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	2b03      	cmp	r3, #3
 8003754:	d017      	beq.n	8003786 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	2203      	movs	r2, #3
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	43db      	mvns	r3, r3
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4013      	ands	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	689a      	ldr	r2, [r3, #8]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f003 0303 	and.w	r3, r3, #3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d123      	bne.n	80037da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	08da      	lsrs	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3208      	adds	r2, #8
 800379a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800379e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f003 0307 	and.w	r3, r3, #7
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	220f      	movs	r2, #15
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	43db      	mvns	r3, r3
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	4013      	ands	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	691a      	ldr	r2, [r3, #16]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	08da      	lsrs	r2, r3, #3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3208      	adds	r2, #8
 80037d4:	6939      	ldr	r1, [r7, #16]
 80037d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	005b      	lsls	r3, r3, #1
 80037e4:	2203      	movs	r2, #3
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	43db      	mvns	r3, r3
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4013      	ands	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f003 0203 	and.w	r2, r3, #3
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4313      	orrs	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 808c 	beq.w	8003934 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800381c:	4a4e      	ldr	r2, [pc, #312]	; (8003958 <HAL_GPIO_Init+0x2b0>)
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	089b      	lsrs	r3, r3, #2
 8003822:	3302      	adds	r3, #2
 8003824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003828:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	2207      	movs	r2, #7
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	43db      	mvns	r3, r3
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4013      	ands	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003846:	d00d      	beq.n	8003864 <HAL_GPIO_Init+0x1bc>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a44      	ldr	r2, [pc, #272]	; (800395c <HAL_GPIO_Init+0x2b4>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d007      	beq.n	8003860 <HAL_GPIO_Init+0x1b8>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a43      	ldr	r2, [pc, #268]	; (8003960 <HAL_GPIO_Init+0x2b8>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d101      	bne.n	800385c <HAL_GPIO_Init+0x1b4>
 8003858:	2302      	movs	r3, #2
 800385a:	e004      	b.n	8003866 <HAL_GPIO_Init+0x1be>
 800385c:	2307      	movs	r3, #7
 800385e:	e002      	b.n	8003866 <HAL_GPIO_Init+0x1be>
 8003860:	2301      	movs	r3, #1
 8003862:	e000      	b.n	8003866 <HAL_GPIO_Init+0x1be>
 8003864:	2300      	movs	r3, #0
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	f002 0203 	and.w	r2, r2, #3
 800386c:	0092      	lsls	r2, r2, #2
 800386e:	4093      	lsls	r3, r2
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	4313      	orrs	r3, r2
 8003874:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003876:	4938      	ldr	r1, [pc, #224]	; (8003958 <HAL_GPIO_Init+0x2b0>)
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	089b      	lsrs	r3, r3, #2
 800387c:	3302      	adds	r3, #2
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003884:	4b37      	ldr	r3, [pc, #220]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	43db      	mvns	r3, r3
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d003      	beq.n	80038a8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038a8:	4a2e      	ldr	r2, [pc, #184]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80038ae:	4b2d      	ldr	r3, [pc, #180]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	43db      	mvns	r3, r3
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4013      	ands	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d003      	beq.n	80038d2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038d2:	4a24      	ldr	r2, [pc, #144]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80038d8:	4b22      	ldr	r3, [pc, #136]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 80038da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038de:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	43db      	mvns	r3, r3
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80038fe:	4a19      	ldr	r2, [pc, #100]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8003906:	4b17      	ldr	r3, [pc, #92]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 8003908:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800390c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	43db      	mvns	r3, r3
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4013      	ands	r3, r2
 8003916:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d003      	beq.n	800392c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	4313      	orrs	r3, r2
 800392a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800392c:	4a0d      	ldr	r2, [pc, #52]	; (8003964 <HAL_GPIO_Init+0x2bc>)
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	3301      	adds	r3, #1
 8003938:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	fa22 f303 	lsr.w	r3, r2, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	f47f aeb7 	bne.w	80036b8 <HAL_GPIO_Init+0x10>
  }
}
 800394a:	bf00      	nop
 800394c:	bf00      	nop
 800394e:	371c      	adds	r7, #28
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40010000 	.word	0x40010000
 800395c:	48000400 	.word	0x48000400
 8003960:	48000800 	.word	0x48000800
 8003964:	58000800 	.word	0x58000800

08003968 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003976:	e0af      	b.n	8003ad8 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003978:	2201      	movs	r2, #1
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	683a      	ldr	r2, [r7, #0]
 8003982:	4013      	ands	r3, r2
 8003984:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 80a2 	beq.w	8003ad2 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800398e:	4a59      	ldr	r2, [pc, #356]	; (8003af4 <HAL_GPIO_DeInit+0x18c>)
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	089b      	lsrs	r3, r3, #2
 8003994:	3302      	adds	r3, #2
 8003996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800399a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	2207      	movs	r2, #7
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4013      	ands	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039b6:	d00d      	beq.n	80039d4 <HAL_GPIO_DeInit+0x6c>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a4f      	ldr	r2, [pc, #316]	; (8003af8 <HAL_GPIO_DeInit+0x190>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d007      	beq.n	80039d0 <HAL_GPIO_DeInit+0x68>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a4e      	ldr	r2, [pc, #312]	; (8003afc <HAL_GPIO_DeInit+0x194>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d101      	bne.n	80039cc <HAL_GPIO_DeInit+0x64>
 80039c8:	2302      	movs	r3, #2
 80039ca:	e004      	b.n	80039d6 <HAL_GPIO_DeInit+0x6e>
 80039cc:	2307      	movs	r3, #7
 80039ce:	e002      	b.n	80039d6 <HAL_GPIO_DeInit+0x6e>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <HAL_GPIO_DeInit+0x6e>
 80039d4:	2300      	movs	r3, #0
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	f002 0203 	and.w	r2, r2, #3
 80039dc:	0092      	lsls	r2, r2, #2
 80039de:	4093      	lsls	r3, r2
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d136      	bne.n	8003a54 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80039e6:	4b46      	ldr	r3, [pc, #280]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 80039e8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	43db      	mvns	r3, r3
 80039f0:	4943      	ldr	r1, [pc, #268]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80039f8:	4b41      	ldr	r3, [pc, #260]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 80039fa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	43db      	mvns	r3, r3
 8003a02:	493f      	ldr	r1, [pc, #252]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003a0a:	4b3d      	ldr	r3, [pc, #244]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	43db      	mvns	r3, r3
 8003a12:	493b      	ldr	r1, [pc, #236]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 8003a14:	4013      	ands	r3, r2
 8003a16:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8003a18:	4b39      	ldr	r3, [pc, #228]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	4937      	ldr	r1, [pc, #220]	; (8003b00 <HAL_GPIO_DeInit+0x198>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	2207      	movs	r2, #7
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003a36:	4a2f      	ldr	r2, [pc, #188]	; (8003af4 <HAL_GPIO_DeInit+0x18c>)
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	089b      	lsrs	r3, r3, #2
 8003a3c:	3302      	adds	r3, #2
 8003a3e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	43da      	mvns	r2, r3
 8003a46:	482b      	ldr	r0, [pc, #172]	; (8003af4 <HAL_GPIO_DeInit+0x18c>)
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	089b      	lsrs	r3, r3, #2
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	3302      	adds	r3, #2
 8003a50:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	2103      	movs	r1, #3
 8003a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	08da      	lsrs	r2, r3, #3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3208      	adds	r2, #8
 8003a70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	220f      	movs	r2, #15
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43db      	mvns	r3, r3
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	08d2      	lsrs	r2, r2, #3
 8003a88:	4019      	ands	r1, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	3208      	adds	r2, #8
 8003a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689a      	ldr	r2, [r3, #8]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	2103      	movs	r1, #3
 8003a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	2101      	movs	r1, #1
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	401a      	ands	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	2103      	movs	r1, #3
 8003ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aca:	43db      	mvns	r3, r3
 8003acc:	401a      	ands	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f47f af49 	bne.w	8003978 <HAL_GPIO_DeInit+0x10>
  }
}
 8003ae6:	bf00      	nop
 8003ae8:	bf00      	nop
 8003aea:	371c      	adds	r7, #28
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	40010000 	.word	0x40010000
 8003af8:	48000400 	.word	0x48000400
 8003afc:	48000800 	.word	0x48000800
 8003b00:	58000800 	.word	0x58000800

08003b04 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	887b      	ldrh	r3, [r7, #2]
 8003b16:	4013      	ands	r3, r2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	73fb      	strb	r3, [r7, #15]
 8003b20:	e001      	b.n	8003b26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b22:	2300      	movs	r3, #0
 8003b24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bc80      	pop	{r7}
 8003b30:	4770      	bx	lr

08003b32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	807b      	strh	r3, [r7, #2]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b42:	787b      	ldrb	r3, [r7, #1]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d003      	beq.n	8003b50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b48:	887a      	ldrh	r2, [r7, #2]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b4e:	e002      	b.n	8003b56 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b50:	887a      	ldrh	r2, [r7, #2]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bc80      	pop	{r7}
 8003b5e:	4770      	bx	lr

08003b60 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	460b      	mov	r3, r1
 8003b6a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b72:	887a      	ldrh	r2, [r7, #2]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4013      	ands	r3, r2
 8003b78:	041a      	lsls	r2, r3, #16
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	43d9      	mvns	r1, r3
 8003b7e:	887b      	ldrh	r3, [r7, #2]
 8003b80:	400b      	ands	r3, r1
 8003b82:	431a      	orrs	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	619a      	str	r2, [r3, #24]
}
 8003b88:	bf00      	nop
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr
	...

08003b94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b9e:	4b08      	ldr	r3, [pc, #32]	; (8003bc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	88fb      	ldrh	r3, [r7, #6]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d006      	beq.n	8003bb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003baa:	4a05      	ldr	r2, [pc, #20]	; (8003bc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bac:	88fb      	ldrh	r3, [r7, #6]
 8003bae:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 f806 	bl	8003bc4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003bb8:	bf00      	nop
 8003bba:	3708      	adds	r7, #8
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	58000800 	.word	0x58000800

08003bc4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	4603      	mov	r3, r0
 8003bcc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr

08003bd8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bdc:	4b04      	ldr	r3, [pc, #16]	; (8003bf0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a03      	ldr	r2, [pc, #12]	; (8003bf0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003be6:	6013      	str	r3, [r2, #0]
}
 8003be8:	bf00      	nop
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr
 8003bf0:	58000400 	.word	0x58000400

08003bf4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10c      	bne.n	8003c20 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8003c06:	4b13      	ldr	r3, [pc, #76]	; (8003c54 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c12:	d10d      	bne.n	8003c30 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8003c14:	f000 f83c 	bl	8003c90 <HAL_PWREx_DisableLowPowerRunMode>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8003c1e:	e015      	b.n	8003c4c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8003c20:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d101      	bne.n	8003c30 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8003c2c:	f000 f822 	bl	8003c74 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003c30:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <HAL_PWR_EnterSLEEPMode+0x64>)
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	4a08      	ldr	r2, [pc, #32]	; (8003c58 <HAL_PWR_EnterSLEEPMode+0x64>)
 8003c36:	f023 0304 	bic.w	r3, r3, #4
 8003c3a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003c3c:	78fb      	ldrb	r3, [r7, #3]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003c42:	bf30      	wfi
 8003c44:	e002      	b.n	8003c4c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003c46:	bf40      	sev
    __WFE();
 8003c48:	bf20      	wfe
    __WFE();
 8003c4a:	bf20      	wfe
  }
}
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	58000400 	.word	0x58000400
 8003c58:	e000ed00 	.word	0xe000ed00

08003c5c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003c60:	4b03      	ldr	r3, [pc, #12]	; (8003c70 <HAL_PWREx_GetVoltageRange+0x14>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bc80      	pop	{r7}
 8003c6e:	4770      	bx	lr
 8003c70:	58000400 	.word	0x58000400

08003c74 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8003c78:	4b04      	ldr	r3, [pc, #16]	; (8003c8c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a03      	ldr	r2, [pc, #12]	; (8003c8c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8003c7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c82:	6013      	str	r3, [r2, #0]
}
 8003c84:	bf00      	nop
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bc80      	pop	{r7}
 8003c8a:	4770      	bx	lr
 8003c8c:	58000400 	.word	0x58000400

08003c90 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8003c96:	4b16      	ldr	r3, [pc, #88]	; (8003cf0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a15      	ldr	r2, [pc, #84]	; (8003cf0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003c9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ca0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8003ca2:	4b14      	ldr	r3, [pc, #80]	; (8003cf4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2232      	movs	r2, #50	; 0x32
 8003ca8:	fb02 f303 	mul.w	r3, r2, r3
 8003cac:	4a12      	ldr	r2, [pc, #72]	; (8003cf8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	0c9b      	lsrs	r3, r3, #18
 8003cb4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003cb6:	e002      	b.n	8003cbe <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cca:	d102      	bne.n	8003cd2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1f2      	bne.n	8003cb8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8003cd2:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cde:	d101      	bne.n	8003ce4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e000      	b.n	8003ce6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bc80      	pop	{r7}
 8003cee:	4770      	bx	lr
 8003cf0:	58000400 	.word	0x58000400
 8003cf4:	20000fa4 	.word	0x20000fa4
 8003cf8:	431bde83 	.word	0x431bde83

08003cfc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8003d06:	4b10      	ldr	r3, [pc, #64]	; (8003d48 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f023 0307 	bic.w	r3, r3, #7
 8003d0e:	4a0e      	ldr	r2, [pc, #56]	; (8003d48 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003d16:	4b0d      	ldr	r3, [pc, #52]	; (8003d4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	4a0c      	ldr	r2, [pc, #48]	; (8003d4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003d1c:	f043 0304 	orr.w	r3, r3, #4
 8003d20:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8003d22:	79fb      	ldrb	r3, [r7, #7]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d101      	bne.n	8003d2c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003d28:	bf30      	wfi
 8003d2a:	e002      	b.n	8003d32 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003d2c:	bf40      	sev
    __WFE();
 8003d2e:	bf20      	wfe
    __WFE();
 8003d30:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003d32:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	4a05      	ldr	r2, [pc, #20]	; (8003d4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003d38:	f023 0304 	bic.w	r3, r3, #4
 8003d3c:	6113      	str	r3, [r2, #16]
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr
 8003d48:	58000400 	.word	0x58000400
 8003d4c:	e000ed00 	.word	0xe000ed00

08003d50 <LL_PWR_IsEnabledBkUpAccess>:
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d60:	d101      	bne.n	8003d66 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr
 8003d70:	58000400 	.word	0x58000400

08003d74 <LL_RCC_HSE_EnableTcxo>:
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8003d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d86:	6013      	str	r3, [r2, #0]
}
 8003d88:	bf00      	nop
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bc80      	pop	{r7}
 8003d8e:	4770      	bx	lr

08003d90 <LL_RCC_HSE_DisableTcxo>:
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8003d94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003da2:	6013      	str	r3, [r2, #0]
}
 8003da4:	bf00      	nop
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bc80      	pop	{r7}
 8003daa:	4770      	bx	lr

08003dac <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dbe:	d101      	bne.n	8003dc4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e000      	b.n	8003dc6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr

08003dce <LL_RCC_HSE_Enable>:
{
 8003dce:	b480      	push	{r7}
 8003dd0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003dd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de0:	6013      	str	r3, [r2, #0]
}
 8003de2:	bf00      	nop
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr

08003dea <LL_RCC_HSE_Disable>:
{
 8003dea:	b480      	push	{r7}
 8003dec:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003df8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dfc:	6013      	str	r3, [r2, #0]
}
 8003dfe:	bf00      	nop
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <LL_RCC_HSE_IsReady>:
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003e0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e18:	d101      	bne.n	8003e1e <LL_RCC_HSE_IsReady+0x18>
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e000      	b.n	8003e20 <LL_RCC_HSE_IsReady+0x1a>
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr

08003e28 <LL_RCC_HSI_Enable>:
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003e2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e3a:	6013      	str	r3, [r2, #0]
}
 8003e3c:	bf00      	nop
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr

08003e44 <LL_RCC_HSI_Disable>:
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003e48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e56:	6013      	str	r3, [r2, #0]
}
 8003e58:	bf00      	nop
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <LL_RCC_HSI_IsReady>:
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e72:	d101      	bne.n	8003e78 <LL_RCC_HSI_IsReady+0x18>
 8003e74:	2301      	movs	r3, #1
 8003e76:	e000      	b.n	8003e7a <LL_RCC_HSI_IsReady+0x1a>
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr

08003e82 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	061b      	lsls	r3, r3, #24
 8003e98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	604b      	str	r3, [r1, #4]
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <LL_RCC_LSE_IsReady>:
{
 8003eaa:	b480      	push	{r7}
 8003eac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d101      	bne.n	8003ec2 <LL_RCC_LSE_IsReady+0x18>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <LL_RCC_LSE_IsReady+0x1a>
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr

08003ecc <LL_RCC_LSI_Enable>:
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8003ed0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ed8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <LL_RCC_LSI_Disable>:
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ef8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003efc:	f023 0301 	bic.w	r3, r3, #1
 8003f00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003f04:	bf00      	nop
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr

08003f0c <LL_RCC_LSI_IsReady>:
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8003f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d101      	bne.n	8003f24 <LL_RCC_LSI_IsReady+0x18>
 8003f20:	2301      	movs	r3, #1
 8003f22:	e000      	b.n	8003f26 <LL_RCC_LSI_IsReady+0x1a>
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bc80      	pop	{r7}
 8003f2c:	4770      	bx	lr

08003f2e <LL_RCC_MSI_Enable>:
{
 8003f2e:	b480      	push	{r7}
 8003f30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003f32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6013      	str	r3, [r2, #0]
}
 8003f42:	bf00      	nop
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bc80      	pop	{r7}
 8003f48:	4770      	bx	lr

08003f4a <LL_RCC_MSI_Disable>:
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003f4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f58:	f023 0301 	bic.w	r3, r3, #1
 8003f5c:	6013      	str	r3, [r2, #0]
}
 8003f5e:	bf00      	nop
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bc80      	pop	{r7}
 8003f64:	4770      	bx	lr

08003f66 <LL_RCC_MSI_IsReady>:
{
 8003f66:	b480      	push	{r7}
 8003f68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d101      	bne.n	8003f7c <LL_RCC_MSI_IsReady+0x16>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e000      	b.n	8003f7e <LL_RCC_MSI_IsReady+0x18>
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr

08003f86 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8003f86:	b480      	push	{r7}
 8003f88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8003f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0308 	and.w	r3, r3, #8
 8003f94:	2b08      	cmp	r3, #8
 8003f96:	d101      	bne.n	8003f9c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bc80      	pop	{r7}
 8003fa4:	4770      	bx	lr

08003fa6 <LL_RCC_MSI_GetRange>:
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8003faa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8003fc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fc8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bc80      	pop	{r7}
 8003fd2:	4770      	bx	lr

08003fd4 <LL_RCC_MSI_SetCalibTrimming>:
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	021b      	lsls	r3, r3, #8
 8003fea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	604b      	str	r3, [r1, #4]
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bc80      	pop	{r7}
 8003ffa:	4770      	bx	lr

08003ffc <LL_RCC_SetSysClkSource>:
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004004:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f023 0203 	bic.w	r2, r3, #3
 800400e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4313      	orrs	r3, r2
 8004016:	608b      	str	r3, [r1, #8]
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr

08004022 <LL_RCC_GetSysClkSource>:
{
 8004022:	b480      	push	{r7}
 8004024:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004026:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 030c 	and.w	r3, r3, #12
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr

08004038 <LL_RCC_SetAHBPrescaler>:
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800404a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4313      	orrs	r3, r2
 8004052:	608b      	str	r3, [r1, #8]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr

0800405e <LL_RCC_SetAHB3Prescaler>:
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800406a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800406e:	f023 020f 	bic.w	r2, r3, #15
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr

0800408a <LL_RCC_SetAPB1Prescaler>:
{
 800408a:	b480      	push	{r7}
 800408c:	b083      	sub	sp, #12
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800409c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	608b      	str	r3, [r1, #8]
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bc80      	pop	{r7}
 80040ae:	4770      	bx	lr

080040b0 <LL_RCC_SetAPB2Prescaler>:
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80040b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	608b      	str	r3, [r1, #8]
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bc80      	pop	{r7}
 80040d4:	4770      	bx	lr

080040d6 <LL_RCC_GetAHBPrescaler>:
{
 80040d6:	b480      	push	{r7}
 80040d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80040da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bc80      	pop	{r7}
 80040ea:	4770      	bx	lr

080040ec <LL_RCC_GetAHB3Prescaler>:
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80040f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040f4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80040f8:	011b      	lsls	r3, r3, #4
 80040fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	46bd      	mov	sp, r7
 8004102:	bc80      	pop	{r7}
 8004104:	4770      	bx	lr

08004106 <LL_RCC_GetAPB1Prescaler>:
{
 8004106:	b480      	push	{r7}
 8004108:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800410a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004114:	4618      	mov	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <LL_RCC_GetAPB2Prescaler>:
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800412a:	4618      	mov	r0, r3
 800412c:	46bd      	mov	sp, r7
 800412e:	bc80      	pop	{r7}
 8004130:	4770      	bx	lr

08004132 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004132:	b480      	push	{r7}
 8004134:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004136:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004140:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004144:	6013      	str	r3, [r2, #0]
}
 8004146:	bf00      	nop
 8004148:	46bd      	mov	sp, r7
 800414a:	bc80      	pop	{r7}
 800414c:	4770      	bx	lr

0800414e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800414e:	b480      	push	{r7}
 8004150:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004152:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800415c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004160:	6013      	str	r3, [r2, #0]
}
 8004162:	bf00      	nop
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr

0800416a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800416a:	b480      	push	{r7}
 800416c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800416e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004178:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800417c:	d101      	bne.n	8004182 <LL_RCC_PLL_IsReady+0x18>
 800417e:	2301      	movs	r3, #1
 8004180:	e000      	b.n	8004184 <LL_RCC_PLL_IsReady+0x1a>
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	0a1b      	lsrs	r3, r3, #8
 8004198:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800419c:	4618      	mov	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	bc80      	pop	{r7}
 80041a2:	4770      	bx	lr

080041a4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80041a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr

080041ba <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80041ba:	b480      	push	{r7}
 80041bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80041be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr

080041d0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80041d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f003 0303 	and.w	r3, r3, #3
}
 80041de:	4618      	mov	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr

080041e6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80041e6:	b480      	push	{r7}
 80041e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80041ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d101      	bne.n	80041fe <LL_RCC_IsActiveFlag_HPRE+0x18>
 80041fa:	2301      	movs	r3, #1
 80041fc:	e000      	b.n	8004200 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr

08004208 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800420c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004210:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800421c:	d101      	bne.n	8004222 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004230:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800423e:	d101      	bne.n	8004244 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004240:	2301      	movs	r3, #1
 8004242:	e000      	b.n	8004246 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	bc80      	pop	{r7}
 800424c:	4770      	bx	lr

0800424e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800424e:	b480      	push	{r7}
 8004250:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004252:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800425c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004260:	d101      	bne.n	8004266 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	bc80      	pop	{r7}
 800426e:	4770      	bx	lr

08004270 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e38b      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004282:	f7ff fece 	bl	8004022 <LL_RCC_GetSysClkSource>
 8004286:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004288:	f7ff ffa2 	bl	80041d0 <LL_RCC_PLL_GetMainSource>
 800428c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0320 	and.w	r3, r3, #32
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 80c9 	beq.w	800442e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d005      	beq.n	80042ae <HAL_RCC_OscConfig+0x3e>
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	2b0c      	cmp	r3, #12
 80042a6:	d17b      	bne.n	80043a0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d178      	bne.n	80043a0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042ae:	f7ff fe5a 	bl	8003f66 <LL_RCC_MSI_IsReady>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_RCC_OscConfig+0x54>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e36a      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d005      	beq.n	80042e2 <HAL_RCC_OscConfig+0x72>
 80042d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042e0:	e006      	b.n	80042f0 <HAL_RCC_OscConfig+0x80>
 80042e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042ea:	091b      	lsrs	r3, r3, #4
 80042ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d222      	bcs.n	800433a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f8:	4618      	mov	r0, r3
 80042fa:	f000 fd51 	bl	8004da0 <RCC_SetFlashLatencyFromMSIRange>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e348      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004308:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004312:	f043 0308 	orr.w	r3, r3, #8
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004326:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fe4e 	bl	8003fd4 <LL_RCC_MSI_SetCalibTrimming>
 8004338:	e021      	b.n	800437e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800433a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004344:	f043 0308 	orr.w	r3, r3, #8
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004358:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800435c:	4313      	orrs	r3, r2
 800435e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff fe35 	bl	8003fd4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800436e:	4618      	mov	r0, r3
 8004370:	f000 fd16 	bl	8004da0 <RCC_SetFlashLatencyFromMSIRange>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e30d      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800437e:	f000 fcd7 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004382:	4603      	mov	r3, r0
 8004384:	4aa1      	ldr	r2, [pc, #644]	; (800460c <HAL_RCC_OscConfig+0x39c>)
 8004386:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004388:	4ba1      	ldr	r3, [pc, #644]	; (8004610 <HAL_RCC_OscConfig+0x3a0>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f7fd fcc7 	bl	8001d20 <HAL_InitTick>
 8004392:	4603      	mov	r3, r0
 8004394:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8004396:	7cfb      	ldrb	r3, [r7, #19]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d047      	beq.n	800442c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800439c:	7cfb      	ldrb	r3, [r7, #19]
 800439e:	e2fc      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d02c      	beq.n	8004402 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80043a8:	f7ff fdc1 	bl	8003f2e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80043ac:	f7fd fcc2 	bl	8001d34 <HAL_GetTick>
 80043b0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043b4:	f7fd fcbe 	bl	8001d34 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e2e9      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 80043c6:	f7ff fdce 	bl	8003f66 <LL_RCC_MSI_IsReady>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0f1      	beq.n	80043b4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80043da:	f043 0308 	orr.w	r3, r3, #8
 80043de:	6013      	str	r3, [r2, #0]
 80043e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043f2:	4313      	orrs	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff fdea 	bl	8003fd4 <LL_RCC_MSI_SetCalibTrimming>
 8004400:	e015      	b.n	800442e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004402:	f7ff fda2 	bl	8003f4a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004406:	f7fd fc95 	bl	8001d34 <HAL_GetTick>
 800440a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800440c:	e008      	b.n	8004420 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800440e:	f7fd fc91 	bl	8001d34 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d901      	bls.n	8004420 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e2bc      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004420:	f7ff fda1 	bl	8003f66 <LL_RCC_MSI_IsReady>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1f1      	bne.n	800440e <HAL_RCC_OscConfig+0x19e>
 800442a:	e000      	b.n	800442e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800442c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d05f      	beq.n	80044fa <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	2b08      	cmp	r3, #8
 800443e:	d005      	beq.n	800444c <HAL_RCC_OscConfig+0x1dc>
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	2b0c      	cmp	r3, #12
 8004444:	d10d      	bne.n	8004462 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	2b03      	cmp	r3, #3
 800444a:	d10a      	bne.n	8004462 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444c:	f7ff fcdb 	bl	8003e06 <LL_RCC_HSE_IsReady>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d050      	beq.n	80044f8 <HAL_RCC_OscConfig+0x288>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d14c      	bne.n	80044f8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e29b      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8004462:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004474:	4313      	orrs	r3, r2
 8004476:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004480:	d102      	bne.n	8004488 <HAL_RCC_OscConfig+0x218>
 8004482:	f7ff fca4 	bl	8003dce <LL_RCC_HSE_Enable>
 8004486:	e00d      	b.n	80044a4 <HAL_RCC_OscConfig+0x234>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8004490:	d104      	bne.n	800449c <HAL_RCC_OscConfig+0x22c>
 8004492:	f7ff fc6f 	bl	8003d74 <LL_RCC_HSE_EnableTcxo>
 8004496:	f7ff fc9a 	bl	8003dce <LL_RCC_HSE_Enable>
 800449a:	e003      	b.n	80044a4 <HAL_RCC_OscConfig+0x234>
 800449c:	f7ff fca5 	bl	8003dea <LL_RCC_HSE_Disable>
 80044a0:	f7ff fc76 	bl	8003d90 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d012      	beq.n	80044d2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ac:	f7fd fc42 	bl	8001d34 <HAL_GetTick>
 80044b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b4:	f7fd fc3e 	bl	8001d34 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b64      	cmp	r3, #100	; 0x64
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e269      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 80044c6:	f7ff fc9e 	bl	8003e06 <LL_RCC_HSE_IsReady>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d0f1      	beq.n	80044b4 <HAL_RCC_OscConfig+0x244>
 80044d0:	e013      	b.n	80044fa <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d2:	f7fd fc2f 	bl	8001d34 <HAL_GetTick>
 80044d6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80044d8:	e008      	b.n	80044ec <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044da:	f7fd fc2b 	bl	8001d34 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b64      	cmp	r3, #100	; 0x64
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e256      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 80044ec:	f7ff fc8b 	bl	8003e06 <LL_RCC_HSE_IsReady>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1f1      	bne.n	80044da <HAL_RCC_OscConfig+0x26a>
 80044f6:	e000      	b.n	80044fa <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044f8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d04b      	beq.n	800459e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	2b04      	cmp	r3, #4
 800450a:	d005      	beq.n	8004518 <HAL_RCC_OscConfig+0x2a8>
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	2b0c      	cmp	r3, #12
 8004510:	d113      	bne.n	800453a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d110      	bne.n	800453a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004518:	f7ff fca2 	bl	8003e60 <LL_RCC_HSI_IsReady>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d005      	beq.n	800452e <HAL_RCC_OscConfig+0x2be>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e235      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	4618      	mov	r0, r3
 8004534:	f7ff fca5 	bl	8003e82 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004538:	e031      	b.n	800459e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d019      	beq.n	8004576 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004542:	f7ff fc71 	bl	8003e28 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004546:	f7fd fbf5 	bl	8001d34 <HAL_GetTick>
 800454a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800454e:	f7fd fbf1 	bl	8001d34 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e21c      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004560:	f7ff fc7e 	bl	8003e60 <LL_RCC_HSI_IsReady>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f1      	beq.n	800454e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fc87 	bl	8003e82 <LL_RCC_HSI_SetCalibTrimming>
 8004574:	e013      	b.n	800459e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004576:	f7ff fc65 	bl	8003e44 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457a:	f7fd fbdb 	bl	8001d34 <HAL_GetTick>
 800457e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004580:	e008      	b.n	8004594 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004582:	f7fd fbd7 	bl	8001d34 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d901      	bls.n	8004594 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e202      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004594:	f7ff fc64 	bl	8003e60 <LL_RCC_HSI_IsReady>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1f1      	bne.n	8004582 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d06f      	beq.n	800468a <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d057      	beq.n	8004662 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 80045b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045ba:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f003 0310 	and.w	r3, r3, #16
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d036      	beq.n	8004638 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d006      	beq.n	80045e2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e1db      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d018      	beq.n	800461e <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 80045ec:	f7ff fc7e 	bl	8003eec <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80045f0:	f7fd fba0 	bl	8001d34 <HAL_GetTick>
 80045f4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80045f6:	e00d      	b.n	8004614 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f8:	f7fd fb9c 	bl	8001d34 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b11      	cmp	r3, #17
 8004604:	d906      	bls.n	8004614 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e1c7      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
 800460a:	bf00      	nop
 800460c:	20000fa4 	.word	0x20000fa4
 8004610:	20000fa8 	.word	0x20000fa8
          while (LL_RCC_LSI_IsReady() != 0U)
 8004614:	f7ff fc7a 	bl	8003f0c <LL_RCC_LSI_IsReady>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1ec      	bne.n	80045f8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800461e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004626:	f023 0210 	bic.w	r2, r3, #16
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004638:	f7ff fc48 	bl	8003ecc <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463c:	f7fd fb7a 	bl	8001d34 <HAL_GetTick>
 8004640:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004644:	f7fd fb76 	bl	8001d34 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b11      	cmp	r3, #17
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e1a1      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8004656:	f7ff fc59 	bl	8003f0c <LL_RCC_LSI_IsReady>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d0f1      	beq.n	8004644 <HAL_RCC_OscConfig+0x3d4>
 8004660:	e013      	b.n	800468a <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004662:	f7ff fc43 	bl	8003eec <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004666:	f7fd fb65 	bl	8001d34 <HAL_GetTick>
 800466a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800466c:	e008      	b.n	8004680 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800466e:	f7fd fb61 	bl	8001d34 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b11      	cmp	r3, #17
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e18c      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8004680:	f7ff fc44 	bl	8003f0c <LL_RCC_LSI_IsReady>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f1      	bne.n	800466e <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0304 	and.w	r3, r3, #4
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 80d8 	beq.w	8004848 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8004698:	f7ff fb5a 	bl	8003d50 <LL_PWR_IsEnabledBkUpAccess>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d113      	bne.n	80046ca <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80046a2:	f7ff fa99 	bl	8003bd8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046a6:	f7fd fb45 	bl	8001d34 <HAL_GetTick>
 80046aa:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ae:	f7fd fb41 	bl	8001d34 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e16c      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80046c0:	f7ff fb46 	bl	8003d50 <LL_PWR_IsEnabledBkUpAccess>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0f1      	beq.n	80046ae <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d07b      	beq.n	80047ca <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	2b85      	cmp	r3, #133	; 0x85
 80046d8:	d003      	beq.n	80046e2 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	2b05      	cmp	r3, #5
 80046e0:	d109      	bne.n	80046f6 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80046e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046ee:	f043 0304 	orr.w	r3, r3, #4
 80046f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f6:	f7fd fb1d 	bl	8001d34 <HAL_GetTick>
 80046fa:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004704:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004710:	e00a      	b.n	8004728 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004712:	f7fd fb0f 	bl	8001d34 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004720:	4293      	cmp	r3, r2
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e138      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004728:	f7ff fbbf 	bl	8003eaa <LL_RCC_LSE_IsReady>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0ef      	beq.n	8004712 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	2b81      	cmp	r3, #129	; 0x81
 8004738:	d003      	beq.n	8004742 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	2b85      	cmp	r3, #133	; 0x85
 8004740:	d121      	bne.n	8004786 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004742:	f7fd faf7 	bl	8001d34 <HAL_GetTick>
 8004746:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004748:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800474c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004750:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800475c:	e00a      	b.n	8004774 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800475e:	f7fd fae9 	bl	8001d34 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	f241 3288 	movw	r2, #5000	; 0x1388
 800476c:	4293      	cmp	r3, r2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e112      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004774:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800477c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0ec      	beq.n	800475e <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8004784:	e060      	b.n	8004848 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004786:	f7fd fad5 	bl	8001d34 <HAL_GetTick>
 800478a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800478c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004794:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004798:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800479c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80047a0:	e00a      	b.n	80047b8 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a2:	f7fd fac7 	bl	8001d34 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e0f0      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80047b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1ec      	bne.n	80047a2 <HAL_RCC_OscConfig+0x532>
 80047c8:	e03e      	b.n	8004848 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ca:	f7fd fab3 	bl	8001d34 <HAL_GetTick>
 80047ce:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80047d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80047e4:	e00a      	b.n	80047fc <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e6:	f7fd faa5 	bl	8001d34 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e0ce      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80047fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004804:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1ec      	bne.n	80047e6 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480c:	f7fd fa92 	bl	8001d34 <HAL_GetTick>
 8004810:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004812:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800481e:	f023 0301 	bic.w	r3, r3, #1
 8004822:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004826:	e00a      	b.n	800483e <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004828:	f7fd fa84 	bl	8001d34 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	f241 3288 	movw	r2, #5000	; 0x1388
 8004836:	4293      	cmp	r3, r2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e0ad      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800483e:	f7ff fb34 	bl	8003eaa <LL_RCC_LSE_IsReady>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1ef      	bne.n	8004828 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 80a3 	beq.w	8004998 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	2b0c      	cmp	r3, #12
 8004856:	d076      	beq.n	8004946 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485c:	2b02      	cmp	r3, #2
 800485e:	d14b      	bne.n	80048f8 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004860:	f7ff fc75 	bl	800414e <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004864:	f7fd fa66 	bl	8001d34 <HAL_GetTick>
 8004868:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800486c:	f7fd fa62 	bl	8001d34 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b0a      	cmp	r3, #10
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e08d      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800487e:	f7ff fc74 	bl	800416a <LL_RCC_PLL_IsReady>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1f1      	bne.n	800486c <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	4b45      	ldr	r3, [pc, #276]	; (80049a4 <HAL_RCC_OscConfig+0x734>)
 8004890:	4013      	ands	r3, r2
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800489a:	4311      	orrs	r1, r2
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048a0:	0212      	lsls	r2, r2, #8
 80048a2:	4311      	orrs	r1, r2
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80048a8:	4311      	orrs	r1, r2
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80048ae:	4311      	orrs	r1, r2
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80048b4:	430a      	orrs	r2, r1
 80048b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048be:	f7ff fc38 	bl	8004132 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048d0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d2:	f7fd fa2f 	bl	8001d34 <HAL_GetTick>
 80048d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80048d8:	e008      	b.n	80048ec <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048da:	f7fd fa2b 	bl	8001d34 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b0a      	cmp	r3, #10
 80048e6:	d901      	bls.n	80048ec <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e056      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80048ec:	f7ff fc3d 	bl	800416a <LL_RCC_PLL_IsReady>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0f1      	beq.n	80048da <HAL_RCC_OscConfig+0x66a>
 80048f6:	e04f      	b.n	8004998 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f8:	f7ff fc29 	bl	800414e <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80048fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004906:	f023 0303 	bic.w	r3, r3, #3
 800490a:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800490c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004916:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800491a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800491e:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004920:	f7fd fa08 	bl	8001d34 <HAL_GetTick>
 8004924:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8004926:	e008      	b.n	800493a <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004928:	f7fd fa04 	bl	8001d34 <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b0a      	cmp	r3, #10
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e02f      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800493a:	f7ff fc16 	bl	800416a <LL_RCC_PLL_IsReady>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f1      	bne.n	8004928 <HAL_RCC_OscConfig+0x6b8>
 8004944:	e028      	b.n	8004998 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494a:	2b01      	cmp	r3, #1
 800494c:	d101      	bne.n	8004952 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e023      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004952:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	f003 0203 	and.w	r2, r3, #3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004964:	429a      	cmp	r2, r3
 8004966:	d115      	bne.n	8004994 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004972:	429a      	cmp	r2, r3
 8004974:	d10e      	bne.n	8004994 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004980:	021b      	lsls	r3, r3, #8
 8004982:	429a      	cmp	r2, r3
 8004984:	d106      	bne.n	8004994 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004990:	429a      	cmp	r2, r3
 8004992:	d001      	beq.n	8004998 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3720      	adds	r7, #32
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	11c1808c 	.word	0x11c1808c

080049a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d101      	bne.n	80049bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e10f      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049bc:	4b89      	ldr	r3, [pc, #548]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d91b      	bls.n	8004a02 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ca:	4b86      	ldr	r3, [pc, #536]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f023 0207 	bic.w	r2, r3, #7
 80049d2:	4984      	ldr	r1, [pc, #528]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049da:	f7fd f9ab 	bl	8001d34 <HAL_GetTick>
 80049de:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80049e2:	f7fd f9a7 	bl	8001d34 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e0f3      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049f4:	4b7b      	ldr	r3, [pc, #492]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d1ef      	bne.n	80049e2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d016      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7ff fb10 	bl	8004038 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004a18:	f7fd f98c 	bl	8001d34 <HAL_GetTick>
 8004a1c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a20:	f7fd f988 	bl	8001d34 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e0d4      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004a32:	f7ff fbd8 	bl	80041e6 <LL_RCC_IsActiveFlag_HPRE>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0f1      	beq.n	8004a20 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d016      	beq.n	8004a76 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7ff fb06 	bl	800405e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004a52:	f7fd f96f 	bl	8001d34 <HAL_GetTick>
 8004a56:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004a58:	e008      	b.n	8004a6c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a5a:	f7fd f96b 	bl	8001d34 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d901      	bls.n	8004a6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e0b7      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004a6c:	f7ff fbcc 	bl	8004208 <LL_RCC_IsActiveFlag_SHDHPRE>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0f1      	beq.n	8004a5a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0304 	and.w	r3, r3, #4
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d016      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff faff 	bl	800408a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004a8c:	f7fd f952 	bl	8001d34 <HAL_GetTick>
 8004a90:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a94:	f7fd f94e 	bl	8001d34 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e09a      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004aa6:	f7ff fbc1 	bl	800422c <LL_RCC_IsActiveFlag_PPRE1>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d0f1      	beq.n	8004a94 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d017      	beq.n	8004aec <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff faf4 	bl	80040b0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004ac8:	f7fd f934 	bl	8001d34 <HAL_GetTick>
 8004acc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004ad0:	f7fd f930 	bl	8001d34 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e07c      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004ae2:	f7ff fbb4 	bl	800424e <LL_RCC_IsActiveFlag_PPRE2>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0f1      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d043      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d106      	bne.n	8004b0e <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004b00:	f7ff f981 	bl	8003e06 <LL_RCC_HSE_IsReady>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d11e      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e066      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2b03      	cmp	r3, #3
 8004b14:	d106      	bne.n	8004b24 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004b16:	f7ff fb28 	bl	800416a <LL_RCC_PLL_IsReady>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d113      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e05b      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d106      	bne.n	8004b3a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004b2c:	f7ff fa1b 	bl	8003f66 <LL_RCC_MSI_IsReady>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d108      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e050      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004b3a:	f7ff f991 	bl	8003e60 <LL_RCC_HSI_IsReady>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d101      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e049      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff fa55 	bl	8003ffc <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b52:	f7fd f8ef 	bl	8001d34 <HAL_GetTick>
 8004b56:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b58:	e00a      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b5a:	f7fd f8eb 	bl	8001d34 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e035      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b70:	f7ff fa57 	bl	8004022 <LL_RCC_GetSysClkSource>
 8004b74:	4602      	mov	r2, r0
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d1ec      	bne.n	8004b5a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b80:	4b18      	ldr	r3, [pc, #96]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0307 	and.w	r3, r3, #7
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d21b      	bcs.n	8004bc6 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8e:	4b15      	ldr	r3, [pc, #84]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f023 0207 	bic.w	r2, r3, #7
 8004b96:	4913      	ldr	r1, [pc, #76]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b9e:	f7fd f8c9 	bl	8001d34 <HAL_GetTick>
 8004ba2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba4:	e008      	b.n	8004bb8 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004ba6:	f7fd f8c5 	bl	8001d34 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e011      	b.n	8004bdc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bb8:	4b0a      	ldr	r3, [pc, #40]	; (8004be4 <HAL_RCC_ClockConfig+0x23c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d1ef      	bne.n	8004ba6 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004bc6:	f000 f8b3 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	4a06      	ldr	r2, [pc, #24]	; (8004be8 <HAL_RCC_ClockConfig+0x240>)
 8004bce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004bd0:	4b06      	ldr	r3, [pc, #24]	; (8004bec <HAL_RCC_ClockConfig+0x244>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7fd f8a3 	bl	8001d20 <HAL_InitTick>
 8004bda:	4603      	mov	r3, r0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	58004000 	.word	0x58004000
 8004be8:	20000fa4 	.word	0x20000fa4
 8004bec:	20000fa8 	.word	0x20000fa8

08004bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bf0:	b590      	push	{r4, r7, lr}
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bfe:	f7ff fa10 	bl	8004022 <LL_RCC_GetSysClkSource>
 8004c02:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c04:	f7ff fae4 	bl	80041d0 <LL_RCC_PLL_GetMainSource>
 8004c08:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d005      	beq.n	8004c1c <HAL_RCC_GetSysClockFreq+0x2c>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b0c      	cmp	r3, #12
 8004c14:	d139      	bne.n	8004c8a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d136      	bne.n	8004c8a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8004c1c:	f7ff f9b3 	bl	8003f86 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d115      	bne.n	8004c52 <HAL_RCC_GetSysClockFreq+0x62>
 8004c26:	f7ff f9ae 	bl	8003f86 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d106      	bne.n	8004c3e <HAL_RCC_GetSysClockFreq+0x4e>
 8004c30:	f7ff f9b9 	bl	8003fa6 <LL_RCC_MSI_GetRange>
 8004c34:	4603      	mov	r3, r0
 8004c36:	0a1b      	lsrs	r3, r3, #8
 8004c38:	f003 030f 	and.w	r3, r3, #15
 8004c3c:	e005      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0x5a>
 8004c3e:	f7ff f9bd 	bl	8003fbc <LL_RCC_MSI_GetRangeAfterStandby>
 8004c42:	4603      	mov	r3, r0
 8004c44:	0a1b      	lsrs	r3, r3, #8
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	4a36      	ldr	r2, [pc, #216]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x134>)
 8004c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c50:	e014      	b.n	8004c7c <HAL_RCC_GetSysClockFreq+0x8c>
 8004c52:	f7ff f998 	bl	8003f86 <LL_RCC_MSI_IsEnabledRangeSelect>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d106      	bne.n	8004c6a <HAL_RCC_GetSysClockFreq+0x7a>
 8004c5c:	f7ff f9a3 	bl	8003fa6 <LL_RCC_MSI_GetRange>
 8004c60:	4603      	mov	r3, r0
 8004c62:	091b      	lsrs	r3, r3, #4
 8004c64:	f003 030f 	and.w	r3, r3, #15
 8004c68:	e005      	b.n	8004c76 <HAL_RCC_GetSysClockFreq+0x86>
 8004c6a:	f7ff f9a7 	bl	8003fbc <LL_RCC_MSI_GetRangeAfterStandby>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	091b      	lsrs	r3, r3, #4
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	4a2b      	ldr	r2, [pc, #172]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x134>)
 8004c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d115      	bne.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c88:	e012      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b04      	cmp	r3, #4
 8004c8e:	d102      	bne.n	8004c96 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c90:	4b25      	ldr	r3, [pc, #148]	; (8004d28 <HAL_RCC_GetSysClockFreq+0x138>)
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	e00c      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d109      	bne.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004c9c:	f7ff f886 	bl	8003dac <LL_RCC_HSE_IsEnabledDiv2>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d102      	bne.n	8004cac <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004ca6:	4b20      	ldr	r3, [pc, #128]	; (8004d28 <HAL_RCC_GetSysClockFreq+0x138>)
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	e001      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004cac:	4b1f      	ldr	r3, [pc, #124]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004cae:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cb0:	f7ff f9b7 	bl	8004022 <LL_RCC_GetSysClkSource>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b0c      	cmp	r3, #12
 8004cb8:	d12f      	bne.n	8004d1a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004cba:	f7ff fa89 	bl	80041d0 <LL_RCC_PLL_GetMainSource>
 8004cbe:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d003      	beq.n	8004cce <HAL_RCC_GetSysClockFreq+0xde>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d003      	beq.n	8004cd4 <HAL_RCC_GetSysClockFreq+0xe4>
 8004ccc:	e00d      	b.n	8004cea <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004cce:	4b16      	ldr	r3, [pc, #88]	; (8004d28 <HAL_RCC_GetSysClockFreq+0x138>)
 8004cd0:	60fb      	str	r3, [r7, #12]
        break;
 8004cd2:	e00d      	b.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004cd4:	f7ff f86a 	bl	8003dac <LL_RCC_HSE_IsEnabledDiv2>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d102      	bne.n	8004ce4 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004cde:	4b12      	ldr	r3, [pc, #72]	; (8004d28 <HAL_RCC_GetSysClockFreq+0x138>)
 8004ce0:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004ce2:	e005      	b.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8004ce4:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004ce6:	60fb      	str	r3, [r7, #12]
        break;
 8004ce8:	e002      	b.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	60fb      	str	r3, [r7, #12]
        break;
 8004cee:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004cf0:	f7ff fa4c 	bl	800418c <LL_RCC_PLL_GetN>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	fb03 f402 	mul.w	r4, r3, r2
 8004cfc:	f7ff fa5d 	bl	80041ba <LL_RCC_PLL_GetDivider>
 8004d00:	4603      	mov	r3, r0
 8004d02:	091b      	lsrs	r3, r3, #4
 8004d04:	3301      	adds	r3, #1
 8004d06:	fbb4 f4f3 	udiv	r4, r4, r3
 8004d0a:	f7ff fa4b 	bl	80041a4 <LL_RCC_PLL_GetR>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	0f5b      	lsrs	r3, r3, #29
 8004d12:	3301      	adds	r3, #1
 8004d14:	fbb4 f3f3 	udiv	r3, r4, r3
 8004d18:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8004d1a:	697b      	ldr	r3, [r7, #20]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	371c      	adds	r7, #28
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd90      	pop	{r4, r7, pc}
 8004d24:	08012c28 	.word	0x08012c28
 8004d28:	00f42400 	.word	0x00f42400
 8004d2c:	01e84800 	.word	0x01e84800

08004d30 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d30:	b598      	push	{r3, r4, r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004d34:	f7ff ff5c 	bl	8004bf0 <HAL_RCC_GetSysClockFreq>
 8004d38:	4604      	mov	r4, r0
 8004d3a:	f7ff f9cc 	bl	80040d6 <LL_RCC_GetAHBPrescaler>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	091b      	lsrs	r3, r3, #4
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	4a03      	ldr	r2, [pc, #12]	; (8004d54 <HAL_RCC_GetHCLKFreq+0x24>)
 8004d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d4c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	bd98      	pop	{r3, r4, r7, pc}
 8004d54:	08012bc8 	.word	0x08012bc8

08004d58 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d58:	b598      	push	{r3, r4, r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004d5c:	f7ff ffe8 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d60:	4604      	mov	r4, r0
 8004d62:	f7ff f9d0 	bl	8004106 <LL_RCC_GetAPB1Prescaler>
 8004d66:	4603      	mov	r3, r0
 8004d68:	0a1b      	lsrs	r3, r3, #8
 8004d6a:	4a03      	ldr	r2, [pc, #12]	; (8004d78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d70:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	bd98      	pop	{r3, r4, r7, pc}
 8004d78:	08012c08 	.word	0x08012c08

08004d7c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d7c:	b598      	push	{r3, r4, r7, lr}
 8004d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004d80:	f7ff ffd6 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d84:	4604      	mov	r4, r0
 8004d86:	f7ff f9c9 	bl	800411c <LL_RCC_GetAPB2Prescaler>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	0adb      	lsrs	r3, r3, #11
 8004d8e:	4a03      	ldr	r2, [pc, #12]	; (8004d9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d94:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	bd98      	pop	{r3, r4, r7, pc}
 8004d9c:	08012c08 	.word	0x08012c08

08004da0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004da0:	b590      	push	{r4, r7, lr}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	091b      	lsrs	r3, r3, #4
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	4a10      	ldr	r2, [pc, #64]	; (8004df4 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8004db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8004db8:	f7ff f998 	bl	80040ec <LL_RCC_GetAHB3Prescaler>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	091b      	lsrs	r3, r3, #4
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	4a0c      	ldr	r2, [pc, #48]	; (8004df8 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8004dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd0:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	4a09      	ldr	r2, [pc, #36]	; (8004dfc <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8004dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dda:	0c9c      	lsrs	r4, r3, #18
 8004ddc:	f7fe ff3e 	bl	8003c5c <HAL_PWREx_GetVoltageRange>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4619      	mov	r1, r3
 8004de4:	4620      	mov	r0, r4
 8004de6:	f000 f80b 	bl	8004e00 <RCC_SetFlashLatency>
 8004dea:	4603      	mov	r3, r0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd90      	pop	{r4, r7, pc}
 8004df4:	08012c28 	.word	0x08012c28
 8004df8:	08012bc8 	.word	0x08012bc8
 8004dfc:	431bde83 	.word	0x431bde83

08004e00 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08e      	sub	sp, #56	; 0x38
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8004e0a:	4a3a      	ldr	r2, [pc, #232]	; (8004ef4 <RCC_SetFlashLatency+0xf4>)
 8004e0c:	f107 0320 	add.w	r3, r7, #32
 8004e10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e14:	6018      	str	r0, [r3, #0]
 8004e16:	3304      	adds	r3, #4
 8004e18:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8004e1a:	4a37      	ldr	r2, [pc, #220]	; (8004ef8 <RCC_SetFlashLatency+0xf8>)
 8004e1c:	f107 0318 	add.w	r3, r7, #24
 8004e20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e24:	6018      	str	r0, [r3, #0]
 8004e26:	3304      	adds	r3, #4
 8004e28:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8004e2a:	4a34      	ldr	r2, [pc, #208]	; (8004efc <RCC_SetFlashLatency+0xfc>)
 8004e2c:	f107 030c 	add.w	r3, r7, #12
 8004e30:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e32:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004e36:	2300      	movs	r3, #0
 8004e38:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e40:	d11b      	bne.n	8004e7a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004e42:	2300      	movs	r3, #0
 8004e44:	633b      	str	r3, [r7, #48]	; 0x30
 8004e46:	e014      	b.n	8004e72 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	3338      	adds	r3, #56	; 0x38
 8004e4e:	443b      	add	r3, r7
 8004e50:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004e54:	461a      	mov	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d807      	bhi.n	8004e6c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	3338      	adds	r3, #56	; 0x38
 8004e62:	443b      	add	r3, r7
 8004e64:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004e68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004e6a:	e021      	b.n	8004eb0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6e:	3301      	adds	r3, #1
 8004e70:	633b      	str	r3, [r7, #48]	; 0x30
 8004e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d9e7      	bls.n	8004e48 <RCC_SetFlashLatency+0x48>
 8004e78:	e01a      	b.n	8004eb0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e7e:	e014      	b.n	8004eaa <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	3338      	adds	r3, #56	; 0x38
 8004e86:	443b      	add	r3, r7
 8004e88:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d807      	bhi.n	8004ea4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	3338      	adds	r3, #56	; 0x38
 8004e9a:	443b      	add	r3, r7
 8004e9c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004ea0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004ea2:	e005      	b.n	8004eb0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d9e7      	bls.n	8004e80 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004eb0:	4b13      	ldr	r3, [pc, #76]	; (8004f00 <RCC_SetFlashLatency+0x100>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f023 0207 	bic.w	r2, r3, #7
 8004eb8:	4911      	ldr	r1, [pc, #68]	; (8004f00 <RCC_SetFlashLatency+0x100>)
 8004eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004ec0:	f7fc ff38 	bl	8001d34 <HAL_GetTick>
 8004ec4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004ec6:	e008      	b.n	8004eda <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004ec8:	f7fc ff34 	bl	8001d34 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e007      	b.n	8004eea <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004eda:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <RCC_SetFlashLatency+0x100>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0307 	and.w	r3, r3, #7
 8004ee2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d1ef      	bne.n	8004ec8 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3738      	adds	r7, #56	; 0x38
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	080128d8 	.word	0x080128d8
 8004ef8:	080128e0 	.word	0x080128e0
 8004efc:	080128e8 	.word	0x080128e8
 8004f00:	58004000 	.word	0x58004000

08004f04 <LL_RCC_LSE_IsReady>:
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d101      	bne.n	8004f1c <LL_RCC_LSE_IsReady+0x18>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e000      	b.n	8004f1e <LL_RCC_LSE_IsReady+0x1a>
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bc80      	pop	{r7}
 8004f24:	4770      	bx	lr

08004f26 <LL_RCC_SetUSARTClockSource>:
{
 8004f26:	b480      	push	{r7}
 8004f28:	b083      	sub	sp, #12
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8004f2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f32:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	0c1b      	lsrs	r3, r3, #16
 8004f3a:	43db      	mvns	r3, r3
 8004f3c:	401a      	ands	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bc80      	pop	{r7}
 8004f54:	4770      	bx	lr

08004f56 <LL_RCC_SetI2SClockSource>:
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8004f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr

08004f80 <LL_RCC_SetLPUARTClockSource>:
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004f88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f90:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr

08004faa <LL_RCC_SetI2CClockSource>:
{
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004fb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	091b      	lsrs	r3, r3, #4
 8004fbe:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004fc2:	43db      	mvns	r3, r3
 8004fc4:	401a      	ands	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	011b      	lsls	r3, r3, #4
 8004fca:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004fce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bc80      	pop	{r7}
 8004fe0:	4770      	bx	lr

08004fe2 <LL_RCC_SetLPTIMClockSource>:
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004fea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	0c1b      	lsrs	r3, r3, #16
 8004ff6:	041b      	lsls	r3, r3, #16
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	041b      	lsls	r3, r3, #16
 8005000:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	bc80      	pop	{r7}
 8005012:	4770      	bx	lr

08005014 <LL_RCC_SetRNGClockSource>:
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800501c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005024:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005028:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4313      	orrs	r3, r2
 8005030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	bc80      	pop	{r7}
 800503c:	4770      	bx	lr

0800503e <LL_RCC_SetADCClockSource>:
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005046:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005052:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4313      	orrs	r3, r2
 800505a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr

08005068 <LL_RCC_SetRTCClockSource>:
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005070:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005078:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800507c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	bc80      	pop	{r7}
 8005090:	4770      	bx	lr

08005092 <LL_RCC_GetRTCClockSource>:
{
 8005092:	b480      	push	{r7}
 8005094:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005096:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800509a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509e:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr

080050aa <LL_RCC_ForceBackupDomainReset>:
{
 80050aa:	b480      	push	{r7}
 80050ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80050ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80050c2:	bf00      	nop
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bc80      	pop	{r7}
 80050c8:	4770      	bx	lr

080050ca <LL_RCC_ReleaseBackupDomainReset>:
{
 80050ca:	b480      	push	{r7}
 80050cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80050ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80050e2:	bf00      	nop
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bc80      	pop	{r7}
 80050e8:	4770      	bx	lr
	...

080050ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80050f8:	2300      	movs	r3, #0
 80050fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80050fc:	2300      	movs	r3, #0
 80050fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d058      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800510c:	f7fe fd64 	bl	8003bd8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005110:	f7fc fe10 	bl	8001d34 <HAL_GetTick>
 8005114:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005116:	e009      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005118:	f7fc fe0c 	bl	8001d34 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b02      	cmp	r3, #2
 8005124:	d902      	bls.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	74fb      	strb	r3, [r7, #19]
        break;
 800512a:	e006      	b.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800512c:	4b7b      	ldr	r3, [pc, #492]	; (800531c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005134:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005138:	d1ee      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800513a:	7cfb      	ldrb	r3, [r7, #19]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d13c      	bne.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8005140:	f7ff ffa7 	bl	8005092 <LL_RCC_GetRTCClockSource>
 8005144:	4602      	mov	r2, r0
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800514a:	429a      	cmp	r2, r3
 800514c:	d00f      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800514e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005156:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800515a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800515c:	f7ff ffa5 	bl	80050aa <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005160:	f7ff ffb3 	bl	80050ca <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005164:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d014      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005178:	f7fc fddc 	bl	8001d34 <HAL_GetTick>
 800517c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800517e:	e00b      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005180:	f7fc fdd8 	bl	8001d34 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	f241 3288 	movw	r2, #5000	; 0x1388
 800518e:	4293      	cmp	r3, r2
 8005190:	d902      	bls.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	74fb      	strb	r3, [r7, #19]
            break;
 8005196:	e004      	b.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8005198:	f7ff feb4 	bl	8004f04 <LL_RCC_LSE_IsReady>
 800519c:	4603      	mov	r3, r0
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d1ee      	bne.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80051a2:	7cfb      	ldrb	r3, [r7, #19]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d105      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7ff ff5b 	bl	8005068 <LL_RCC_SetRTCClockSource>
 80051b2:	e004      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051b4:	7cfb      	ldrb	r3, [r7, #19]
 80051b6:	74bb      	strb	r3, [r7, #18]
 80051b8:	e001      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ba:	7cfb      	ldrb	r3, [r7, #19]
 80051bc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d004      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7ff fea9 	bl	8004f26 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d004      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7ff fe9e 	bl	8004f26 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0320 	and.w	r3, r3, #32
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d004      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7ff fec0 	bl	8004f80 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005208:	2b00      	cmp	r3, #0
 800520a:	d004      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	4618      	mov	r0, r3
 8005212:	f7ff fee6 	bl	8004fe2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800521e:	2b00      	cmp	r3, #0
 8005220:	d004      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff fedb 	bl	8004fe2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800523c:	4618      	mov	r0, r3
 800523e:	f7ff fed0 	bl	8004fe2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d004      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	4618      	mov	r0, r3
 8005254:	f7ff fea9 	bl	8004faa <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005260:	2b00      	cmp	r3, #0
 8005262:	d004      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff fe9e 	bl	8004faa <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005276:	2b00      	cmp	r3, #0
 8005278:	d004      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	4618      	mov	r0, r3
 8005280:	f7ff fe93 	bl	8004faa <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0310 	and.w	r3, r3, #16
 800528c:	2b00      	cmp	r3, #0
 800528e:	d011      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4618      	mov	r0, r3
 8005296:	f7ff fe5e 	bl	8004f56 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052a2:	d107      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80052a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052b2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d010      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff fea5 	bl	8005014 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d107      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80052d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052e0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d011      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7ff fea3 	bl	800503e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005300:	d107      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005302:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800530c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005310:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8005312:	7cbb      	ldrb	r3, [r7, #18]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	58000400 	.word	0x58000400

08005320 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d068      	beq.n	8005404 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d106      	bne.n	800534c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7fc fb46 	bl	80019d8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005354:	4b2e      	ldr	r3, [pc, #184]	; (8005410 <HAL_RTC_Init+0xf0>)
 8005356:	22ca      	movs	r2, #202	; 0xca
 8005358:	625a      	str	r2, [r3, #36]	; 0x24
 800535a:	4b2d      	ldr	r3, [pc, #180]	; (8005410 <HAL_RTC_Init+0xf0>)
 800535c:	2253      	movs	r2, #83	; 0x53
 800535e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 fa0f 	bl	8005784 <RTC_EnterInitMode>
 8005366:	4603      	mov	r3, r0
 8005368:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800536a:	7bfb      	ldrb	r3, [r7, #15]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d13f      	bne.n	80053f0 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005370:	4b27      	ldr	r3, [pc, #156]	; (8005410 <HAL_RTC_Init+0xf0>)
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	4a26      	ldr	r2, [pc, #152]	; (8005410 <HAL_RTC_Init+0xf0>)
 8005376:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800537a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800537e:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005380:	4b23      	ldr	r3, [pc, #140]	; (8005410 <HAL_RTC_Init+0xf0>)
 8005382:	699a      	ldr	r2, [r3, #24]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6859      	ldr	r1, [r3, #4]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	4319      	orrs	r1, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	430b      	orrs	r3, r1
 8005394:	491e      	ldr	r1, [pc, #120]	; (8005410 <HAL_RTC_Init+0xf0>)
 8005396:	4313      	orrs	r3, r2
 8005398:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68da      	ldr	r2, [r3, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	041b      	lsls	r3, r3, #16
 80053a4:	491a      	ldr	r1, [pc, #104]	; (8005410 <HAL_RTC_Init+0xf0>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80053aa:	4b19      	ldr	r3, [pc, #100]	; (8005410 <HAL_RTC_Init+0xf0>)
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ba:	430b      	orrs	r3, r1
 80053bc:	4914      	ldr	r1, [pc, #80]	; (8005410 <HAL_RTC_Init+0xf0>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 fa12 	bl	80057ec <RTC_ExitInitMode>
 80053c8:	4603      	mov	r3, r0
 80053ca:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80053cc:	7bfb      	ldrb	r3, [r7, #15]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10e      	bne.n	80053f0 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 80053d2:	4b0f      	ldr	r3, [pc, #60]	; (8005410 <HAL_RTC_Init+0xf0>)
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a19      	ldr	r1, [r3, #32]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	69db      	ldr	r3, [r3, #28]
 80053e2:	4319      	orrs	r1, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	430b      	orrs	r3, r1
 80053ea:	4909      	ldr	r1, [pc, #36]	; (8005410 <HAL_RTC_Init+0xf0>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053f0:	4b07      	ldr	r3, [pc, #28]	; (8005410 <HAL_RTC_Init+0xf0>)
 80053f2:	22ff      	movs	r2, #255	; 0xff
 80053f4:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 80053f6:	7bfb      	ldrb	r3, [r7, #15]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d103      	bne.n	8005404 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8005404:	7bfb      	ldrb	r3, [r7, #15]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40002800 	.word	0x40002800

08005414 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005414:	b590      	push	{r4, r7, lr}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800542a:	2b01      	cmp	r3, #1
 800542c:	d101      	bne.n	8005432 <HAL_RTC_SetAlarm_IT+0x1e>
 800542e:	2302      	movs	r3, #2
 8005430:	e0f3      	b.n	800561a <HAL_RTC_SetAlarm_IT+0x206>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2201      	movs	r2, #1
 8005436:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2202      	movs	r2, #2
 800543e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8005442:	4b78      	ldr	r3, [pc, #480]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800544a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005452:	d06a      	beq.n	800552a <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d13a      	bne.n	80054d0 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800545a:	4b72      	ldr	r3, [pc, #456]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d102      	bne.n	800546c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	2200      	movs	r2, #0
 800546a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	695b      	ldr	r3, [r3, #20]
 8005470:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	4618      	mov	r0, r3
 800547a:	f000 f9f5 	bl	8005868 <RTC_ByteToBcd2>
 800547e:	4603      	mov	r3, r0
 8005480:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	785b      	ldrb	r3, [r3, #1]
 8005486:	4618      	mov	r0, r3
 8005488:	f000 f9ee 	bl	8005868 <RTC_ByteToBcd2>
 800548c:	4603      	mov	r3, r0
 800548e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005490:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	789b      	ldrb	r3, [r3, #2]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 f9e6 	bl	8005868 <RTC_ByteToBcd2>
 800549c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800549e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	78db      	ldrb	r3, [r3, #3]
 80054a6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054a8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 f9d8 	bl	8005868 <RTC_ByteToBcd2>
 80054b8:	4603      	mov	r3, r0
 80054ba:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054bc:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054c4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054ca:	4313      	orrs	r3, r2
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	e02c      	b.n	800552a <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 80054d8:	d00d      	beq.n	80054f6 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80054e2:	d008      	beq.n	80054f6 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80054e4:	4b4f      	ldr	r3, [pc, #316]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d102      	bne.n	80054f6 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	2200      	movs	r2, #0
 80054f4:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	785b      	ldrb	r3, [r3, #1]
 8005500:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005502:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005508:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	78db      	ldrb	r3, [r3, #3]
 800550e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005510:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005518:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800551a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005520:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800552a:	4b3e      	ldr	r3, [pc, #248]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800552c:	22ca      	movs	r2, #202	; 0xca
 800552e:	625a      	str	r2, [r3, #36]	; 0x24
 8005530:	4b3c      	ldr	r3, [pc, #240]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005532:	2253      	movs	r2, #83	; 0x53
 8005534:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800553e:	d12c      	bne.n	800559a <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005540:	4b38      	ldr	r3, [pc, #224]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	4a37      	ldr	r2, [pc, #220]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005546:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800554a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800554c:	4b35      	ldr	r3, [pc, #212]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800554e:	2201      	movs	r2, #1
 8005550:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005558:	d107      	bne.n	800556a <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	699a      	ldr	r2, [r3, #24]
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	69db      	ldr	r3, [r3, #28]
 8005562:	4930      	ldr	r1, [pc, #192]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005564:	4313      	orrs	r3, r2
 8005566:	644b      	str	r3, [r1, #68]	; 0x44
 8005568:	e006      	b.n	8005578 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800556a:	4a2e      	ldr	r2, [pc, #184]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8005570:	4a2c      	ldr	r2, [pc, #176]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8005578:	4a2a      	ldr	r2, [pc, #168]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005584:	f043 0201 	orr.w	r2, r3, #1
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800558c:	4b25      	ldr	r3, [pc, #148]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	4a24      	ldr	r2, [pc, #144]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005592:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8005596:	6193      	str	r3, [r2, #24]
 8005598:	e02b      	b.n	80055f2 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800559a:	4b22      	ldr	r3, [pc, #136]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	4a21      	ldr	r2, [pc, #132]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055a0:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80055a4:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80055a6:	4b1f      	ldr	r3, [pc, #124]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055a8:	2202      	movs	r2, #2
 80055aa:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055b2:	d107      	bne.n	80055c4 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	699a      	ldr	r2, [r3, #24]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	4919      	ldr	r1, [pc, #100]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80055c2:	e006      	b.n	80055d2 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80055c4:	4a17      	ldr	r2, [pc, #92]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80055ca:	4a16      	ldr	r2, [pc, #88]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	699b      	ldr	r3, [r3, #24]
 80055d0:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80055d2:	4a14      	ldr	r2, [pc, #80]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055de:	f043 0202 	orr.w	r2, r3, #2
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80055e6:	4b0f      	ldr	r3, [pc, #60]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	4a0e      	ldr	r2, [pc, #56]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 80055ec:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 80055f0:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80055f2:	4b0d      	ldr	r3, [pc, #52]	; (8005628 <HAL_RTC_SetAlarm_IT+0x214>)
 80055f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055f8:	4a0b      	ldr	r2, [pc, #44]	; (8005628 <HAL_RTC_SetAlarm_IT+0x214>)
 80055fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055fe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005602:	4b08      	ldr	r3, [pc, #32]	; (8005624 <HAL_RTC_SetAlarm_IT+0x210>)
 8005604:	22ff      	movs	r2, #255	; 0xff
 8005606:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	bd90      	pop	{r4, r7, pc}
 8005622:	bf00      	nop
 8005624:	40002800 	.word	0x40002800
 8005628:	58000800 	.word	0x58000800

0800562c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_RTC_DeactivateAlarm+0x18>
 8005640:	2302      	movs	r3, #2
 8005642:	e048      	b.n	80056d6 <HAL_RTC_DeactivateAlarm+0xaa>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005654:	4b22      	ldr	r3, [pc, #136]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8005656:	22ca      	movs	r2, #202	; 0xca
 8005658:	625a      	str	r2, [r3, #36]	; 0x24
 800565a:	4b21      	ldr	r3, [pc, #132]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800565c:	2253      	movs	r2, #83	; 0x53
 800565e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005666:	d115      	bne.n	8005694 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005668:	4b1d      	ldr	r3, [pc, #116]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	4a1c      	ldr	r2, [pc, #112]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800566e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005672:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8005674:	4b1a      	ldr	r3, [pc, #104]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8005676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005678:	4a19      	ldr	r2, [pc, #100]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800567a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800567e:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005684:	f023 0201 	bic.w	r2, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800568c:	4b14      	ldr	r3, [pc, #80]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800568e:	2201      	movs	r2, #1
 8005690:	65da      	str	r2, [r3, #92]	; 0x5c
 8005692:	e014      	b.n	80056be <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8005694:	4b12      	ldr	r3, [pc, #72]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	4a11      	ldr	r2, [pc, #68]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800569a:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800569e:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80056a0:	4b0f      	ldr	r3, [pc, #60]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80056a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056a4:	4a0e      	ldr	r2, [pc, #56]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80056a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056aa:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	f023 0202 	bic.w	r2, r3, #2
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80056b8:	4b09      	ldr	r3, [pc, #36]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80056ba:	2202      	movs	r2, #2
 80056bc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056be:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80056c0:	22ff      	movs	r2, #255	; 0xff
 80056c2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	bc80      	pop	{r7}
 80056de:	4770      	bx	lr
 80056e0:	40002800 	.word	0x40002800

080056e4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80056ec:	4b11      	ldr	r3, [pc, #68]	; (8005734 <HAL_RTC_AlarmIRQHandler+0x50>)
 80056ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f4:	4013      	ands	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d005      	beq.n	800570e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005702:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005704:	2201      	movs	r2, #1
 8005706:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f7fc fe72 	bl	80023f2 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d005      	beq.n	8005724 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8005718:	4b06      	ldr	r3, [pc, #24]	; (8005734 <HAL_RTC_AlarmIRQHandler+0x50>)
 800571a:	2202      	movs	r2, #2
 800571c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f94a 	bl	80059b8 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800572c:	bf00      	nop
 800572e:	3710      	adds	r7, #16
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	40002800 	.word	0x40002800

08005738 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8005740:	4b0f      	ldr	r3, [pc, #60]	; (8005780 <HAL_RTC_WaitForSynchro+0x48>)
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	4a0e      	ldr	r2, [pc, #56]	; (8005780 <HAL_RTC_WaitForSynchro+0x48>)
 8005746:	f023 0320 	bic.w	r3, r3, #32
 800574a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800574c:	f7fc faf2 	bl	8001d34 <HAL_GetTick>
 8005750:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005752:	e009      	b.n	8005768 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005754:	f7fc faee 	bl	8001d34 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005762:	d901      	bls.n	8005768 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005764:	2303      	movs	r3, #3
 8005766:	e006      	b.n	8005776 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005768:	4b05      	ldr	r3, [pc, #20]	; (8005780 <HAL_RTC_WaitForSynchro+0x48>)
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d0ef      	beq.n	8005754 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40002800 	.word	0x40002800

08005784 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800578c:	2300      	movs	r3, #0
 800578e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8005790:	4b15      	ldr	r3, [pc, #84]	; (80057e8 <RTC_EnterInitMode+0x64>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005798:	2b00      	cmp	r3, #0
 800579a:	d120      	bne.n	80057de <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800579c:	4b12      	ldr	r3, [pc, #72]	; (80057e8 <RTC_EnterInitMode+0x64>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	4a11      	ldr	r2, [pc, #68]	; (80057e8 <RTC_EnterInitMode+0x64>)
 80057a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057a6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80057a8:	f7fc fac4 	bl	8001d34 <HAL_GetTick>
 80057ac:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80057ae:	e00d      	b.n	80057cc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80057b0:	f7fc fac0 	bl	8001d34 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057be:	d905      	bls.n	80057cc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2203      	movs	r2, #3
 80057c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80057cc:	4b06      	ldr	r3, [pc, #24]	; (80057e8 <RTC_EnterInitMode+0x64>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d102      	bne.n	80057de <RTC_EnterInitMode+0x5a>
 80057d8:	7bfb      	ldrb	r3, [r7, #15]
 80057da:	2b03      	cmp	r3, #3
 80057dc:	d1e8      	bne.n	80057b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80057de:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40002800 	.word	0x40002800

080057ec <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80057f8:	4b1a      	ldr	r3, [pc, #104]	; (8005864 <RTC_ExitInitMode+0x78>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	4a19      	ldr	r2, [pc, #100]	; (8005864 <RTC_ExitInitMode+0x78>)
 80057fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005802:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005804:	4b17      	ldr	r3, [pc, #92]	; (8005864 <RTC_ExitInitMode+0x78>)
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	f003 0320 	and.w	r3, r3, #32
 800580c:	2b00      	cmp	r3, #0
 800580e:	d10c      	bne.n	800582a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f7ff ff91 	bl	8005738 <HAL_RTC_WaitForSynchro>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d01e      	beq.n	800585a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2203      	movs	r2, #3
 8005820:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	73fb      	strb	r3, [r7, #15]
 8005828:	e017      	b.n	800585a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800582a:	4b0e      	ldr	r3, [pc, #56]	; (8005864 <RTC_ExitInitMode+0x78>)
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	4a0d      	ldr	r2, [pc, #52]	; (8005864 <RTC_ExitInitMode+0x78>)
 8005830:	f023 0320 	bic.w	r3, r3, #32
 8005834:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff ff7e 	bl	8005738 <HAL_RTC_WaitForSynchro>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d005      	beq.n	800584e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2203      	movs	r2, #3
 8005846:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800584e:	4b05      	ldr	r3, [pc, #20]	; (8005864 <RTC_ExitInitMode+0x78>)
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	4a04      	ldr	r2, [pc, #16]	; (8005864 <RTC_ExitInitMode+0x78>)
 8005854:	f043 0320 	orr.w	r3, r3, #32
 8005858:	6193      	str	r3, [r2, #24]
  }

  return status;
 800585a:	7bfb      	ldrb	r3, [r7, #15]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	40002800 	.word	0x40002800

08005868 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	4603      	mov	r3, r0
 8005870:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005872:	2300      	movs	r3, #0
 8005874:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800587a:	e005      	b.n	8005888 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	3301      	adds	r3, #1
 8005880:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8005882:	7afb      	ldrb	r3, [r7, #11]
 8005884:	3b0a      	subs	r3, #10
 8005886:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8005888:	7afb      	ldrb	r3, [r7, #11]
 800588a:	2b09      	cmp	r3, #9
 800588c:	d8f6      	bhi.n	800587c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	b2db      	uxtb	r3, r3
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	b2da      	uxtb	r2, r3
 8005896:	7afb      	ldrb	r3, [r7, #11]
 8005898:	4313      	orrs	r3, r2
 800589a:	b2db      	uxtb	r3, r3
}
 800589c:	4618      	mov	r0, r3
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr
	...

080058a8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d101      	bne.n	80058be <HAL_RTCEx_EnableBypassShadow+0x16>
 80058ba:	2302      	movs	r3, #2
 80058bc:	e01f      	b.n	80058fe <HAL_RTCEx_EnableBypassShadow+0x56>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2202      	movs	r2, #2
 80058ca:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058ce:	4b0e      	ldr	r3, [pc, #56]	; (8005908 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80058d0:	22ca      	movs	r2, #202	; 0xca
 80058d2:	625a      	str	r2, [r3, #36]	; 0x24
 80058d4:	4b0c      	ldr	r3, [pc, #48]	; (8005908 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80058d6:	2253      	movs	r2, #83	; 0x53
 80058d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80058da:	4b0b      	ldr	r3, [pc, #44]	; (8005908 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	4a0a      	ldr	r2, [pc, #40]	; (8005908 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80058e0:	f043 0320 	orr.w	r3, r3, #32
 80058e4:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058e6:	4b08      	ldr	r3, [pc, #32]	; (8005908 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80058e8:	22ff      	movs	r2, #255	; 0xff
 80058ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	bc80      	pop	{r7}
 8005906:	4770      	bx	lr
 8005908:	40002800 	.word	0x40002800

0800590c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_RTCEx_SetSSRU_IT+0x16>
 800591e:	2302      	movs	r3, #2
 8005920:	e027      	b.n	8005972 <HAL_RTCEx_SetSSRU_IT+0x66>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2202      	movs	r2, #2
 800592e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005932:	4b12      	ldr	r3, [pc, #72]	; (800597c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005934:	22ca      	movs	r2, #202	; 0xca
 8005936:	625a      	str	r2, [r3, #36]	; 0x24
 8005938:	4b10      	ldr	r3, [pc, #64]	; (800597c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800593a:	2253      	movs	r2, #83	; 0x53
 800593c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800593e:	4b0f      	ldr	r3, [pc, #60]	; (800597c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	4a0e      	ldr	r2, [pc, #56]	; (800597c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005948:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800594a:	4b0d      	ldr	r3, [pc, #52]	; (8005980 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800594c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005950:	4a0b      	ldr	r2, [pc, #44]	; (8005980 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8005952:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005956:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800595a:	4b08      	ldr	r3, [pc, #32]	; (800597c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800595c:	22ff      	movs	r2, #255	; 0xff
 800595e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	370c      	adds	r7, #12
 8005976:	46bd      	mov	sp, r7
 8005978:	bc80      	pop	{r7}
 800597a:	4770      	bx	lr
 800597c:	40002800 	.word	0x40002800
 8005980:	58000800 	.word	0x58000800

08005984 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800598c:	4b09      	ldr	r3, [pc, #36]	; (80059b4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800598e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8005998:	4b06      	ldr	r3, [pc, #24]	; (80059b4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800599a:	2240      	movs	r2, #64	; 0x40
 800599c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7fc fd31 	bl	8002406 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80059ac:	bf00      	nop
 80059ae:	3708      	adds	r7, #8
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	40002800 	.word	0x40002800

080059b8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr
	...

080059cc <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80059d8:	4b07      	ldr	r3, [pc, #28]	; (80059f8 <HAL_RTCEx_BKUPWrite+0x2c>)
 80059da:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	697a      	ldr	r2, [r7, #20]
 80059e2:	4413      	add	r3, r2
 80059e4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	601a      	str	r2, [r3, #0]
}
 80059ec:	bf00      	nop
 80059ee:	371c      	adds	r7, #28
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bc80      	pop	{r7}
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	4000b100 	.word	0x4000b100

080059fc <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8005a06:	4b07      	ldr	r3, [pc, #28]	; (8005a24 <HAL_RTCEx_BKUPRead+0x28>)
 8005a08:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	4413      	add	r3, r2
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3714      	adds	r7, #20
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bc80      	pop	{r7}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	4000b100 	.word	0x4000b100

08005a28 <LL_PWR_SetRadioBusyTrigger>:
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8005a30:	4b06      	ldr	r3, [pc, #24]	; (8005a4c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005a38:	4904      	ldr	r1, [pc, #16]	; (8005a4c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	608b      	str	r3, [r1, #8]
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	58000400 	.word	0x58000400

08005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8005a50:	b480      	push	{r7}
 8005a52:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8005a54:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8005a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a5a:	4a04      	ldr	r2, [pc, #16]	; (8005a6c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8005a5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005a64:	bf00      	nop
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bc80      	pop	{r7}
 8005a6a:	4770      	bx	lr
 8005a6c:	58000400 	.word	0x58000400

08005a70 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8005a74:	4b05      	ldr	r3, [pc, #20]	; (8005a8c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8005a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a7a:	4a04      	ldr	r2, [pc, #16]	; (8005a8c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8005a7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005a80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005a84:	bf00      	nop
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bc80      	pop	{r7}
 8005a8a:	4770      	bx	lr
 8005a8c:	58000400 	.word	0x58000400

08005a90 <LL_PWR_ClearFlag_RFBUSY>:
{
 8005a90:	b480      	push	{r7}
 8005a92:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8005a94:	4b03      	ldr	r3, [pc, #12]	; (8005aa4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8005a96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a9a:	619a      	str	r2, [r3, #24]
}
 8005a9c:	bf00      	nop
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	58000400 	.word	0x58000400

08005aa8 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8005aac:	4b06      	ldr	r3, [pc, #24]	; (8005ac8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	f003 0302 	and.w	r3, r3, #2
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d101      	bne.n	8005abc <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e000      	b.n	8005abe <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bc80      	pop	{r7}
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	58000400 	.word	0x58000400

08005acc <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8005acc:	b480      	push	{r7}
 8005ace:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8005ad0:	4b06      	ldr	r3, [pc, #24]	; (8005aec <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b04      	cmp	r3, #4
 8005ada:	d101      	bne.n	8005ae0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8005adc:	2301      	movs	r3, #1
 8005ade:	e000      	b.n	8005ae2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bc80      	pop	{r7}
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	58000400 	.word	0x58000400

08005af0 <LL_RCC_RF_DisableReset>:
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8005af4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005afc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005b04:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005b08:	bf00      	nop
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bc80      	pop	{r7}
 8005b0e:	4770      	bx	lr

08005b10 <LL_RCC_IsRFUnderReset>:
{
 8005b10:	b480      	push	{r7}
 8005b12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8005b14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b24:	d101      	bne.n	8005b2a <LL_RCC_IsRFUnderReset+0x1a>
 8005b26:	2301      	movs	r3, #1
 8005b28:	e000      	b.n	8005b2c <LL_RCC_IsRFUnderReset+0x1c>
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bc80      	pop	{r7}
 8005b32:	4770      	bx	lr

08005b34 <LL_EXTI_EnableIT_32_63>:
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8005b3c:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <LL_EXTI_EnableIT_32_63+0x24>)
 8005b3e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b42:	4905      	ldr	r1, [pc, #20]	; (8005b58 <LL_EXTI_EnableIT_32_63+0x24>)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bc80      	pop	{r7}
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop
 8005b58:	58000800 	.word	0x58000800

08005b5c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d103      	bne.n	8005b72 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	73fb      	strb	r3, [r7, #15]
    return status;
 8005b6e:	7bfb      	ldrb	r3, [r7, #15]
 8005b70:	e04b      	b.n	8005c0a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8005b72:	2300      	movs	r3, #0
 8005b74:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	799b      	ldrb	r3, [r3, #6]
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d105      	bne.n	8005b8c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7fc f838 	bl	8001bfc <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8005b92:	f7ff ffad 	bl	8005af0 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005b96:	4b1f      	ldr	r3, [pc, #124]	; (8005c14 <HAL_SUBGHZ_Init+0xb8>)
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	00db      	lsls	r3, r3, #3
 8005b9e:	1a9b      	subs	r3, r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	0cdb      	lsrs	r3, r3, #19
 8005ba4:	2264      	movs	r2, #100	; 0x64
 8005ba6:	fb02 f303 	mul.w	r3, r2, r3
 8005baa:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d105      	bne.n	8005bbe <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	609a      	str	r2, [r3, #8]
      break;
 8005bbc:	e007      	b.n	8005bce <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8005bc4:	f7ff ffa4 	bl	8005b10 <LL_RCC_IsRFUnderReset>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1ee      	bne.n	8005bac <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8005bce:	f7ff ff3f 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8005bd2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005bd6:	f7ff ffad 	bl	8005b34 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8005bda:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005bde:	f7ff ff23 	bl	8005a28 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8005be2:	f7ff ff55 	bl	8005a90 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8005be6:	7bfb      	ldrb	r3, [r7, #15]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10a      	bne.n	8005c02 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 faad 	bl	8006150 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	719a      	strb	r2, [r3, #6]

  return status;
 8005c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000fa4 	.word	0x20000fa4

08005c18 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b086      	sub	sp, #24
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	607a      	str	r2, [r7, #4]
 8005c22:	461a      	mov	r2, r3
 8005c24:	460b      	mov	r3, r1
 8005c26:	817b      	strh	r3, [r7, #10]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	799b      	ldrb	r3, [r3, #6]
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d14a      	bne.n	8005ccc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	795b      	ldrb	r3, [r3, #5]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d101      	bne.n	8005c42 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8005c3e:	2302      	movs	r3, #2
 8005c40:	e045      	b.n	8005cce <HAL_SUBGHZ_WriteRegisters+0xb6>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2201      	movs	r2, #1
 8005c46:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 fb4c 	bl	80062ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005c54:	f7ff ff0c 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8005c58:	210d      	movs	r1, #13
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 fa98 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005c60:	897b      	ldrh	r3, [r7, #10]
 8005c62:	0a1b      	lsrs	r3, r3, #8
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	4619      	mov	r1, r3
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	f000 fa90 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005c70:	897b      	ldrh	r3, [r7, #10]
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	4619      	mov	r1, r3
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 fa8a 	bl	8006190 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	82bb      	strh	r3, [r7, #20]
 8005c80:	e00a      	b.n	8005c98 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005c82:	8abb      	ldrh	r3, [r7, #20]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	4413      	add	r3, r2
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 fa7f 	bl	8006190 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005c92:	8abb      	ldrh	r3, [r7, #20]
 8005c94:	3301      	adds	r3, #1
 8005c96:	82bb      	strh	r3, [r7, #20]
 8005c98:	8aba      	ldrh	r2, [r7, #20]
 8005c9a:	893b      	ldrh	r3, [r7, #8]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d3f0      	bcc.n	8005c82 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005ca0:	f7ff fed6 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 fb45 	bl	8006334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d002      	beq.n	8005cb8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	75fb      	strb	r3, [r7, #23]
 8005cb6:	e001      	b.n	8005cbc <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	715a      	strb	r2, [r3, #5]

    return status;
 8005cc8:	7dfb      	ldrb	r3, [r7, #23]
 8005cca:	e000      	b.n	8005cce <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8005ccc:	2302      	movs	r3, #2
  }
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3718      	adds	r7, #24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b088      	sub	sp, #32
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	60f8      	str	r0, [r7, #12]
 8005cde:	607a      	str	r2, [r7, #4]
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	817b      	strh	r3, [r7, #10]
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	799b      	ldrb	r3, [r3, #6]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d14a      	bne.n	8005d8e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	795b      	ldrb	r3, [r3, #5]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e045      	b.n	8005d90 <HAL_SUBGHZ_ReadRegisters+0xba>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f000 faee 	bl	80062ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005d10:	f7ff feae 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8005d14:	211d      	movs	r1, #29
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 fa3a 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005d1c:	897b      	ldrh	r3, [r7, #10]
 8005d1e:	0a1b      	lsrs	r3, r3, #8
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	4619      	mov	r1, r3
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 fa32 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005d2c:	897b      	ldrh	r3, [r7, #10]
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	4619      	mov	r1, r3
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fa2c 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8005d38:	2100      	movs	r1, #0
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f000 fa28 	bl	8006190 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005d40:	2300      	movs	r3, #0
 8005d42:	82fb      	strh	r3, [r7, #22]
 8005d44:	e009      	b.n	8005d5a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005d46:	69b9      	ldr	r1, [r7, #24]
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f000 fa77 	bl	800623c <SUBGHZSPI_Receive>
      pData++;
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	3301      	adds	r3, #1
 8005d52:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005d54:	8afb      	ldrh	r3, [r7, #22]
 8005d56:	3301      	adds	r3, #1
 8005d58:	82fb      	strh	r3, [r7, #22]
 8005d5a:	8afa      	ldrh	r2, [r7, #22]
 8005d5c:	893b      	ldrh	r3, [r7, #8]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d3f1      	bcc.n	8005d46 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005d62:	f7ff fe75 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 fae4 	bl	8006334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	77fb      	strb	r3, [r7, #31]
 8005d78:	e001      	b.n	8005d7e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2201      	movs	r2, #1
 8005d82:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	715a      	strb	r2, [r3, #5]

    return status;
 8005d8a:	7ffb      	ldrb	r3, [r7, #31]
 8005d8c:	e000      	b.n	8005d90 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8005d8e:	2302      	movs	r3, #2
  }
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3720      	adds	r7, #32
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	607a      	str	r2, [r7, #4]
 8005da2:	461a      	mov	r2, r3
 8005da4:	460b      	mov	r3, r1
 8005da6:	72fb      	strb	r3, [r7, #11]
 8005da8:	4613      	mov	r3, r2
 8005daa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	799b      	ldrb	r3, [r3, #6]
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d14a      	bne.n	8005e4c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	795b      	ldrb	r3, [r3, #5]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e045      	b.n	8005e4e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 fa8f 	bl	80062ec <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8005dce:	7afb      	ldrb	r3, [r7, #11]
 8005dd0:	2b84      	cmp	r3, #132	; 0x84
 8005dd2:	d002      	beq.n	8005dda <HAL_SUBGHZ_ExecSetCmd+0x42>
 8005dd4:	7afb      	ldrb	r3, [r7, #11]
 8005dd6:	2b94      	cmp	r3, #148	; 0x94
 8005dd8:	d103      	bne.n	8005de2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	711a      	strb	r2, [r3, #4]
 8005de0:	e002      	b.n	8005de8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005de8:	f7ff fe42 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005dec:	7afb      	ldrb	r3, [r7, #11]
 8005dee:	4619      	mov	r1, r3
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 f9cd 	bl	8006190 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005df6:	2300      	movs	r3, #0
 8005df8:	82bb      	strh	r3, [r7, #20]
 8005dfa:	e00a      	b.n	8005e12 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005dfc:	8abb      	ldrh	r3, [r7, #20]
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	4413      	add	r3, r2
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	4619      	mov	r1, r3
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f000 f9c2 	bl	8006190 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005e0c:	8abb      	ldrh	r3, [r7, #20]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	82bb      	strh	r3, [r7, #20]
 8005e12:	8aba      	ldrh	r2, [r7, #20]
 8005e14:	893b      	ldrh	r3, [r7, #8]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d3f0      	bcc.n	8005dfc <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005e1a:	f7ff fe19 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8005e1e:	7afb      	ldrb	r3, [r7, #11]
 8005e20:	2b84      	cmp	r3, #132	; 0x84
 8005e22:	d002      	beq.n	8005e2a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 fa85 	bl	8006334 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	75fb      	strb	r3, [r7, #23]
 8005e36:	e001      	b.n	8005e3c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	715a      	strb	r2, [r3, #5]

    return status;
 8005e48:	7dfb      	ldrb	r3, [r7, #23]
 8005e4a:	e000      	b.n	8005e4e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8005e4c:	2302      	movs	r3, #2
  }
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3718      	adds	r7, #24
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b088      	sub	sp, #32
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	461a      	mov	r2, r3
 8005e62:	460b      	mov	r3, r1
 8005e64:	72fb      	strb	r3, [r7, #11]
 8005e66:	4613      	mov	r3, r2
 8005e68:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	799b      	ldrb	r3, [r3, #6]
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d13d      	bne.n	8005ef4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	795b      	ldrb	r3, [r3, #5]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d101      	bne.n	8005e84 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8005e80:	2302      	movs	r3, #2
 8005e82:	e038      	b.n	8005ef6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2201      	movs	r2, #1
 8005e88:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	f000 fa2e 	bl	80062ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005e90:	f7ff fdee 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005e94:	7afb      	ldrb	r3, [r7, #11]
 8005e96:	4619      	mov	r1, r3
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 f979 	bl	8006190 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f000 f975 	bl	8006190 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	82fb      	strh	r3, [r7, #22]
 8005eaa:	e009      	b.n	8005ec0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005eac:	69b9      	ldr	r1, [r7, #24]
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f000 f9c4 	bl	800623c <SUBGHZSPI_Receive>
      pData++;
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005eba:	8afb      	ldrh	r3, [r7, #22]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	82fb      	strh	r3, [r7, #22]
 8005ec0:	8afa      	ldrh	r2, [r7, #22]
 8005ec2:	893b      	ldrh	r3, [r7, #8]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d3f1      	bcc.n	8005eac <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005ec8:	f7ff fdc2 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f000 fa31 	bl	8006334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d002      	beq.n	8005ee0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	77fb      	strb	r3, [r7, #31]
 8005ede:	e001      	b.n	8005ee4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	715a      	strb	r2, [r3, #5]

    return status;
 8005ef0:	7ffb      	ldrb	r3, [r7, #31]
 8005ef2:	e000      	b.n	8005ef6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005ef4:	2302      	movs	r3, #2
  }
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3720      	adds	r7, #32
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b086      	sub	sp, #24
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	60f8      	str	r0, [r7, #12]
 8005f06:	607a      	str	r2, [r7, #4]
 8005f08:	461a      	mov	r2, r3
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	72fb      	strb	r3, [r7, #11]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	799b      	ldrb	r3, [r3, #6]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d13e      	bne.n	8005f9a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	795b      	ldrb	r3, [r3, #5]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d101      	bne.n	8005f28 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8005f24:	2302      	movs	r3, #2
 8005f26:	e039      	b.n	8005f9c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 f9dc 	bl	80062ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005f34:	f7ff fd9c 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8005f38:	210e      	movs	r1, #14
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f000 f928 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005f40:	7afb      	ldrb	r3, [r7, #11]
 8005f42:	4619      	mov	r1, r3
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 f923 	bl	8006190 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	82bb      	strh	r3, [r7, #20]
 8005f4e:	e00a      	b.n	8005f66 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005f50:	8abb      	ldrh	r3, [r7, #20]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	4413      	add	r3, r2
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	4619      	mov	r1, r3
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 f918 	bl	8006190 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005f60:	8abb      	ldrh	r3, [r7, #20]
 8005f62:	3301      	adds	r3, #1
 8005f64:	82bb      	strh	r3, [r7, #20]
 8005f66:	8aba      	ldrh	r2, [r7, #20]
 8005f68:	893b      	ldrh	r3, [r7, #8]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d3f0      	bcc.n	8005f50 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005f6e:	f7ff fd6f 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f000 f9de 	bl	8006334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d002      	beq.n	8005f86 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	75fb      	strb	r3, [r7, #23]
 8005f84:	e001      	b.n	8005f8a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8005f86:	2300      	movs	r3, #0
 8005f88:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	715a      	strb	r2, [r3, #5]

    return status;
 8005f96:	7dfb      	ldrb	r3, [r7, #23]
 8005f98:	e000      	b.n	8005f9c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005f9a:	2302      	movs	r3, #2
  }
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3718      	adds	r7, #24
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b088      	sub	sp, #32
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	607a      	str	r2, [r7, #4]
 8005fae:	461a      	mov	r2, r3
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	72fb      	strb	r3, [r7, #11]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	799b      	ldrb	r3, [r3, #6]
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d141      	bne.n	800604a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	795b      	ldrb	r3, [r3, #5]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e03c      	b.n	800604c <HAL_SUBGHZ_ReadBuffer+0xa8>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 f987 	bl	80062ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005fde:	f7ff fd47 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8005fe2:	211e      	movs	r1, #30
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 f8d3 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005fea:	7afb      	ldrb	r3, [r7, #11]
 8005fec:	4619      	mov	r1, r3
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f000 f8ce 	bl	8006190 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8005ff4:	2100      	movs	r1, #0
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f000 f8ca 	bl	8006190 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	82fb      	strh	r3, [r7, #22]
 8006000:	e009      	b.n	8006016 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006002:	69b9      	ldr	r1, [r7, #24]
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 f919 	bl	800623c <SUBGHZSPI_Receive>
      pData++;
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	3301      	adds	r3, #1
 800600e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006010:	8afb      	ldrh	r3, [r7, #22]
 8006012:	3301      	adds	r3, #1
 8006014:	82fb      	strh	r3, [r7, #22]
 8006016:	8afa      	ldrh	r2, [r7, #22]
 8006018:	893b      	ldrh	r3, [r7, #8]
 800601a:	429a      	cmp	r2, r3
 800601c:	d3f1      	bcc.n	8006002 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800601e:	f7ff fd17 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f000 f986 	bl	8006334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	77fb      	strb	r3, [r7, #31]
 8006034:	e001      	b.n	800603a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8006036:	2300      	movs	r3, #0
 8006038:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2201      	movs	r2, #1
 800603e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	715a      	strb	r2, [r3, #5]

    return status;
 8006046:	7ffb      	ldrb	r3, [r7, #31]
 8006048:	e000      	b.n	800604c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800604a:	2302      	movs	r3, #2
  }
}
 800604c:	4618      	mov	r0, r3
 800604e:	3720      	adds	r7, #32
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 800605c:	2300      	movs	r3, #0
 800605e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8006060:	f107 020c 	add.w	r2, r7, #12
 8006064:	2302      	movs	r3, #2
 8006066:	2112      	movs	r1, #18
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f7ff fef4 	bl	8005e56 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 800606e:	7b3b      	ldrb	r3, [r7, #12]
 8006070:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8006072:	89fb      	ldrh	r3, [r7, #14]
 8006074:	021b      	lsls	r3, r3, #8
 8006076:	b21a      	sxth	r2, r3
 8006078:	7b7b      	ldrb	r3, [r7, #13]
 800607a:	b21b      	sxth	r3, r3
 800607c:	4313      	orrs	r3, r2
 800607e:	b21b      	sxth	r3, r3
 8006080:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8006082:	89fb      	ldrh	r3, [r7, #14]
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f005 ff2f 	bl	800bef0 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8006092:	89fb      	ldrh	r3, [r7, #14]
 8006094:	085b      	lsrs	r3, r3, #1
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d002      	beq.n	80060a4 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f005 ff34 	bl	800bf0c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80060a4:	89fb      	ldrh	r3, [r7, #14]
 80060a6:	089b      	lsrs	r3, r3, #2
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d002      	beq.n	80060b6 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f005 ff83 	bl	800bfbc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80060b6:	89fb      	ldrh	r3, [r7, #14]
 80060b8:	08db      	lsrs	r3, r3, #3
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d002      	beq.n	80060c8 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f005 ff88 	bl	800bfd8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80060c8:	89fb      	ldrh	r3, [r7, #14]
 80060ca:	091b      	lsrs	r3, r3, #4
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f005 ff8d 	bl	800bff4 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80060da:	89fb      	ldrh	r3, [r7, #14]
 80060dc:	095b      	lsrs	r3, r3, #5
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d002      	beq.n	80060ec <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f005 ff5a 	bl	800bfa0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80060ec:	89fb      	ldrh	r3, [r7, #14]
 80060ee:	099b      	lsrs	r3, r3, #6
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d002      	beq.n	80060fe <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f005 ff15 	bl	800bf28 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80060fe:	89fb      	ldrh	r3, [r7, #14]
 8006100:	09db      	lsrs	r3, r3, #7
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00e      	beq.n	8006128 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800610a:	89fb      	ldrh	r3, [r7, #14]
 800610c:	0a1b      	lsrs	r3, r3, #8
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	2b00      	cmp	r3, #0
 8006114:	d004      	beq.n	8006120 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006116:	2101      	movs	r1, #1
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f005 ff13 	bl	800bf44 <HAL_SUBGHZ_CADStatusCallback>
 800611e:	e003      	b.n	8006128 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8006120:	2100      	movs	r1, #0
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f005 ff0e 	bl	800bf44 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8006128:	89fb      	ldrh	r3, [r7, #14]
 800612a:	0a5b      	lsrs	r3, r3, #9
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d002      	beq.n	800613a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f005 ff23 	bl	800bf80 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800613a:	f107 020c 	add.w	r2, r7, #12
 800613e:	2302      	movs	r3, #2
 8006140:	2102      	movs	r1, #2
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f7ff fe28 	bl	8005d98 <HAL_SUBGHZ_ExecSetCmd>
}
 8006148:	bf00      	nop
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006158:	4b0c      	ldr	r3, [pc, #48]	; (800618c <SUBGHZSPI_Init+0x3c>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a0b      	ldr	r2, [pc, #44]	; (800618c <SUBGHZSPI_Init+0x3c>)
 800615e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006162:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8006164:	4a09      	ldr	r2, [pc, #36]	; (800618c <SUBGHZSPI_Init+0x3c>)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800616c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800616e:	4b07      	ldr	r3, [pc, #28]	; (800618c <SUBGHZSPI_Init+0x3c>)
 8006170:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006174:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006176:	4b05      	ldr	r3, [pc, #20]	; (800618c <SUBGHZSPI_Init+0x3c>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a04      	ldr	r2, [pc, #16]	; (800618c <SUBGHZSPI_Init+0x3c>)
 800617c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006180:	6013      	str	r3, [r2, #0]
}
 8006182:	bf00      	nop
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	bc80      	pop	{r7}
 800618a:	4770      	bx	lr
 800618c:	58010000 	.word	0x58010000

08006190 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	460b      	mov	r3, r1
 800619a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800619c:	2300      	movs	r3, #0
 800619e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80061a0:	4b23      	ldr	r3, [pc, #140]	; (8006230 <SUBGHZSPI_Transmit+0xa0>)
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	4613      	mov	r3, r2
 80061a6:	00db      	lsls	r3, r3, #3
 80061a8:	1a9b      	subs	r3, r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	0cdb      	lsrs	r3, r3, #19
 80061ae:	2264      	movs	r2, #100	; 0x64
 80061b0:	fb02 f303 	mul.w	r3, r2, r3
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d105      	bne.n	80061c8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	609a      	str	r2, [r3, #8]
      break;
 80061c6:	e008      	b.n	80061da <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	3b01      	subs	r3, #1
 80061cc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80061ce:	4b19      	ldr	r3, [pc, #100]	; (8006234 <SUBGHZSPI_Transmit+0xa4>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d1ed      	bne.n	80061b6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80061da:	4b17      	ldr	r3, [pc, #92]	; (8006238 <SUBGHZSPI_Transmit+0xa8>)
 80061dc:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	78fa      	ldrb	r2, [r7, #3]
 80061e2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80061e4:	4b12      	ldr	r3, [pc, #72]	; (8006230 <SUBGHZSPI_Transmit+0xa0>)
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	4613      	mov	r3, r2
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	1a9b      	subs	r3, r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	0cdb      	lsrs	r3, r3, #19
 80061f2:	2264      	movs	r2, #100	; 0x64
 80061f4:	fb02 f303 	mul.w	r3, r2, r3
 80061f8:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d105      	bne.n	800620c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	609a      	str	r2, [r3, #8]
      break;
 800620a:	e008      	b.n	800621e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	3b01      	subs	r3, #1
 8006210:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006212:	4b08      	ldr	r3, [pc, #32]	; (8006234 <SUBGHZSPI_Transmit+0xa4>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	2b01      	cmp	r3, #1
 800621c:	d1ed      	bne.n	80061fa <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800621e:	4b05      	ldr	r3, [pc, #20]	; (8006234 <SUBGHZSPI_Transmit+0xa4>)
 8006220:	68db      	ldr	r3, [r3, #12]

  return status;
 8006222:	7dfb      	ldrb	r3, [r7, #23]
}
 8006224:	4618      	mov	r0, r3
 8006226:	371c      	adds	r7, #28
 8006228:	46bd      	mov	sp, r7
 800622a:	bc80      	pop	{r7}
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	20000fa4 	.word	0x20000fa4
 8006234:	58010000 	.word	0x58010000
 8006238:	5801000c 	.word	0x5801000c

0800623c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006246:	2300      	movs	r3, #0
 8006248:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800624a:	4b25      	ldr	r3, [pc, #148]	; (80062e0 <SUBGHZSPI_Receive+0xa4>)
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	4613      	mov	r3, r2
 8006250:	00db      	lsls	r3, r3, #3
 8006252:	1a9b      	subs	r3, r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	0cdb      	lsrs	r3, r3, #19
 8006258:	2264      	movs	r2, #100	; 0x64
 800625a:	fb02 f303 	mul.w	r3, r2, r3
 800625e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d105      	bne.n	8006272 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2201      	movs	r2, #1
 800626e:	609a      	str	r2, [r3, #8]
      break;
 8006270:	e008      	b.n	8006284 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3b01      	subs	r3, #1
 8006276:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006278:	4b1a      	ldr	r3, [pc, #104]	; (80062e4 <SUBGHZSPI_Receive+0xa8>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b02      	cmp	r3, #2
 8006282:	d1ed      	bne.n	8006260 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006284:	4b18      	ldr	r3, [pc, #96]	; (80062e8 <SUBGHZSPI_Receive+0xac>)
 8006286:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	22ff      	movs	r2, #255	; 0xff
 800628c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800628e:	4b14      	ldr	r3, [pc, #80]	; (80062e0 <SUBGHZSPI_Receive+0xa4>)
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	4613      	mov	r3, r2
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	1a9b      	subs	r3, r3, r2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	0cdb      	lsrs	r3, r3, #19
 800629c:	2264      	movs	r2, #100	; 0x64
 800629e:	fb02 f303 	mul.w	r3, r2, r3
 80062a2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d105      	bne.n	80062b6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	609a      	str	r2, [r3, #8]
      break;
 80062b4:	e008      	b.n	80062c8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3b01      	subs	r3, #1
 80062ba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80062bc:	4b09      	ldr	r3, [pc, #36]	; (80062e4 <SUBGHZSPI_Receive+0xa8>)
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d1ed      	bne.n	80062a4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80062c8:	4b06      	ldr	r3, [pc, #24]	; (80062e4 <SUBGHZSPI_Receive+0xa8>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	b2da      	uxtb	r2, r3
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	701a      	strb	r2, [r3, #0]

  return status;
 80062d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	371c      	adds	r7, #28
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000fa4 	.word	0x20000fa4
 80062e4:	58010000 	.word	0x58010000
 80062e8:	5801000c 	.word	0x5801000c

080062ec <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	791b      	ldrb	r3, [r3, #4]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d111      	bne.n	8006320 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80062fc:	4b0c      	ldr	r3, [pc, #48]	; (8006330 <SUBGHZ_CheckDeviceReady+0x44>)
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	4613      	mov	r3, r2
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	4413      	add	r3, r2
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	0c1b      	lsrs	r3, r3, #16
 800630a:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800630c:	f7ff fbb0 	bl	8005a70 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	3b01      	subs	r3, #1
 8006314:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1f9      	bne.n	8006310 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800631c:	f7ff fb98 	bl	8005a50 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f807 	bl	8006334 <SUBGHZ_WaitOnBusy>
 8006326:	4603      	mov	r3, r0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	20000fa4 	.word	0x20000fa4

08006334 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800633c:	2300      	movs	r3, #0
 800633e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006340:	4b12      	ldr	r3, [pc, #72]	; (800638c <SUBGHZ_WaitOnBusy+0x58>)
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	4613      	mov	r3, r2
 8006346:	005b      	lsls	r3, r3, #1
 8006348:	4413      	add	r3, r2
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	0d1b      	lsrs	r3, r3, #20
 800634e:	2264      	movs	r2, #100	; 0x64
 8006350:	fb02 f303 	mul.w	r3, r2, r3
 8006354:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8006356:	f7ff fbb9 	bl	8005acc <LL_PWR_IsActiveFlag_RFBUSYMS>
 800635a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d105      	bne.n	800636e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2202      	movs	r2, #2
 800636a:	609a      	str	r2, [r3, #8]
      break;
 800636c:	e009      	b.n	8006382 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	3b01      	subs	r3, #1
 8006372:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006374:	f7ff fb98 	bl	8005aa8 <LL_PWR_IsActiveFlag_RFBUSYS>
 8006378:	4602      	mov	r2, r0
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	4013      	ands	r3, r2
 800637e:	2b01      	cmp	r3, #1
 8006380:	d0e9      	beq.n	8006356 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8006382:	7dfb      	ldrb	r3, [r7, #23]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3718      	adds	r7, #24
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	20000fa4 	.word	0x20000fa4

08006390 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e049      	b.n	8006436 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d106      	bne.n	80063bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7fb fea6 	bl	8002108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3304      	adds	r3, #4
 80063cc:	4619      	mov	r1, r3
 80063ce:	4610      	mov	r0, r2
 80063d0:	f000 fa8e 	bl	80068f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3708      	adds	r7, #8
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006440:	b480      	push	{r7}
 8006442:	b085      	sub	sp, #20
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b01      	cmp	r3, #1
 8006452:	d001      	beq.n	8006458 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e036      	b.n	80064c6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2202      	movs	r2, #2
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68da      	ldr	r2, [r3, #12]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f042 0201 	orr.w	r2, r2, #1
 800646e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a16      	ldr	r2, [pc, #88]	; (80064d0 <HAL_TIM_Base_Start_IT+0x90>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d004      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x44>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006482:	d115      	bne.n	80064b0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689a      	ldr	r2, [r3, #8]
 800648a:	4b12      	ldr	r3, [pc, #72]	; (80064d4 <HAL_TIM_Base_Start_IT+0x94>)
 800648c:	4013      	ands	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2b06      	cmp	r3, #6
 8006494:	d015      	beq.n	80064c2 <HAL_TIM_Base_Start_IT+0x82>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800649c:	d011      	beq.n	80064c2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f042 0201 	orr.w	r2, r2, #1
 80064ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ae:	e008      	b.n	80064c2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0201 	orr.w	r2, r2, #1
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	e000      	b.n	80064c4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bc80      	pop	{r7}
 80064ce:	4770      	bx	lr
 80064d0:	40012c00 	.word	0x40012c00
 80064d4:	00010007 	.word	0x00010007

080064d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d122      	bne.n	8006534 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f003 0302 	and.w	r3, r3, #2
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d11b      	bne.n	8006534 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0202 	mvn.w	r2, #2
 8006504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f9cd 	bl	80068ba <HAL_TIM_IC_CaptureCallback>
 8006520:	e005      	b.n	800652e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f9c0 	bl	80068a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 f9cf 	bl	80068cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	f003 0304 	and.w	r3, r3, #4
 800653e:	2b04      	cmp	r3, #4
 8006540:	d122      	bne.n	8006588 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	f003 0304 	and.w	r3, r3, #4
 800654c:	2b04      	cmp	r3, #4
 800654e:	d11b      	bne.n	8006588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0204 	mvn.w	r2, #4
 8006558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2202      	movs	r2, #2
 800655e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f9a3 	bl	80068ba <HAL_TIM_IC_CaptureCallback>
 8006574:	e005      	b.n	8006582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f996 	bl	80068a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f9a5 	bl	80068cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	f003 0308 	and.w	r3, r3, #8
 8006592:	2b08      	cmp	r3, #8
 8006594:	d122      	bne.n	80065dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f003 0308 	and.w	r3, r3, #8
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d11b      	bne.n	80065dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f06f 0208 	mvn.w	r2, #8
 80065ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2204      	movs	r2, #4
 80065b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	f003 0303 	and.w	r3, r3, #3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f979 	bl	80068ba <HAL_TIM_IC_CaptureCallback>
 80065c8:	e005      	b.n	80065d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f96c 	bl	80068a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f97b 	bl	80068cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	f003 0310 	and.w	r3, r3, #16
 80065e6:	2b10      	cmp	r3, #16
 80065e8:	d122      	bne.n	8006630 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0310 	and.w	r3, r3, #16
 80065f4:	2b10      	cmp	r3, #16
 80065f6:	d11b      	bne.n	8006630 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f06f 0210 	mvn.w	r2, #16
 8006600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2208      	movs	r2, #8
 8006606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	69db      	ldr	r3, [r3, #28]
 800660e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f94f 	bl	80068ba <HAL_TIM_IC_CaptureCallback>
 800661c:	e005      	b.n	800662a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f942 	bl	80068a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 f951 	bl	80068cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b01      	cmp	r3, #1
 800663c:	d10e      	bne.n	800665c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b01      	cmp	r3, #1
 800664a:	d107      	bne.n	800665c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f06f 0201 	mvn.w	r2, #1
 8006654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f7fa fe8a 	bl	8001370 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006666:	2b80      	cmp	r3, #128	; 0x80
 8006668:	d10e      	bne.n	8006688 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006674:	2b80      	cmp	r3, #128	; 0x80
 8006676:	d107      	bne.n	8006688 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 fa95 	bl	8006bb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006696:	d10e      	bne.n	80066b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a2:	2b80      	cmp	r3, #128	; 0x80
 80066a4:	d107      	bne.n	80066b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fa87 	bl	8006bc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c0:	2b40      	cmp	r3, #64	; 0x40
 80066c2:	d10e      	bne.n	80066e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ce:	2b40      	cmp	r3, #64	; 0x40
 80066d0:	d107      	bne.n	80066e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 f8fe 	bl	80068de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	f003 0320 	and.w	r3, r3, #32
 80066ec:	2b20      	cmp	r3, #32
 80066ee:	d10e      	bne.n	800670e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	f003 0320 	and.w	r3, r3, #32
 80066fa:	2b20      	cmp	r3, #32
 80066fc:	d107      	bne.n	800670e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f06f 0220 	mvn.w	r2, #32
 8006706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 fa49 	bl	8006ba0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800670e:	bf00      	nop
 8006710:	3708      	adds	r7, #8
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006716:	b580      	push	{r7, lr}
 8006718:	b084      	sub	sp, #16
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
 800671e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006720:	2300      	movs	r3, #0
 8006722:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800672a:	2b01      	cmp	r3, #1
 800672c:	d101      	bne.n	8006732 <HAL_TIM_ConfigClockSource+0x1c>
 800672e:	2302      	movs	r3, #2
 8006730:	e0b6      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x18a>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2202      	movs	r2, #2
 800673e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006750:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006754:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800675c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68ba      	ldr	r2, [r7, #8]
 8006764:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800676e:	d03e      	beq.n	80067ee <HAL_TIM_ConfigClockSource+0xd8>
 8006770:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006774:	f200 8087 	bhi.w	8006886 <HAL_TIM_ConfigClockSource+0x170>
 8006778:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800677c:	f000 8086 	beq.w	800688c <HAL_TIM_ConfigClockSource+0x176>
 8006780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006784:	d87f      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 8006786:	2b70      	cmp	r3, #112	; 0x70
 8006788:	d01a      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0xaa>
 800678a:	2b70      	cmp	r3, #112	; 0x70
 800678c:	d87b      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 800678e:	2b60      	cmp	r3, #96	; 0x60
 8006790:	d050      	beq.n	8006834 <HAL_TIM_ConfigClockSource+0x11e>
 8006792:	2b60      	cmp	r3, #96	; 0x60
 8006794:	d877      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 8006796:	2b50      	cmp	r3, #80	; 0x50
 8006798:	d03c      	beq.n	8006814 <HAL_TIM_ConfigClockSource+0xfe>
 800679a:	2b50      	cmp	r3, #80	; 0x50
 800679c:	d873      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 800679e:	2b40      	cmp	r3, #64	; 0x40
 80067a0:	d058      	beq.n	8006854 <HAL_TIM_ConfigClockSource+0x13e>
 80067a2:	2b40      	cmp	r3, #64	; 0x40
 80067a4:	d86f      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 80067a6:	2b30      	cmp	r3, #48	; 0x30
 80067a8:	d064      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x15e>
 80067aa:	2b30      	cmp	r3, #48	; 0x30
 80067ac:	d86b      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 80067ae:	2b20      	cmp	r3, #32
 80067b0:	d060      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x15e>
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	d867      	bhi.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d05c      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x15e>
 80067ba:	2b10      	cmp	r3, #16
 80067bc:	d05a      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x15e>
 80067be:	e062      	b.n	8006886 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6818      	ldr	r0, [r3, #0]
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	6899      	ldr	r1, [r3, #8]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	685a      	ldr	r2, [r3, #4]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f000 f969 	bl	8006aa6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067e2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	609a      	str	r2, [r3, #8]
      break;
 80067ec:	e04f      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6818      	ldr	r0, [r3, #0]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	6899      	ldr	r1, [r3, #8]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f000 f952 	bl	8006aa6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689a      	ldr	r2, [r3, #8]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006810:	609a      	str	r2, [r3, #8]
      break;
 8006812:	e03c      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6818      	ldr	r0, [r3, #0]
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	6859      	ldr	r1, [r3, #4]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	461a      	mov	r2, r3
 8006822:	f000 f8c7 	bl	80069b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2150      	movs	r1, #80	; 0x50
 800682c:	4618      	mov	r0, r3
 800682e:	f000 f91e 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 8006832:	e02c      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6818      	ldr	r0, [r3, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	6859      	ldr	r1, [r3, #4]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	461a      	mov	r2, r3
 8006842:	f000 f8e5 	bl	8006a10 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2160      	movs	r1, #96	; 0x60
 800684c:	4618      	mov	r0, r3
 800684e:	f000 f90e 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 8006852:	e01c      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6818      	ldr	r0, [r3, #0]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	6859      	ldr	r1, [r3, #4]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	461a      	mov	r2, r3
 8006862:	f000 f8a7 	bl	80069b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2140      	movs	r1, #64	; 0x40
 800686c:	4618      	mov	r0, r3
 800686e:	f000 f8fe 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 8006872:	e00c      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f000 f8f5 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 8006884:	e003      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	73fb      	strb	r3, [r7, #15]
      break;
 800688a:	e000      	b.n	800688e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800688c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800689e:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bc80      	pop	{r7}
 80068b8:	4770      	bx	lr

080068ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bc80      	pop	{r7}
 80068ca:	4770      	bx	lr

080068cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068d4:	bf00      	nop
 80068d6:	370c      	adds	r7, #12
 80068d8:	46bd      	mov	sp, r7
 80068da:	bc80      	pop	{r7}
 80068dc:	4770      	bx	lr

080068de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bc80      	pop	{r7}
 80068ee:	4770      	bx	lr

080068f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a29      	ldr	r2, [pc, #164]	; (80069a8 <TIM_Base_SetConfig+0xb8>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d003      	beq.n	8006910 <TIM_Base_SetConfig+0x20>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800690e:	d108      	bne.n	8006922 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4313      	orrs	r3, r2
 8006920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a20      	ldr	r2, [pc, #128]	; (80069a8 <TIM_Base_SetConfig+0xb8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d00b      	beq.n	8006942 <TIM_Base_SetConfig+0x52>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006930:	d007      	beq.n	8006942 <TIM_Base_SetConfig+0x52>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a1d      	ldr	r2, [pc, #116]	; (80069ac <TIM_Base_SetConfig+0xbc>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d003      	beq.n	8006942 <TIM_Base_SetConfig+0x52>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a1c      	ldr	r2, [pc, #112]	; (80069b0 <TIM_Base_SetConfig+0xc0>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d108      	bne.n	8006954 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	4313      	orrs	r3, r2
 8006952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	4313      	orrs	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a0b      	ldr	r2, [pc, #44]	; (80069a8 <TIM_Base_SetConfig+0xb8>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d007      	beq.n	8006990 <TIM_Base_SetConfig+0xa0>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a0a      	ldr	r2, [pc, #40]	; (80069ac <TIM_Base_SetConfig+0xbc>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d003      	beq.n	8006990 <TIM_Base_SetConfig+0xa0>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a09      	ldr	r2, [pc, #36]	; (80069b0 <TIM_Base_SetConfig+0xc0>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d103      	bne.n	8006998 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	691a      	ldr	r2, [r3, #16]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	615a      	str	r2, [r3, #20]
}
 800699e:	bf00      	nop
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bc80      	pop	{r7}
 80069a6:	4770      	bx	lr
 80069a8:	40012c00 	.word	0x40012c00
 80069ac:	40014400 	.word	0x40014400
 80069b0:	40014800 	.word	0x40014800

080069b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b087      	sub	sp, #28
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	f023 0201 	bic.w	r2, r3, #1
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	011b      	lsls	r3, r3, #4
 80069e4:	693a      	ldr	r2, [r7, #16]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f023 030a 	bic.w	r3, r3, #10
 80069f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069f2:	697a      	ldr	r2, [r7, #20]
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	621a      	str	r2, [r3, #32]
}
 8006a06:	bf00      	nop
 8006a08:	371c      	adds	r7, #28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bc80      	pop	{r7}
 8006a0e:	4770      	bx	lr

08006a10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b087      	sub	sp, #28
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	f023 0210 	bic.w	r2, r3, #16
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	031b      	lsls	r3, r3, #12
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	011b      	lsls	r3, r3, #4
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	621a      	str	r2, [r3, #32]
}
 8006a64:	bf00      	nop
 8006a66:	371c      	adds	r7, #28
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bc80      	pop	{r7}
 8006a6c:	4770      	bx	lr

08006a6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b085      	sub	sp, #20
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
 8006a76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a8a:	683a      	ldr	r2, [r7, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	f043 0307 	orr.w	r3, r3, #7
 8006a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	609a      	str	r2, [r3, #8]
}
 8006a9c:	bf00      	nop
 8006a9e:	3714      	adds	r7, #20
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bc80      	pop	{r7}
 8006aa4:	4770      	bx	lr

08006aa6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b087      	sub	sp, #28
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	60f8      	str	r0, [r7, #12]
 8006aae:	60b9      	str	r1, [r7, #8]
 8006ab0:	607a      	str	r2, [r7, #4]
 8006ab2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ac0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	021a      	lsls	r2, r3, #8
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	431a      	orrs	r2, r3
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	697a      	ldr	r2, [r7, #20]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	697a      	ldr	r2, [r7, #20]
 8006ad8:	609a      	str	r2, [r3, #8]
}
 8006ada:	bf00      	nop
 8006adc:	371c      	adds	r7, #28
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bc80      	pop	{r7}
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d101      	bne.n	8006afc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006af8:	2302      	movs	r3, #2
 8006afa:	e04a      	b.n	8006b92 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2202      	movs	r2, #2
 8006b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a1e      	ldr	r2, [pc, #120]	; (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d108      	bne.n	8006b38 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a11      	ldr	r2, [pc, #68]	; (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d004      	beq.n	8006b66 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b64:	d10c      	bne.n	8006b80 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	68ba      	ldr	r2, [r7, #8]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3714      	adds	r7, #20
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bc80      	pop	{r7}
 8006b9a:	4770      	bx	lr
 8006b9c:	40012c00 	.word	0x40012c00

08006ba0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bc80      	pop	{r7}
 8006bb0:	4770      	bx	lr

08006bb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bb2:	b480      	push	{r7}
 8006bb4:	b083      	sub	sp, #12
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bba:	bf00      	nop
 8006bbc:	370c      	adds	r7, #12
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bc80      	pop	{r7}
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bc80      	pop	{r7}
 8006bd4:	4770      	bx	lr

08006bd6 <LL_RCC_GetUSARTClockSource>:
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8006bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006be2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	401a      	ands	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	041b      	lsls	r3, r3, #16
 8006bee:	4313      	orrs	r3, r2
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bc80      	pop	{r7}
 8006bf8:	4770      	bx	lr

08006bfa <LL_RCC_GetLPUARTClockSource>:
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b083      	sub	sp, #12
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006c02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c06:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4013      	ands	r3, r2
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bc80      	pop	{r7}
 8006c16:	4770      	bx	lr

08006c18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e042      	b.n	8006cb0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d106      	bne.n	8006c42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f7fb fd47 	bl	80026d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2224      	movs	r2, #36	; 0x24
 8006c46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 0201 	bic.w	r2, r2, #1
 8006c58:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fc4a 	bl	80074f4 <UART_SetConfig>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d101      	bne.n	8006c6a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e022      	b.n	8006cb0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d002      	beq.n	8006c78 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 feb2 	bl	80079dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	689a      	ldr	r2, [r3, #8]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f042 0201 	orr.w	r2, r2, #1
 8006ca6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 ff38 	bl	8007b1e <UART_CheckIdleState>
 8006cae:	4603      	mov	r3, r0
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3708      	adds	r7, #8
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b08a      	sub	sp, #40	; 0x28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	4613      	mov	r3, r2
 8006cc4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ccc:	2b20      	cmp	r3, #32
 8006cce:	d142      	bne.n	8006d56 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d002      	beq.n	8006cdc <HAL_UART_Receive_IT+0x24>
 8006cd6:	88fb      	ldrh	r3, [r7, #6]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e03b      	b.n	8006d58 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <HAL_UART_Receive_IT+0x36>
 8006cea:	2302      	movs	r3, #2
 8006cec:	e034      	b.n	8006d58 <HAL_UART_Receive_IT+0xa0>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a17      	ldr	r2, [pc, #92]	; (8006d60 <HAL_UART_Receive_IT+0xa8>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d01f      	beq.n	8006d46 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d018      	beq.n	8006d46 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	613b      	str	r3, [r7, #16]
   return(result);
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006d28:	627b      	str	r3, [r7, #36]	; 0x24
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d32:	623b      	str	r3, [r7, #32]
 8006d34:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	69f9      	ldr	r1, [r7, #28]
 8006d38:	6a3a      	ldr	r2, [r7, #32]
 8006d3a:	e841 2300 	strex	r3, r2, [r1]
 8006d3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1e6      	bne.n	8006d14 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006d46:	88fb      	ldrh	r3, [r7, #6]
 8006d48:	461a      	mov	r2, r3
 8006d4a:	68b9      	ldr	r1, [r7, #8]
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 fff9 	bl	8007d44 <UART_Start_Receive_IT>
 8006d52:	4603      	mov	r3, r0
 8006d54:	e000      	b.n	8006d58 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006d56:	2302      	movs	r3, #2
  }
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3728      	adds	r7, #40	; 0x28
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	40008000 	.word	0x40008000

08006d64 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b08a      	sub	sp, #40	; 0x28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	4613      	mov	r3, r2
 8006d70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d78:	2b20      	cmp	r3, #32
 8006d7a:	d17a      	bne.n	8006e72 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d002      	beq.n	8006d88 <HAL_UART_Transmit_DMA+0x24>
 8006d82:	88fb      	ldrh	r3, [r7, #6]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e073      	b.n	8006e74 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d101      	bne.n	8006d9a <HAL_UART_Transmit_DMA+0x36>
 8006d96:	2302      	movs	r3, #2
 8006d98:	e06c      	b.n	8006e74 <HAL_UART_Transmit_DMA+0x110>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	88fa      	ldrh	r2, [r7, #6]
 8006dac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	88fa      	ldrh	r2, [r7, #6]
 8006db4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2221      	movs	r2, #33	; 0x21
 8006dc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d02c      	beq.n	8006e2a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006dd4:	4a29      	ldr	r2, [pc, #164]	; (8006e7c <HAL_UART_Transmit_DMA+0x118>)
 8006dd6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ddc:	4a28      	ldr	r2, [pc, #160]	; (8006e80 <HAL_UART_Transmit_DMA+0x11c>)
 8006dde:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006de4:	4a27      	ldr	r2, [pc, #156]	; (8006e84 <HAL_UART_Transmit_DMA+0x120>)
 8006de6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006dec:	2200      	movs	r2, #0
 8006dee:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006df8:	4619      	mov	r1, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3328      	adds	r3, #40	; 0x28
 8006e00:	461a      	mov	r2, r3
 8006e02:	88fb      	ldrh	r3, [r7, #6]
 8006e04:	f7fc f9a4 	bl	8003150 <HAL_DMA_Start_IT>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2210      	movs	r2, #16
 8006e12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e024      	b.n	8006e74 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2240      	movs	r2, #64	; 0x40
 8006e30:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	3308      	adds	r3, #8
 8006e40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	e853 3f00 	ldrex	r3, [r3]
 8006e48:	613b      	str	r3, [r7, #16]
   return(result);
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e50:	627b      	str	r3, [r7, #36]	; 0x24
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	3308      	adds	r3, #8
 8006e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e5a:	623a      	str	r2, [r7, #32]
 8006e5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5e:	69f9      	ldr	r1, [r7, #28]
 8006e60:	6a3a      	ldr	r2, [r7, #32]
 8006e62:	e841 2300 	strex	r3, r2, [r1]
 8006e66:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1e5      	bne.n	8006e3a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e000      	b.n	8006e74 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8006e72:	2302      	movs	r3, #2
  }
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3728      	adds	r7, #40	; 0x28
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	080080df 	.word	0x080080df
 8006e80:	08008179 	.word	0x08008179
 8006e84:	08008195 	.word	0x08008195

08006e88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b0ba      	sub	sp, #232	; 0xe8
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	69db      	ldr	r3, [r3, #28]
 8006e96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006eae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006eb2:	f640 030f 	movw	r3, #2063	; 0x80f
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006ebc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d11b      	bne.n	8006efc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ec8:	f003 0320 	and.w	r3, r3, #32
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d015      	beq.n	8006efc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ed4:	f003 0320 	and.w	r3, r3, #32
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d105      	bne.n	8006ee8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d009      	beq.n	8006efc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f000 82d6 	beq.w	800749e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	4798      	blx	r3
      }
      return;
 8006efa:	e2d0      	b.n	800749e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006efc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 811f 	beq.w	8007144 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006f06:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006f0a:	4b8b      	ldr	r3, [pc, #556]	; (8007138 <HAL_UART_IRQHandler+0x2b0>)
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d106      	bne.n	8006f20 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006f12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006f16:	4b89      	ldr	r3, [pc, #548]	; (800713c <HAL_UART_IRQHandler+0x2b4>)
 8006f18:	4013      	ands	r3, r2
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f000 8112 	beq.w	8007144 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f24:	f003 0301 	and.w	r3, r3, #1
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d011      	beq.n	8006f50 <HAL_UART_IRQHandler+0xc8>
 8006f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00b      	beq.n	8006f50 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f46:	f043 0201 	orr.w	r2, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d011      	beq.n	8006f80 <HAL_UART_IRQHandler+0xf8>
 8006f5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00b      	beq.n	8006f80 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2202      	movs	r2, #2
 8006f6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f76:	f043 0204 	orr.w	r2, r3, #4
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f84:	f003 0304 	and.w	r3, r3, #4
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d011      	beq.n	8006fb0 <HAL_UART_IRQHandler+0x128>
 8006f8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f90:	f003 0301 	and.w	r3, r3, #1
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00b      	beq.n	8006fb0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fa6:	f043 0202 	orr.w	r2, r3, #2
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fb4:	f003 0308 	and.w	r3, r3, #8
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d017      	beq.n	8006fec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d105      	bne.n	8006fd4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006fc8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006fcc:	4b5a      	ldr	r3, [pc, #360]	; (8007138 <HAL_UART_IRQHandler+0x2b0>)
 8006fce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00b      	beq.n	8006fec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2208      	movs	r2, #8
 8006fda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fe2:	f043 0208 	orr.w	r2, r3, #8
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d012      	beq.n	800701e <HAL_UART_IRQHandler+0x196>
 8006ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ffc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d00c      	beq.n	800701e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800700c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007014:	f043 0220 	orr.w	r2, r3, #32
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 823c 	beq.w	80074a2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800702a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800702e:	f003 0320 	and.w	r3, r3, #32
 8007032:	2b00      	cmp	r3, #0
 8007034:	d013      	beq.n	800705e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800703a:	f003 0320 	and.w	r3, r3, #32
 800703e:	2b00      	cmp	r3, #0
 8007040:	d105      	bne.n	800704e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d007      	beq.n	800705e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007064:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007072:	2b40      	cmp	r3, #64	; 0x40
 8007074:	d005      	beq.n	8007082 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007076:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800707a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800707e:	2b00      	cmp	r3, #0
 8007080:	d04f      	beq.n	8007122 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 ffc6 	bl	8008014 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007092:	2b40      	cmp	r3, #64	; 0x40
 8007094:	d141      	bne.n	800711a <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3308      	adds	r3, #8
 800709c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070a4:	e853 3f00 	ldrex	r3, [r3]
 80070a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80070ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	3308      	adds	r3, #8
 80070be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80070c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80070c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80070ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80070d2:	e841 2300 	strex	r3, r2, [r1]
 80070d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80070da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1d9      	bne.n	8007096 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d013      	beq.n	8007112 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070ee:	4a14      	ldr	r2, [pc, #80]	; (8007140 <HAL_UART_IRQHandler+0x2b8>)
 80070f0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7fc f906 	bl	8003308 <HAL_DMA_Abort_IT>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d017      	beq.n	8007132 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800710c:	4610      	mov	r0, r2
 800710e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007110:	e00f      	b.n	8007132 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f9d9 	bl	80074ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007118:	e00b      	b.n	8007132 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f9d5 	bl	80074ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007120:	e007      	b.n	8007132 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f9d1 	bl	80074ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007130:	e1b7      	b.n	80074a2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007132:	bf00      	nop
    return;
 8007134:	e1b5      	b.n	80074a2 <HAL_UART_IRQHandler+0x61a>
 8007136:	bf00      	nop
 8007138:	10000001 	.word	0x10000001
 800713c:	04000120 	.word	0x04000120
 8007140:	08008215 	.word	0x08008215

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007148:	2b01      	cmp	r3, #1
 800714a:	f040 814a 	bne.w	80073e2 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800714e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007152:	f003 0310 	and.w	r3, r3, #16
 8007156:	2b00      	cmp	r3, #0
 8007158:	f000 8143 	beq.w	80073e2 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800715c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007160:	f003 0310 	and.w	r3, r3, #16
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 813c 	beq.w	80073e2 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2210      	movs	r2, #16
 8007170:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717c:	2b40      	cmp	r3, #64	; 0x40
 800717e:	f040 80b5 	bne.w	80072ec <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 800718e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 8187 	beq.w	80074a6 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800719e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80071a2:	429a      	cmp	r2, r3
 80071a4:	f080 817f 	bcs.w	80074a6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80071ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 0320 	and.w	r3, r3, #32
 80071be:	2b00      	cmp	r3, #0
 80071c0:	f040 8086 	bne.w	80072d0 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80071d0:	e853 3f00 	ldrex	r3, [r3]
 80071d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80071d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	461a      	mov	r2, r3
 80071ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80071ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80071f2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80071fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80071fe:	e841 2300 	strex	r3, r2, [r1]
 8007202:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007206:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1da      	bne.n	80071c4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	3308      	adds	r3, #8
 8007214:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007216:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007218:	e853 3f00 	ldrex	r3, [r3]
 800721c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800721e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007220:	f023 0301 	bic.w	r3, r3, #1
 8007224:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	3308      	adds	r3, #8
 800722e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007232:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007236:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007238:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800723a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800723e:	e841 2300 	strex	r3, r2, [r1]
 8007242:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007244:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1e1      	bne.n	800720e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3308      	adds	r3, #8
 8007250:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800725a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800725c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007260:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3308      	adds	r3, #8
 800726a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800726e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007270:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007274:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800727c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e3      	bne.n	800724a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2220      	movs	r2, #32
 8007286:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007296:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800729e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072a0:	f023 0310 	bic.w	r3, r3, #16
 80072a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	461a      	mov	r2, r3
 80072ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80072b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80072b4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80072b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80072ba:	e841 2300 	strex	r3, r2, [r1]
 80072be:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80072c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1e4      	bne.n	8007290 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fb ffbe 	bl	800324c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80072dc:	b29b      	uxth	r3, r3
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	4619      	mov	r1, r3
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f000 f8f9 	bl	80074dc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80072ea:	e0dc      	b.n	80074a6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007306:	b29b      	uxth	r3, r3
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 80ce 	beq.w	80074aa <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 800730e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 80c9 	beq.w	80074aa <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007328:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800732c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	461a      	mov	r2, r3
 8007336:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800733a:	647b      	str	r3, [r7, #68]	; 0x44
 800733c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007340:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e4      	bne.n	8007318 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	623b      	str	r3, [r7, #32]
   return(result);
 800735e:	6a3b      	ldr	r3, [r7, #32]
 8007360:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007364:	f023 0301 	bic.w	r3, r3, #1
 8007368:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	3308      	adds	r3, #8
 8007372:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007376:	633a      	str	r2, [r7, #48]	; 0x30
 8007378:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800737c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800737e:	e841 2300 	strex	r3, r2, [r1]
 8007382:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007386:	2b00      	cmp	r3, #0
 8007388:	d1e1      	bne.n	800734e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2220      	movs	r2, #32
 800738e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	e853 3f00 	ldrex	r3, [r3]
 80073aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f023 0310 	bic.w	r3, r3, #16
 80073b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	461a      	mov	r2, r3
 80073bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073c0:	61fb      	str	r3, [r7, #28]
 80073c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	69b9      	ldr	r1, [r7, #24]
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	e841 2300 	strex	r3, r2, [r1]
 80073cc:	617b      	str	r3, [r7, #20]
   return(result);
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1e4      	bne.n	800739e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80073d8:	4619      	mov	r1, r3
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f87e 	bl	80074dc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80073e0:	e063      	b.n	80074aa <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80073e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00e      	beq.n	800740c <HAL_UART_IRQHandler+0x584>
 80073ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d008      	beq.n	800740c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007402:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f001 fba3 	bl	8008b50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800740a:	e051      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800740c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007414:	2b00      	cmp	r3, #0
 8007416:	d014      	beq.n	8007442 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800741c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007420:	2b00      	cmp	r3, #0
 8007422:	d105      	bne.n	8007430 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007428:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d008      	beq.n	8007442 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007434:	2b00      	cmp	r3, #0
 8007436:	d03a      	beq.n	80074ae <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	4798      	blx	r3
    }
    return;
 8007440:	e035      	b.n	80074ae <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800744a:	2b00      	cmp	r3, #0
 800744c:	d009      	beq.n	8007462 <HAL_UART_IRQHandler+0x5da>
 800744e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fef0 	bl	8008240 <UART_EndTransmit_IT>
    return;
 8007460:	e026      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007466:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800746a:	2b00      	cmp	r3, #0
 800746c:	d009      	beq.n	8007482 <HAL_UART_IRQHandler+0x5fa>
 800746e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007472:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d003      	beq.n	8007482 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f001 fb7a 	bl	8008b74 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007480:	e016      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007486:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d010      	beq.n	80074b0 <HAL_UART_IRQHandler+0x628>
 800748e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007492:	2b00      	cmp	r3, #0
 8007494:	da0c      	bge.n	80074b0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f001 fb63 	bl	8008b62 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800749c:	e008      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
      return;
 800749e:	bf00      	nop
 80074a0:	e006      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
    return;
 80074a2:	bf00      	nop
 80074a4:	e004      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
      return;
 80074a6:	bf00      	nop
 80074a8:	e002      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
      return;
 80074aa:	bf00      	nop
 80074ac:	e000      	b.n	80074b0 <HAL_UART_IRQHandler+0x628>
    return;
 80074ae:	bf00      	nop
  }
}
 80074b0:	37e8      	adds	r7, #232	; 0xe8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop

080074b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bc80      	pop	{r7}
 80074c8:	4770      	bx	lr

080074ca <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074ca:	b480      	push	{r7}
 80074cc:	b083      	sub	sp, #12
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80074d2:	bf00      	nop
 80074d4:	370c      	adds	r7, #12
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bc80      	pop	{r7}
 80074da:	4770      	bx	lr

080074dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	460b      	mov	r3, r1
 80074e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bc80      	pop	{r7}
 80074f0:	4770      	bx	lr
	...

080074f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074f8:	b08c      	sub	sp, #48	; 0x30
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	689a      	ldr	r2, [r3, #8]
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	431a      	orrs	r2, r3
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	431a      	orrs	r2, r3
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	69db      	ldr	r3, [r3, #28]
 8007518:	4313      	orrs	r3, r2
 800751a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	4b94      	ldr	r3, [pc, #592]	; (8007774 <UART_SetConfig+0x280>)
 8007524:	4013      	ands	r3, r2
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	6812      	ldr	r2, [r2, #0]
 800752a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800752c:	430b      	orrs	r3, r1
 800752e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	68da      	ldr	r2, [r3, #12]
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	430a      	orrs	r2, r1
 8007544:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	699b      	ldr	r3, [r3, #24]
 800754a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a89      	ldr	r2, [pc, #548]	; (8007778 <UART_SetConfig+0x284>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d004      	beq.n	8007560 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	6a1b      	ldr	r3, [r3, #32]
 800755a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800755c:	4313      	orrs	r3, r2
 800755e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800756a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	6812      	ldr	r2, [r2, #0]
 8007572:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007574:	430b      	orrs	r3, r1
 8007576:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757e:	f023 010f 	bic.w	r1, r3, #15
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	430a      	orrs	r2, r1
 800758c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a7a      	ldr	r2, [pc, #488]	; (800777c <UART_SetConfig+0x288>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d127      	bne.n	80075e8 <UART_SetConfig+0xf4>
 8007598:	2003      	movs	r0, #3
 800759a:	f7ff fb1c 	bl	8006bd6 <LL_RCC_GetUSARTClockSource>
 800759e:	4603      	mov	r3, r0
 80075a0:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d81b      	bhi.n	80075e0 <UART_SetConfig+0xec>
 80075a8:	a201      	add	r2, pc, #4	; (adr r2, 80075b0 <UART_SetConfig+0xbc>)
 80075aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ae:	bf00      	nop
 80075b0:	080075c1 	.word	0x080075c1
 80075b4:	080075d1 	.word	0x080075d1
 80075b8:	080075c9 	.word	0x080075c9
 80075bc:	080075d9 	.word	0x080075d9
 80075c0:	2301      	movs	r3, #1
 80075c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075c6:	e080      	b.n	80076ca <UART_SetConfig+0x1d6>
 80075c8:	2302      	movs	r3, #2
 80075ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075ce:	e07c      	b.n	80076ca <UART_SetConfig+0x1d6>
 80075d0:	2304      	movs	r3, #4
 80075d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075d6:	e078      	b.n	80076ca <UART_SetConfig+0x1d6>
 80075d8:	2308      	movs	r3, #8
 80075da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075de:	e074      	b.n	80076ca <UART_SetConfig+0x1d6>
 80075e0:	2310      	movs	r3, #16
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075e6:	e070      	b.n	80076ca <UART_SetConfig+0x1d6>
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a64      	ldr	r2, [pc, #400]	; (8007780 <UART_SetConfig+0x28c>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d138      	bne.n	8007664 <UART_SetConfig+0x170>
 80075f2:	200c      	movs	r0, #12
 80075f4:	f7ff faef 	bl	8006bd6 <LL_RCC_GetUSARTClockSource>
 80075f8:	4603      	mov	r3, r0
 80075fa:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80075fe:	2b0c      	cmp	r3, #12
 8007600:	d82c      	bhi.n	800765c <UART_SetConfig+0x168>
 8007602:	a201      	add	r2, pc, #4	; (adr r2, 8007608 <UART_SetConfig+0x114>)
 8007604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007608:	0800763d 	.word	0x0800763d
 800760c:	0800765d 	.word	0x0800765d
 8007610:	0800765d 	.word	0x0800765d
 8007614:	0800765d 	.word	0x0800765d
 8007618:	0800764d 	.word	0x0800764d
 800761c:	0800765d 	.word	0x0800765d
 8007620:	0800765d 	.word	0x0800765d
 8007624:	0800765d 	.word	0x0800765d
 8007628:	08007645 	.word	0x08007645
 800762c:	0800765d 	.word	0x0800765d
 8007630:	0800765d 	.word	0x0800765d
 8007634:	0800765d 	.word	0x0800765d
 8007638:	08007655 	.word	0x08007655
 800763c:	2300      	movs	r3, #0
 800763e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007642:	e042      	b.n	80076ca <UART_SetConfig+0x1d6>
 8007644:	2302      	movs	r3, #2
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800764a:	e03e      	b.n	80076ca <UART_SetConfig+0x1d6>
 800764c:	2304      	movs	r3, #4
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007652:	e03a      	b.n	80076ca <UART_SetConfig+0x1d6>
 8007654:	2308      	movs	r3, #8
 8007656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800765a:	e036      	b.n	80076ca <UART_SetConfig+0x1d6>
 800765c:	2310      	movs	r3, #16
 800765e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007662:	e032      	b.n	80076ca <UART_SetConfig+0x1d6>
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a43      	ldr	r2, [pc, #268]	; (8007778 <UART_SetConfig+0x284>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d12a      	bne.n	80076c4 <UART_SetConfig+0x1d0>
 800766e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007672:	f7ff fac2 	bl	8006bfa <LL_RCC_GetLPUARTClockSource>
 8007676:	4603      	mov	r3, r0
 8007678:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800767c:	d01a      	beq.n	80076b4 <UART_SetConfig+0x1c0>
 800767e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007682:	d81b      	bhi.n	80076bc <UART_SetConfig+0x1c8>
 8007684:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007688:	d00c      	beq.n	80076a4 <UART_SetConfig+0x1b0>
 800768a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800768e:	d815      	bhi.n	80076bc <UART_SetConfig+0x1c8>
 8007690:	2b00      	cmp	r3, #0
 8007692:	d003      	beq.n	800769c <UART_SetConfig+0x1a8>
 8007694:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007698:	d008      	beq.n	80076ac <UART_SetConfig+0x1b8>
 800769a:	e00f      	b.n	80076bc <UART_SetConfig+0x1c8>
 800769c:	2300      	movs	r3, #0
 800769e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076a2:	e012      	b.n	80076ca <UART_SetConfig+0x1d6>
 80076a4:	2302      	movs	r3, #2
 80076a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076aa:	e00e      	b.n	80076ca <UART_SetConfig+0x1d6>
 80076ac:	2304      	movs	r3, #4
 80076ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076b2:	e00a      	b.n	80076ca <UART_SetConfig+0x1d6>
 80076b4:	2308      	movs	r3, #8
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076ba:	e006      	b.n	80076ca <UART_SetConfig+0x1d6>
 80076bc:	2310      	movs	r3, #16
 80076be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076c2:	e002      	b.n	80076ca <UART_SetConfig+0x1d6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a2a      	ldr	r2, [pc, #168]	; (8007778 <UART_SetConfig+0x284>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	f040 80a4 	bne.w	800781e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80076da:	2b08      	cmp	r3, #8
 80076dc:	d823      	bhi.n	8007726 <UART_SetConfig+0x232>
 80076de:	a201      	add	r2, pc, #4	; (adr r2, 80076e4 <UART_SetConfig+0x1f0>)
 80076e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e4:	08007709 	.word	0x08007709
 80076e8:	08007727 	.word	0x08007727
 80076ec:	08007711 	.word	0x08007711
 80076f0:	08007727 	.word	0x08007727
 80076f4:	08007717 	.word	0x08007717
 80076f8:	08007727 	.word	0x08007727
 80076fc:	08007727 	.word	0x08007727
 8007700:	08007727 	.word	0x08007727
 8007704:	0800771f 	.word	0x0800771f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007708:	f7fd fb26 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 800770c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800770e:	e010      	b.n	8007732 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007710:	4b1c      	ldr	r3, [pc, #112]	; (8007784 <UART_SetConfig+0x290>)
 8007712:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007714:	e00d      	b.n	8007732 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007716:	f7fd fa6b 	bl	8004bf0 <HAL_RCC_GetSysClockFreq>
 800771a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800771c:	e009      	b.n	8007732 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800771e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007722:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007724:	e005      	b.n	8007732 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8007726:	2300      	movs	r3, #0
 8007728:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007730:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 8137 	beq.w	80079a8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773e:	4a12      	ldr	r2, [pc, #72]	; (8007788 <UART_SetConfig+0x294>)
 8007740:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007744:	461a      	mov	r2, r3
 8007746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007748:	fbb3 f3f2 	udiv	r3, r3, r2
 800774c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	685a      	ldr	r2, [r3, #4]
 8007752:	4613      	mov	r3, r2
 8007754:	005b      	lsls	r3, r3, #1
 8007756:	4413      	add	r3, r2
 8007758:	69ba      	ldr	r2, [r7, #24]
 800775a:	429a      	cmp	r2, r3
 800775c:	d305      	bcc.n	800776a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007764:	69ba      	ldr	r2, [r7, #24]
 8007766:	429a      	cmp	r2, r3
 8007768:	d910      	bls.n	800778c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007770:	e11a      	b.n	80079a8 <UART_SetConfig+0x4b4>
 8007772:	bf00      	nop
 8007774:	cfff69f3 	.word	0xcfff69f3
 8007778:	40008000 	.word	0x40008000
 800777c:	40013800 	.word	0x40013800
 8007780:	40004400 	.word	0x40004400
 8007784:	00f42400 	.word	0x00f42400
 8007788:	08012cb8 	.word	0x08012cb8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800778c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778e:	2200      	movs	r2, #0
 8007790:	60bb      	str	r3, [r7, #8]
 8007792:	60fa      	str	r2, [r7, #12]
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007798:	4a8e      	ldr	r2, [pc, #568]	; (80079d4 <UART_SetConfig+0x4e0>)
 800779a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800779e:	b29b      	uxth	r3, r3
 80077a0:	2200      	movs	r2, #0
 80077a2:	603b      	str	r3, [r7, #0]
 80077a4:	607a      	str	r2, [r7, #4]
 80077a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80077ae:	f7f9 fa43 	bl	8000c38 <__aeabi_uldivmod>
 80077b2:	4602      	mov	r2, r0
 80077b4:	460b      	mov	r3, r1
 80077b6:	4610      	mov	r0, r2
 80077b8:	4619      	mov	r1, r3
 80077ba:	f04f 0200 	mov.w	r2, #0
 80077be:	f04f 0300 	mov.w	r3, #0
 80077c2:	020b      	lsls	r3, r1, #8
 80077c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80077c8:	0202      	lsls	r2, r0, #8
 80077ca:	6979      	ldr	r1, [r7, #20]
 80077cc:	6849      	ldr	r1, [r1, #4]
 80077ce:	0849      	lsrs	r1, r1, #1
 80077d0:	2000      	movs	r0, #0
 80077d2:	460c      	mov	r4, r1
 80077d4:	4605      	mov	r5, r0
 80077d6:	eb12 0804 	adds.w	r8, r2, r4
 80077da:	eb43 0905 	adc.w	r9, r3, r5
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	469a      	mov	sl, r3
 80077e6:	4693      	mov	fp, r2
 80077e8:	4652      	mov	r2, sl
 80077ea:	465b      	mov	r3, fp
 80077ec:	4640      	mov	r0, r8
 80077ee:	4649      	mov	r1, r9
 80077f0:	f7f9 fa22 	bl	8000c38 <__aeabi_uldivmod>
 80077f4:	4602      	mov	r2, r0
 80077f6:	460b      	mov	r3, r1
 80077f8:	4613      	mov	r3, r2
 80077fa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077fc:	6a3b      	ldr	r3, [r7, #32]
 80077fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007802:	d308      	bcc.n	8007816 <UART_SetConfig+0x322>
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800780a:	d204      	bcs.n	8007816 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6a3a      	ldr	r2, [r7, #32]
 8007812:	60da      	str	r2, [r3, #12]
 8007814:	e0c8      	b.n	80079a8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800781c:	e0c4      	b.n	80079a8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	69db      	ldr	r3, [r3, #28]
 8007822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007826:	d168      	bne.n	80078fa <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007828:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800782c:	2b08      	cmp	r3, #8
 800782e:	d828      	bhi.n	8007882 <UART_SetConfig+0x38e>
 8007830:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <UART_SetConfig+0x344>)
 8007832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007836:	bf00      	nop
 8007838:	0800785d 	.word	0x0800785d
 800783c:	08007865 	.word	0x08007865
 8007840:	0800786d 	.word	0x0800786d
 8007844:	08007883 	.word	0x08007883
 8007848:	08007873 	.word	0x08007873
 800784c:	08007883 	.word	0x08007883
 8007850:	08007883 	.word	0x08007883
 8007854:	08007883 	.word	0x08007883
 8007858:	0800787b 	.word	0x0800787b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800785c:	f7fd fa7c 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 8007860:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007862:	e014      	b.n	800788e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007864:	f7fd fa8a 	bl	8004d7c <HAL_RCC_GetPCLK2Freq>
 8007868:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800786a:	e010      	b.n	800788e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800786c:	4b5a      	ldr	r3, [pc, #360]	; (80079d8 <UART_SetConfig+0x4e4>)
 800786e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007870:	e00d      	b.n	800788e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007872:	f7fd f9bd 	bl	8004bf0 <HAL_RCC_GetSysClockFreq>
 8007876:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007878:	e009      	b.n	800788e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800787a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800787e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007880:	e005      	b.n	800788e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800788c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800788e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007890:	2b00      	cmp	r3, #0
 8007892:	f000 8089 	beq.w	80079a8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789a:	4a4e      	ldr	r2, [pc, #312]	; (80079d4 <UART_SetConfig+0x4e0>)
 800789c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078a0:	461a      	mov	r2, r3
 80078a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80078a8:	005a      	lsls	r2, r3, #1
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	085b      	lsrs	r3, r3, #1
 80078b0:	441a      	add	r2, r3
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078be:	6a3b      	ldr	r3, [r7, #32]
 80078c0:	2b0f      	cmp	r3, #15
 80078c2:	d916      	bls.n	80078f2 <UART_SetConfig+0x3fe>
 80078c4:	6a3b      	ldr	r3, [r7, #32]
 80078c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ca:	d212      	bcs.n	80078f2 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	f023 030f 	bic.w	r3, r3, #15
 80078d4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078d6:	6a3b      	ldr	r3, [r7, #32]
 80078d8:	085b      	lsrs	r3, r3, #1
 80078da:	b29b      	uxth	r3, r3
 80078dc:	f003 0307 	and.w	r3, r3, #7
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	8bfb      	ldrh	r3, [r7, #30]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	8bfa      	ldrh	r2, [r7, #30]
 80078ee:	60da      	str	r2, [r3, #12]
 80078f0:	e05a      	b.n	80079a8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80078f8:	e056      	b.n	80079a8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80078fe:	2b08      	cmp	r3, #8
 8007900:	d827      	bhi.n	8007952 <UART_SetConfig+0x45e>
 8007902:	a201      	add	r2, pc, #4	; (adr r2, 8007908 <UART_SetConfig+0x414>)
 8007904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007908:	0800792d 	.word	0x0800792d
 800790c:	08007935 	.word	0x08007935
 8007910:	0800793d 	.word	0x0800793d
 8007914:	08007953 	.word	0x08007953
 8007918:	08007943 	.word	0x08007943
 800791c:	08007953 	.word	0x08007953
 8007920:	08007953 	.word	0x08007953
 8007924:	08007953 	.word	0x08007953
 8007928:	0800794b 	.word	0x0800794b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800792c:	f7fd fa14 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 8007930:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007932:	e014      	b.n	800795e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007934:	f7fd fa22 	bl	8004d7c <HAL_RCC_GetPCLK2Freq>
 8007938:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800793a:	e010      	b.n	800795e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800793c:	4b26      	ldr	r3, [pc, #152]	; (80079d8 <UART_SetConfig+0x4e4>)
 800793e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007940:	e00d      	b.n	800795e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007942:	f7fd f955 	bl	8004bf0 <HAL_RCC_GetSysClockFreq>
 8007946:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007948:	e009      	b.n	800795e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800794a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800794e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007950:	e005      	b.n	800795e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8007952:	2300      	movs	r3, #0
 8007954:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800795c:	bf00      	nop
    }

    if (pclk != 0U)
 800795e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007960:	2b00      	cmp	r3, #0
 8007962:	d021      	beq.n	80079a8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007968:	4a1a      	ldr	r2, [pc, #104]	; (80079d4 <UART_SetConfig+0x4e0>)
 800796a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800796e:	461a      	mov	r2, r3
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	fbb3 f2f2 	udiv	r2, r3, r2
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	085b      	lsrs	r3, r3, #1
 800797c:	441a      	add	r2, r3
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	fbb2 f3f3 	udiv	r3, r2, r3
 8007986:	b29b      	uxth	r3, r3
 8007988:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	2b0f      	cmp	r3, #15
 800798e:	d908      	bls.n	80079a2 <UART_SetConfig+0x4ae>
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007996:	d204      	bcs.n	80079a2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6a3a      	ldr	r2, [r7, #32]
 800799e:	60da      	str	r2, [r3, #12]
 80079a0:	e002      	b.n	80079a8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	2200      	movs	r2, #0
 80079bc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	2200      	movs	r2, #0
 80079c2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80079c4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3730      	adds	r7, #48	; 0x30
 80079cc:	46bd      	mov	sp, r7
 80079ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079d2:	bf00      	nop
 80079d4:	08012cb8 	.word	0x08012cb8
 80079d8:	00f42400 	.word	0x00f42400

080079dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e8:	f003 0301 	and.w	r3, r3, #1
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00a      	beq.n	8007a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a0a:	f003 0302 	and.w	r3, r3, #2
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2c:	f003 0304 	and.w	r3, r3, #4
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4e:	f003 0308 	and.w	r3, r3, #8
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a70:	f003 0310 	and.w	r3, r3, #16
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	430a      	orrs	r2, r1
 8007a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a92:	f003 0320 	and.w	r3, r3, #32
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d01a      	beq.n	8007af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ada:	d10a      	bne.n	8007af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00a      	beq.n	8007b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	430a      	orrs	r2, r1
 8007b12:	605a      	str	r2, [r3, #4]
  }
}
 8007b14:	bf00      	nop
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bc80      	pop	{r7}
 8007b1c:	4770      	bx	lr

08007b1e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b086      	sub	sp, #24
 8007b22:	af02      	add	r7, sp, #8
 8007b24:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b2e:	f7fa f901 	bl	8001d34 <HAL_GetTick>
 8007b32:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f003 0308 	and.w	r3, r3, #8
 8007b3e:	2b08      	cmp	r3, #8
 8007b40:	d10e      	bne.n	8007b60 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b46:	9300      	str	r3, [sp, #0]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 f82f 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b5c:	2303      	movs	r3, #3
 8007b5e:	e025      	b.n	8007bac <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f003 0304 	and.w	r3, r3, #4
 8007b6a:	2b04      	cmp	r3, #4
 8007b6c:	d10e      	bne.n	8007b8c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b6e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 f819 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	e00f      	b.n	8007bac <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2220      	movs	r2, #32
 8007b98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3710      	adds	r7, #16
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b09c      	sub	sp, #112	; 0x70
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	603b      	str	r3, [r7, #0]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc4:	e0a9      	b.n	8007d1a <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007bc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bcc:	f000 80a5 	beq.w	8007d1a <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bd0:	f7fa f8b0 	bl	8001d34 <HAL_GetTick>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d302      	bcc.n	8007be6 <UART_WaitOnFlagUntilTimeout+0x32>
 8007be0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d140      	bne.n	8007c68 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bee:	e853 3f00 	ldrex	r3, [r3]
 8007bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007bf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bf6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bfa:	667b      	str	r3, [r7, #100]	; 0x64
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	461a      	mov	r2, r3
 8007c02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c06:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c08:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c0a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c0c:	e841 2300 	strex	r3, r2, [r1]
 8007c10:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1e6      	bne.n	8007be6 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	3308      	adds	r3, #8
 8007c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c22:	e853 3f00 	ldrex	r3, [r3]
 8007c26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c2a:	f023 0301 	bic.w	r3, r3, #1
 8007c2e:	663b      	str	r3, [r7, #96]	; 0x60
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	3308      	adds	r3, #8
 8007c36:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c38:	64ba      	str	r2, [r7, #72]	; 0x48
 8007c3a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007c3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c40:	e841 2300 	strex	r3, r2, [r1]
 8007c44:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007c46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1e5      	bne.n	8007c18 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2220      	movs	r2, #32
 8007c50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2220      	movs	r2, #32
 8007c58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007c64:	2303      	movs	r3, #3
 8007c66:	e069      	b.n	8007d3c <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0304 	and.w	r3, r3, #4
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d051      	beq.n	8007d1a <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c84:	d149      	bne.n	8007d1a <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c8e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c98:	e853 3f00 	ldrex	r3, [r3]
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ca4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	461a      	mov	r2, r3
 8007cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cae:	637b      	str	r3, [r7, #52]	; 0x34
 8007cb0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cb6:	e841 2300 	strex	r3, r2, [r1]
 8007cba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1e6      	bne.n	8007c90 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3308      	adds	r3, #8
 8007cc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	e853 3f00 	ldrex	r3, [r3]
 8007cd0:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	f023 0301 	bic.w	r3, r3, #1
 8007cd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	3308      	adds	r3, #8
 8007ce0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007ce2:	623a      	str	r2, [r7, #32]
 8007ce4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce6:	69f9      	ldr	r1, [r7, #28]
 8007ce8:	6a3a      	ldr	r2, [r7, #32]
 8007cea:	e841 2300 	strex	r3, r2, [r1]
 8007cee:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1e5      	bne.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2220      	movs	r2, #32
 8007cfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2220      	movs	r2, #32
 8007d02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2220      	movs	r2, #32
 8007d0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007d16:	2303      	movs	r3, #3
 8007d18:	e010      	b.n	8007d3c <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	69da      	ldr	r2, [r3, #28]
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	4013      	ands	r3, r2
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	bf0c      	ite	eq
 8007d2a:	2301      	moveq	r3, #1
 8007d2c:	2300      	movne	r3, #0
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	461a      	mov	r2, r3
 8007d32:	79fb      	ldrb	r3, [r7, #7]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	f43f af46 	beq.w	8007bc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3770      	adds	r7, #112	; 0x70
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b0a3      	sub	sp, #140	; 0x8c
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	4613      	mov	r3, r2
 8007d50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	88fa      	ldrh	r2, [r7, #6]
 8007d5c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	88fa      	ldrh	r2, [r7, #6]
 8007d64:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d76:	d10e      	bne.n	8007d96 <UART_Start_Receive_IT+0x52>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	691b      	ldr	r3, [r3, #16]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d105      	bne.n	8007d8c <UART_Start_Receive_IT+0x48>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d86:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d8a:	e02d      	b.n	8007de8 <UART_Start_Receive_IT+0xa4>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	22ff      	movs	r2, #255	; 0xff
 8007d90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d94:	e028      	b.n	8007de8 <UART_Start_Receive_IT+0xa4>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d10d      	bne.n	8007dba <UART_Start_Receive_IT+0x76>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d104      	bne.n	8007db0 <UART_Start_Receive_IT+0x6c>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	22ff      	movs	r2, #255	; 0xff
 8007daa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007dae:	e01b      	b.n	8007de8 <UART_Start_Receive_IT+0xa4>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	227f      	movs	r2, #127	; 0x7f
 8007db4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007db8:	e016      	b.n	8007de8 <UART_Start_Receive_IT+0xa4>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007dc2:	d10d      	bne.n	8007de0 <UART_Start_Receive_IT+0x9c>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d104      	bne.n	8007dd6 <UART_Start_Receive_IT+0x92>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	227f      	movs	r2, #127	; 0x7f
 8007dd0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007dd4:	e008      	b.n	8007de8 <UART_Start_Receive_IT+0xa4>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	223f      	movs	r2, #63	; 0x3f
 8007dda:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007dde:	e003      	b.n	8007de8 <UART_Start_Receive_IT+0xa4>
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2222      	movs	r2, #34	; 0x22
 8007df4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3308      	adds	r3, #8
 8007dfe:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e02:	e853 3f00 	ldrex	r3, [r3]
 8007e06:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007e08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e0a:	f043 0301 	orr.w	r3, r3, #1
 8007e0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	3308      	adds	r3, #8
 8007e18:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007e1c:	673a      	str	r2, [r7, #112]	; 0x70
 8007e1e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e20:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007e22:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007e24:	e841 2300 	strex	r3, r2, [r1]
 8007e28:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007e2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1e3      	bne.n	8007df8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e38:	d153      	bne.n	8007ee2 <UART_Start_Receive_IT+0x19e>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e40:	88fa      	ldrh	r2, [r7, #6]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d34d      	bcc.n	8007ee2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e4e:	d107      	bne.n	8007e60 <UART_Start_Receive_IT+0x11c>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d103      	bne.n	8007e60 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4a4a      	ldr	r2, [pc, #296]	; (8007f84 <UART_Start_Receive_IT+0x240>)
 8007e5c:	671a      	str	r2, [r3, #112]	; 0x70
 8007e5e:	e002      	b.n	8007e66 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4a49      	ldr	r2, [pc, #292]	; (8007f88 <UART_Start_Receive_IT+0x244>)
 8007e64:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	691b      	ldr	r3, [r3, #16]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d01a      	beq.n	8007eac <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e7e:	e853 3f00 	ldrex	r3, [r3]
 8007e82:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007e98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e9a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e9e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007ea0:	e841 2300 	strex	r3, r2, [r1]
 8007ea4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007ea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1e4      	bne.n	8007e76 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	3308      	adds	r3, #8
 8007eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eb6:	e853 3f00 	ldrex	r3, [r3]
 8007eba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ec2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	3308      	adds	r3, #8
 8007eca:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007ecc:	64ba      	str	r2, [r7, #72]	; 0x48
 8007ece:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007ed2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ed4:	e841 2300 	strex	r3, r2, [r1]
 8007ed8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007eda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1e5      	bne.n	8007eac <UART_Start_Receive_IT+0x168>
 8007ee0:	e04a      	b.n	8007f78 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eea:	d107      	bne.n	8007efc <UART_Start_Receive_IT+0x1b8>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	691b      	ldr	r3, [r3, #16]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d103      	bne.n	8007efc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	4a25      	ldr	r2, [pc, #148]	; (8007f8c <UART_Start_Receive_IT+0x248>)
 8007ef8:	671a      	str	r2, [r3, #112]	; 0x70
 8007efa:	e002      	b.n	8007f02 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4a24      	ldr	r2, [pc, #144]	; (8007f90 <UART_Start_Receive_IT+0x24c>)
 8007f00:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d019      	beq.n	8007f46 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f1a:	e853 3f00 	ldrex	r3, [r3]
 8007f1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f22:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007f26:	677b      	str	r3, [r7, #116]	; 0x74
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f30:	637b      	str	r3, [r7, #52]	; 0x34
 8007f32:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f38:	e841 2300 	strex	r3, r2, [r1]
 8007f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d1e6      	bne.n	8007f12 <UART_Start_Receive_IT+0x1ce>
 8007f44:	e018      	b.n	8007f78 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	e853 3f00 	ldrex	r3, [r3]
 8007f52:	613b      	str	r3, [r7, #16]
   return(result);
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	f043 0320 	orr.w	r3, r3, #32
 8007f5a:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	461a      	mov	r2, r3
 8007f62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f64:	623b      	str	r3, [r7, #32]
 8007f66:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f68:	69f9      	ldr	r1, [r7, #28]
 8007f6a:	6a3a      	ldr	r2, [r7, #32]
 8007f6c:	e841 2300 	strex	r3, r2, [r1]
 8007f70:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1e6      	bne.n	8007f46 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	378c      	adds	r7, #140	; 0x8c
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bc80      	pop	{r7}
 8007f82:	4770      	bx	lr
 8007f84:	08008851 	.word	0x08008851
 8007f88:	08008559 	.word	0x08008559
 8007f8c:	080083f7 	.word	0x080083f7
 8007f90:	08008297 	.word	0x08008297

08007f94 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b08f      	sub	sp, #60	; 0x3c
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007fb0:	637b      	str	r3, [r7, #52]	; 0x34
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fbc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007fc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fc2:	e841 2300 	strex	r3, r2, [r1]
 8007fc6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1e6      	bne.n	8007f9c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	3308      	adds	r3, #8
 8007fd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	e853 3f00 	ldrex	r3, [r3]
 8007fdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007fe4:	633b      	str	r3, [r7, #48]	; 0x30
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	3308      	adds	r3, #8
 8007fec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fee:	61ba      	str	r2, [r7, #24]
 8007ff0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff2:	6979      	ldr	r1, [r7, #20]
 8007ff4:	69ba      	ldr	r2, [r7, #24]
 8007ff6:	e841 2300 	strex	r3, r2, [r1]
 8007ffa:	613b      	str	r3, [r7, #16]
   return(result);
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d1e5      	bne.n	8007fce <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2220      	movs	r2, #32
 8008006:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800800a:	bf00      	nop
 800800c:	373c      	adds	r7, #60	; 0x3c
 800800e:	46bd      	mov	sp, r7
 8008010:	bc80      	pop	{r7}
 8008012:	4770      	bx	lr

08008014 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008014:	b480      	push	{r7}
 8008016:	b095      	sub	sp, #84	; 0x54
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008024:	e853 3f00 	ldrex	r3, [r3]
 8008028:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800802a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008030:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	461a      	mov	r2, r3
 8008038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800803a:	643b      	str	r3, [r7, #64]	; 0x40
 800803c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008040:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008042:	e841 2300 	strex	r3, r2, [r1]
 8008046:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1e6      	bne.n	800801c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3308      	adds	r3, #8
 8008054:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	e853 3f00 	ldrex	r3, [r3]
 800805c:	61fb      	str	r3, [r7, #28]
   return(result);
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008064:	f023 0301 	bic.w	r3, r3, #1
 8008068:	64bb      	str	r3, [r7, #72]	; 0x48
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008072:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008074:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008078:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e3      	bne.n	800804e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800808a:	2b01      	cmp	r3, #1
 800808c:	d118      	bne.n	80080c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	e853 3f00 	ldrex	r3, [r3]
 800809a:	60bb      	str	r3, [r7, #8]
   return(result);
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f023 0310 	bic.w	r3, r3, #16
 80080a2:	647b      	str	r3, [r7, #68]	; 0x44
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	461a      	mov	r2, r3
 80080aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080ac:	61bb      	str	r3, [r7, #24]
 80080ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b0:	6979      	ldr	r1, [r7, #20]
 80080b2:	69ba      	ldr	r2, [r7, #24]
 80080b4:	e841 2300 	strex	r3, r2, [r1]
 80080b8:	613b      	str	r3, [r7, #16]
   return(result);
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1e6      	bne.n	800808e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2220      	movs	r2, #32
 80080c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	671a      	str	r2, [r3, #112]	; 0x70
}
 80080d4:	bf00      	nop
 80080d6:	3754      	adds	r7, #84	; 0x54
 80080d8:	46bd      	mov	sp, r7
 80080da:	bc80      	pop	{r7}
 80080dc:	4770      	bx	lr

080080de <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b090      	sub	sp, #64	; 0x40
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ea:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0320 	and.w	r3, r3, #32
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d137      	bne.n	800816a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80080fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080fc:	2200      	movs	r2, #0
 80080fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008102:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	3308      	adds	r3, #8
 8008108:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810c:	e853 3f00 	ldrex	r3, [r3]
 8008110:	623b      	str	r3, [r7, #32]
   return(result);
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008118:	63bb      	str	r3, [r7, #56]	; 0x38
 800811a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	3308      	adds	r3, #8
 8008120:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008122:	633a      	str	r2, [r7, #48]	; 0x30
 8008124:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008126:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800812a:	e841 2300 	strex	r3, r2, [r1]
 800812e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1e5      	bne.n	8008102 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	e853 3f00 	ldrex	r3, [r3]
 8008142:	60fb      	str	r3, [r7, #12]
   return(result);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800814a:	637b      	str	r3, [r7, #52]	; 0x34
 800814c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	461a      	mov	r2, r3
 8008152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008154:	61fb      	str	r3, [r7, #28]
 8008156:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008158:	69b9      	ldr	r1, [r7, #24]
 800815a:	69fa      	ldr	r2, [r7, #28]
 800815c:	e841 2300 	strex	r3, r2, [r1]
 8008160:	617b      	str	r3, [r7, #20]
   return(result);
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e6      	bne.n	8008136 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008168:	e002      	b.n	8008170 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800816a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800816c:	f7fa fc1c 	bl	80029a8 <HAL_UART_TxCpltCallback>
}
 8008170:	bf00      	nop
 8008172:	3740      	adds	r7, #64	; 0x40
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008184:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008186:	68f8      	ldr	r0, [r7, #12]
 8008188:	f7ff f996 	bl	80074b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800818c:	bf00      	nop
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b086      	sub	sp, #24
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081bc:	2b80      	cmp	r3, #128	; 0x80
 80081be:	d109      	bne.n	80081d4 <UART_DMAError+0x40>
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	2b21      	cmp	r3, #33	; 0x21
 80081c4:	d106      	bne.n	80081d4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80081ce:	6978      	ldr	r0, [r7, #20]
 80081d0:	f7ff fee0 	bl	8007f94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081de:	2b40      	cmp	r3, #64	; 0x40
 80081e0:	d109      	bne.n	80081f6 <UART_DMAError+0x62>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2b22      	cmp	r3, #34	; 0x22
 80081e6:	d106      	bne.n	80081f6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80081f0:	6978      	ldr	r0, [r7, #20]
 80081f2:	f7ff ff0f 	bl	8008014 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081fc:	f043 0210 	orr.w	r2, r3, #16
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008206:	6978      	ldr	r0, [r7, #20]
 8008208:	f7ff f95f 	bl	80074ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800820c:	bf00      	nop
 800820e:	3718      	adds	r7, #24
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008220:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008232:	68f8      	ldr	r0, [r7, #12]
 8008234:	f7ff f949 	bl	80074ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008238:	bf00      	nop
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b088      	sub	sp, #32
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	e853 3f00 	ldrex	r3, [r3]
 8008254:	60bb      	str	r3, [r7, #8]
   return(result);
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800825c:	61fb      	str	r3, [r7, #28]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	461a      	mov	r2, r3
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	61bb      	str	r3, [r7, #24]
 8008268:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826a:	6979      	ldr	r1, [r7, #20]
 800826c:	69ba      	ldr	r2, [r7, #24]
 800826e:	e841 2300 	strex	r3, r2, [r1]
 8008272:	613b      	str	r3, [r7, #16]
   return(result);
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1e6      	bne.n	8008248 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2220      	movs	r2, #32
 800827e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7fa fb8d 	bl	80029a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800828e:	bf00      	nop
 8008290:	3720      	adds	r7, #32
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}

08008296 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b096      	sub	sp, #88	; 0x58
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80082a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082ae:	2b22      	cmp	r3, #34	; 0x22
 80082b0:	f040 8095 	bne.w	80083de <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ba:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082be:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80082c2:	b2d9      	uxtb	r1, r3
 80082c4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80082c8:	b2da      	uxtb	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082ce:	400a      	ands	r2, r1
 80082d0:	b2d2      	uxtb	r2, r2
 80082d2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082d8:	1c5a      	adds	r2, r3, #1
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	3b01      	subs	r3, #1
 80082e8:	b29a      	uxth	r2, r3
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d178      	bne.n	80083ee <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008304:	e853 3f00 	ldrex	r3, [r3]
 8008308:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800830a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800830c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008310:	653b      	str	r3, [r7, #80]	; 0x50
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	461a      	mov	r2, r3
 8008318:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800831a:	647b      	str	r3, [r7, #68]	; 0x44
 800831c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008320:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008322:	e841 2300 	strex	r3, r2, [r1]
 8008326:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1e6      	bne.n	80082fc <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3308      	adds	r3, #8
 8008334:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	623b      	str	r3, [r7, #32]
   return(result);
 800833e:	6a3b      	ldr	r3, [r7, #32]
 8008340:	f023 0301 	bic.w	r3, r3, #1
 8008344:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	3308      	adds	r3, #8
 800834c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800834e:	633a      	str	r2, [r7, #48]	; 0x30
 8008350:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008354:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800835c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e5      	bne.n	800832e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2220      	movs	r2, #32
 8008366:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008374:	2b01      	cmp	r3, #1
 8008376:	d12e      	bne.n	80083d6 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	e853 3f00 	ldrex	r3, [r3]
 800838a:	60fb      	str	r3, [r7, #12]
   return(result);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f023 0310 	bic.w	r3, r3, #16
 8008392:	64bb      	str	r3, [r7, #72]	; 0x48
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	461a      	mov	r2, r3
 800839a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800839c:	61fb      	str	r3, [r7, #28]
 800839e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a0:	69b9      	ldr	r1, [r7, #24]
 80083a2:	69fa      	ldr	r2, [r7, #28]
 80083a4:	e841 2300 	strex	r3, r2, [r1]
 80083a8:	617b      	str	r3, [r7, #20]
   return(result);
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1e6      	bne.n	800837e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	f003 0310 	and.w	r3, r3, #16
 80083ba:	2b10      	cmp	r3, #16
 80083bc:	d103      	bne.n	80083c6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	2210      	movs	r2, #16
 80083c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7ff f884 	bl	80074dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083d4:	e00b      	b.n	80083ee <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f7fa fafc 	bl	80029d4 <HAL_UART_RxCpltCallback>
}
 80083dc:	e007      	b.n	80083ee <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	699a      	ldr	r2, [r3, #24]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f042 0208 	orr.w	r2, r2, #8
 80083ec:	619a      	str	r2, [r3, #24]
}
 80083ee:	bf00      	nop
 80083f0:	3758      	adds	r7, #88	; 0x58
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b096      	sub	sp, #88	; 0x58
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008404:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800840e:	2b22      	cmp	r3, #34	; 0x22
 8008410:	f040 8095 	bne.w	800853e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800841a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008422:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008424:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008428:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800842c:	4013      	ands	r3, r2
 800842e:	b29a      	uxth	r2, r3
 8008430:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008432:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008438:	1c9a      	adds	r2, r3, #2
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008444:	b29b      	uxth	r3, r3
 8008446:	3b01      	subs	r3, #1
 8008448:	b29a      	uxth	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008456:	b29b      	uxth	r3, r3
 8008458:	2b00      	cmp	r3, #0
 800845a:	d178      	bne.n	800854e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008464:	e853 3f00 	ldrex	r3, [r3]
 8008468:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800846a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800846c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008470:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	461a      	mov	r2, r3
 8008478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800847a:	643b      	str	r3, [r7, #64]	; 0x40
 800847c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008480:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008482:	e841 2300 	strex	r3, r2, [r1]
 8008486:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1e6      	bne.n	800845c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	3308      	adds	r3, #8
 8008494:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008496:	6a3b      	ldr	r3, [r7, #32]
 8008498:	e853 3f00 	ldrex	r3, [r3]
 800849c:	61fb      	str	r3, [r7, #28]
   return(result);
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	f023 0301 	bic.w	r3, r3, #1
 80084a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	3308      	adds	r3, #8
 80084ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80084b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b6:	e841 2300 	strex	r3, r2, [r1]
 80084ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1e5      	bne.n	800848e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2220      	movs	r2, #32
 80084c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d12e      	bne.n	8008536 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	e853 3f00 	ldrex	r3, [r3]
 80084ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	f023 0310 	bic.w	r3, r3, #16
 80084f2:	647b      	str	r3, [r7, #68]	; 0x44
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	461a      	mov	r2, r3
 80084fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084fc:	61bb      	str	r3, [r7, #24]
 80084fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008500:	6979      	ldr	r1, [r7, #20]
 8008502:	69ba      	ldr	r2, [r7, #24]
 8008504:	e841 2300 	strex	r3, r2, [r1]
 8008508:	613b      	str	r3, [r7, #16]
   return(result);
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1e6      	bne.n	80084de <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	69db      	ldr	r3, [r3, #28]
 8008516:	f003 0310 	and.w	r3, r3, #16
 800851a:	2b10      	cmp	r3, #16
 800851c:	d103      	bne.n	8008526 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2210      	movs	r2, #16
 8008524:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800852c:	4619      	mov	r1, r3
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f7fe ffd4 	bl	80074dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008534:	e00b      	b.n	800854e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f7fa fa4c 	bl	80029d4 <HAL_UART_RxCpltCallback>
}
 800853c:	e007      	b.n	800854e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	699a      	ldr	r2, [r3, #24]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0208 	orr.w	r2, r2, #8
 800854c:	619a      	str	r2, [r3, #24]
}
 800854e:	bf00      	nop
 8008550:	3758      	adds	r7, #88	; 0x58
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
	...

08008558 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b0a6      	sub	sp, #152	; 0x98
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008566:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	69db      	ldr	r3, [r3, #28]
 8008570:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800858e:	2b22      	cmp	r3, #34	; 0x22
 8008590:	f040 814f 	bne.w	8008832 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800859a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800859e:	e0f6      	b.n	800878e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80085aa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80085ae:	b2d9      	uxtb	r1, r3
 80085b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80085b4:	b2da      	uxtb	r2, r3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ba:	400a      	ands	r2, r1
 80085bc:	b2d2      	uxtb	r2, r2
 80085be:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085c4:	1c5a      	adds	r2, r3, #1
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	3b01      	subs	r3, #1
 80085d4:	b29a      	uxth	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	69db      	ldr	r3, [r3, #28]
 80085e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80085e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80085ea:	f003 0307 	and.w	r3, r3, #7
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d053      	beq.n	800869a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80085f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80085f6:	f003 0301 	and.w	r3, r3, #1
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d011      	beq.n	8008622 <UART_RxISR_8BIT_FIFOEN+0xca>
 80085fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00b      	beq.n	8008622 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2201      	movs	r2, #1
 8008610:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008618:	f043 0201 	orr.w	r2, r3, #1
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008622:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008626:	f003 0302 	and.w	r3, r3, #2
 800862a:	2b00      	cmp	r3, #0
 800862c:	d011      	beq.n	8008652 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800862e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008632:	f003 0301 	and.w	r3, r3, #1
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00b      	beq.n	8008652 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	2202      	movs	r2, #2
 8008640:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008648:	f043 0204 	orr.w	r2, r3, #4
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008652:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008656:	f003 0304 	and.w	r3, r3, #4
 800865a:	2b00      	cmp	r3, #0
 800865c:	d011      	beq.n	8008682 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800865e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008662:	f003 0301 	and.w	r3, r3, #1
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00b      	beq.n	8008682 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2204      	movs	r2, #4
 8008670:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008678:	f043 0202 	orr.w	r2, r3, #2
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008688:	2b00      	cmp	r3, #0
 800868a:	d006      	beq.n	800869a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7fe ff1c 	bl	80074ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d173      	bne.n	800878e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086ae:	e853 3f00 	ldrex	r3, [r3]
 80086b2:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80086b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80086b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	461a      	mov	r2, r3
 80086c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80086c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80086ca:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086cc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80086ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086d0:	e841 2300 	strex	r3, r2, [r1]
 80086d4:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80086d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1e4      	bne.n	80086a6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	3308      	adds	r3, #8
 80086e2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086e6:	e853 3f00 	ldrex	r3, [r3]
 80086ea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80086ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80086f2:	f023 0301 	bic.w	r3, r3, #1
 80086f6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3308      	adds	r3, #8
 80086fe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008700:	657a      	str	r2, [r7, #84]	; 0x54
 8008702:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008706:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008708:	e841 2300 	strex	r3, r2, [r1]
 800870c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800870e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e3      	bne.n	80086dc <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2220      	movs	r2, #32
 8008718:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008726:	2b01      	cmp	r3, #1
 8008728:	d12e      	bne.n	8008788 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2200      	movs	r2, #0
 800872e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008738:	e853 3f00 	ldrex	r3, [r3]
 800873c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800873e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008740:	f023 0310 	bic.w	r3, r3, #16
 8008744:	67bb      	str	r3, [r7, #120]	; 0x78
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	461a      	mov	r2, r3
 800874c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800874e:	643b      	str	r3, [r7, #64]	; 0x40
 8008750:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008752:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008754:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008756:	e841 2300 	strex	r3, r2, [r1]
 800875a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800875c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1e6      	bne.n	8008730 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	69db      	ldr	r3, [r3, #28]
 8008768:	f003 0310 	and.w	r3, r3, #16
 800876c:	2b10      	cmp	r3, #16
 800876e:	d103      	bne.n	8008778 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2210      	movs	r2, #16
 8008776:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f7fe feab 	bl	80074dc <HAL_UARTEx_RxEventCallback>
 8008786:	e002      	b.n	800878e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f7fa f923 	bl	80029d4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800878e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8008792:	2b00      	cmp	r3, #0
 8008794:	d006      	beq.n	80087a4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8008796:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800879a:	f003 0320 	and.w	r3, r3, #32
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f47f aefe 	bne.w	80085a0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087aa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80087ae:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d045      	beq.n	8008842 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80087bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d23e      	bcs.n	8008842 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	3308      	adds	r3, #8
 80087ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087cc:	6a3b      	ldr	r3, [r7, #32]
 80087ce:	e853 3f00 	ldrex	r3, [r3]
 80087d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80087d4:	69fb      	ldr	r3, [r7, #28]
 80087d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087da:	673b      	str	r3, [r7, #112]	; 0x70
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3308      	adds	r3, #8
 80087e2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80087e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087ec:	e841 2300 	strex	r3, r2, [r1]
 80087f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d1e5      	bne.n	80087c4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4a14      	ldr	r2, [pc, #80]	; (800884c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80087fc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	e853 3f00 	ldrex	r3, [r3]
 800880a:	60bb      	str	r3, [r7, #8]
   return(result);
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f043 0320 	orr.w	r3, r3, #32
 8008812:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	461a      	mov	r2, r3
 800881a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800881c:	61bb      	str	r3, [r7, #24]
 800881e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008820:	6979      	ldr	r1, [r7, #20]
 8008822:	69ba      	ldr	r2, [r7, #24]
 8008824:	e841 2300 	strex	r3, r2, [r1]
 8008828:	613b      	str	r3, [r7, #16]
   return(result);
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d1e6      	bne.n	80087fe <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008830:	e007      	b.n	8008842 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	699a      	ldr	r2, [r3, #24]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f042 0208 	orr.w	r2, r2, #8
 8008840:	619a      	str	r2, [r3, #24]
}
 8008842:	bf00      	nop
 8008844:	3798      	adds	r7, #152	; 0x98
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	08008297 	.word	0x08008297

08008850 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b0a8      	sub	sp, #160	; 0xa0
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800885e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	69db      	ldr	r3, [r3, #28]
 8008868:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008886:	2b22      	cmp	r3, #34	; 0x22
 8008888:	f040 8153 	bne.w	8008b32 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008892:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008896:	e0fa      	b.n	8008a8e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 80088aa:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 80088ae:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80088b2:	4013      	ands	r3, r2
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80088ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088c0:	1c9a      	adds	r2, r3, #2
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b01      	subs	r3, #1
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	69db      	ldr	r3, [r3, #28]
 80088de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088e6:	f003 0307 	and.w	r3, r3, #7
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d053      	beq.n	8008996 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088f2:	f003 0301 	and.w	r3, r3, #1
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d011      	beq.n	800891e <UART_RxISR_16BIT_FIFOEN+0xce>
 80088fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80088fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00b      	beq.n	800891e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2201      	movs	r2, #1
 800890c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008914:	f043 0201 	orr.w	r2, r3, #1
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800891e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008922:	f003 0302 	and.w	r3, r3, #2
 8008926:	2b00      	cmp	r3, #0
 8008928:	d011      	beq.n	800894e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800892a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800892e:	f003 0301 	and.w	r3, r3, #1
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00b      	beq.n	800894e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2202      	movs	r2, #2
 800893c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008944:	f043 0204 	orr.w	r2, r3, #4
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800894e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008952:	f003 0304 	and.w	r3, r3, #4
 8008956:	2b00      	cmp	r3, #0
 8008958:	d011      	beq.n	800897e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800895a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800895e:	f003 0301 	and.w	r3, r3, #1
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00b      	beq.n	800897e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2204      	movs	r2, #4
 800896c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008974:	f043 0202 	orr.w	r2, r3, #2
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008984:	2b00      	cmp	r3, #0
 8008986:	d006      	beq.n	8008996 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f7fe fd9e 	bl	80074ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800899c:	b29b      	uxth	r3, r3
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d175      	bne.n	8008a8e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80089b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	461a      	mov	r2, r3
 80089c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80089c6:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80089ca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80089cc:	e841 2300 	strex	r3, r2, [r1]
 80089d0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80089d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e4      	bne.n	80089a2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3308      	adds	r3, #8
 80089de:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089e2:	e853 3f00 	ldrex	r3, [r3]
 80089e6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80089ee:	f023 0301 	bic.w	r3, r3, #1
 80089f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	3308      	adds	r3, #8
 80089fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008a00:	65ba      	str	r2, [r7, #88]	; 0x58
 8008a02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008a0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e1      	bne.n	80089d8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2220      	movs	r2, #32
 8008a18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d12e      	bne.n	8008a88 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a38:	e853 3f00 	ldrex	r3, [r3]
 8008a3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a40:	f023 0310 	bic.w	r3, r3, #16
 8008a44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8008a50:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a56:	e841 2300 	strex	r3, r2, [r1]
 8008a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1e6      	bne.n	8008a30 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	69db      	ldr	r3, [r3, #28]
 8008a68:	f003 0310 	and.w	r3, r3, #16
 8008a6c:	2b10      	cmp	r3, #16
 8008a6e:	d103      	bne.n	8008a78 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2210      	movs	r2, #16
 8008a76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a7e:	4619      	mov	r1, r3
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f7fe fd2b 	bl	80074dc <HAL_UARTEx_RxEventCallback>
 8008a86:	e002      	b.n	8008a8e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f7f9 ffa3 	bl	80029d4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d006      	beq.n	8008aa4 <UART_RxISR_16BIT_FIFOEN+0x254>
 8008a96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008a9a:	f003 0320 	and.w	r3, r3, #32
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f47f aefa 	bne.w	8008898 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008aaa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008aae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d045      	beq.n	8008b42 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008abc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d23e      	bcs.n	8008b42 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	3308      	adds	r3, #8
 8008aca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ace:	e853 3f00 	ldrex	r3, [r3]
 8008ad2:	623b      	str	r3, [r7, #32]
   return(result);
 8008ad4:	6a3b      	ldr	r3, [r7, #32]
 8008ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ada:	677b      	str	r3, [r7, #116]	; 0x74
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3308      	adds	r3, #8
 8008ae2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008ae4:	633a      	str	r2, [r7, #48]	; 0x30
 8008ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008aea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008aec:	e841 2300 	strex	r3, r2, [r1]
 8008af0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1e5      	bne.n	8008ac4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a14      	ldr	r2, [pc, #80]	; (8008b4c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8008afc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f043 0320 	orr.w	r3, r3, #32
 8008b12:	673b      	str	r3, [r7, #112]	; 0x70
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b1c:	61fb      	str	r3, [r7, #28]
 8008b1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	69b9      	ldr	r1, [r7, #24]
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b30:	e007      	b.n	8008b42 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	699a      	ldr	r2, [r3, #24]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f042 0208 	orr.w	r2, r2, #8
 8008b40:	619a      	str	r2, [r3, #24]
}
 8008b42:	bf00      	nop
 8008b44:	37a0      	adds	r7, #160	; 0xa0
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	080083f7 	.word	0x080083f7

08008b50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b58:	bf00      	nop
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bc80      	pop	{r7}
 8008b60:	4770      	bx	lr

08008b62 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b62:	b480      	push	{r7}
 8008b64:	b083      	sub	sp, #12
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b6a:	bf00      	nop
 8008b6c:	370c      	adds	r7, #12
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bc80      	pop	{r7}
 8008b72:	4770      	bx	lr

08008b74 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b7c:	bf00      	nop
 8008b7e:	370c      	adds	r7, #12
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bc80      	pop	{r7}
 8008b84:	4770      	bx	lr

08008b86 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b088      	sub	sp, #32
 8008b8a:	af02      	add	r7, sp, #8
 8008b8c:	60f8      	str	r0, [r7, #12]
 8008b8e:	1d3b      	adds	r3, r7, #4
 8008b90:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8008b94:	2300      	movs	r3, #0
 8008b96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d101      	bne.n	8008ba6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	e046      	b.n	8008c34 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2224      	movs	r2, #36	; 0x24
 8008bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f022 0201 	bic.w	r2, r2, #1
 8008bc4:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008bd0:	687a      	ldr	r2, [r7, #4]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	430a      	orrs	r2, r1
 8008bd8:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d105      	bne.n	8008bec <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008be0:	1d3b      	adds	r3, r7, #4
 8008be2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f000 f911 	bl	8008e0e <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f042 0201 	orr.w	r2, r2, #1
 8008bfa:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008bfc:	f7f9 f89a 	bl	8001d34 <HAL_GetTick>
 8008c00:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008c10:	68f8      	ldr	r0, [r7, #12]
 8008c12:	f7fe ffcf 	bl	8007bb4 <UART_WaitOnFlagUntilTimeout>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d002      	beq.n	8008c22 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8008c1c:	2303      	movs	r3, #3
 8008c1e:	75fb      	strb	r3, [r7, #23]
 8008c20:	e003      	b.n	8008c2a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2220      	movs	r2, #32
 8008c26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8008c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3718      	adds	r7, #24
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b089      	sub	sp, #36	; 0x24
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d101      	bne.n	8008c52 <HAL_UARTEx_EnableStopMode+0x16>
 8008c4e:	2302      	movs	r3, #2
 8008c50:	e021      	b.n	8008c96 <HAL_UARTEx_EnableStopMode+0x5a>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f043 0302 	orr.w	r3, r3, #2
 8008c6e:	61fb      	str	r3, [r7, #28]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	461a      	mov	r2, r3
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	61bb      	str	r3, [r7, #24]
 8008c7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7c:	6979      	ldr	r1, [r7, #20]
 8008c7e:	69ba      	ldr	r2, [r7, #24]
 8008c80:	e841 2300 	strex	r3, r2, [r1]
 8008c84:	613b      	str	r3, [r7, #16]
   return(result);
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1e6      	bne.n	8008c5a <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3724      	adds	r7, #36	; 0x24
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bc80      	pop	{r7}
 8008c9e:	4770      	bx	lr

08008ca0 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d101      	bne.n	8008cb6 <HAL_UARTEx_EnableFifoMode+0x16>
 8008cb2:	2302      	movs	r3, #2
 8008cb4:	e02b      	b.n	8008d0e <HAL_UARTEx_EnableFifoMode+0x6e>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2201      	movs	r2, #1
 8008cba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2224      	movs	r2, #36	; 0x24
 8008cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f022 0201 	bic.w	r2, r2, #1
 8008cdc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008ce4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008cec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f8ac 	bl	8008e54 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2220      	movs	r2, #32
 8008d00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d16:	b580      	push	{r7, lr}
 8008d18:	b084      	sub	sp, #16
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
 8008d1e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d101      	bne.n	8008d2e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	e02d      	b.n	8008d8a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2224      	movs	r2, #36	; 0x24
 8008d3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 0201 	bic.w	r2, r2, #1
 8008d54:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	683a      	ldr	r2, [r7, #0]
 8008d66:	430a      	orrs	r2, r1
 8008d68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f872 	bl	8008e54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2220      	movs	r2, #32
 8008d7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d88:	2300      	movs	r3, #0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d101      	bne.n	8008daa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008da6:	2302      	movs	r3, #2
 8008da8:	e02d      	b.n	8008e06 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2224      	movs	r2, #36	; 0x24
 8008db6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f022 0201 	bic.w	r2, r2, #1
 8008dd0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	683a      	ldr	r2, [r7, #0]
 8008de2:	430a      	orrs	r2, r1
 8008de4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 f834 	bl	8008e54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2220      	movs	r2, #32
 8008df8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008e04:	2300      	movs	r3, #0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3710      	adds	r7, #16
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008e0e:	b480      	push	{r7}
 8008e10:	b085      	sub	sp, #20
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	60f8      	str	r0, [r7, #12]
 8008e16:	1d3b      	adds	r3, r7, #4
 8008e18:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	f023 0210 	bic.w	r2, r3, #16
 8008e26:	893b      	ldrh	r3, [r7, #8]
 8008e28:	4619      	mov	r1, r3
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	430a      	orrs	r2, r1
 8008e30:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8008e3c:	7abb      	ldrb	r3, [r7, #10]
 8008e3e:	061a      	lsls	r2, r3, #24
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	430a      	orrs	r2, r1
 8008e46:	605a      	str	r2, [r3, #4]
}
 8008e48:	bf00      	nop
 8008e4a:	3714      	adds	r7, #20
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bc80      	pop	{r7}
 8008e50:	4770      	bx	lr
	...

08008e54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b085      	sub	sp, #20
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d108      	bne.n	8008e76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2201      	movs	r2, #1
 8008e70:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e74:	e031      	b.n	8008eda <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e76:	2308      	movs	r3, #8
 8008e78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e7a:	2308      	movs	r3, #8
 8008e7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	0e5b      	lsrs	r3, r3, #25
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	f003 0307 	and.w	r3, r3, #7
 8008e8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	0f5b      	lsrs	r3, r3, #29
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	f003 0307 	and.w	r3, r3, #7
 8008e9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ea0:	7b3a      	ldrb	r2, [r7, #12]
 8008ea2:	4910      	ldr	r1, [pc, #64]	; (8008ee4 <UARTEx_SetNbDataToProcess+0x90>)
 8008ea4:	5c8a      	ldrb	r2, [r1, r2]
 8008ea6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008eaa:	7b3a      	ldrb	r2, [r7, #12]
 8008eac:	490e      	ldr	r1, [pc, #56]	; (8008ee8 <UARTEx_SetNbDataToProcess+0x94>)
 8008eae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008eb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008eb4:	b29a      	uxth	r2, r3
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ebc:	7bfb      	ldrb	r3, [r7, #15]
 8008ebe:	7b7a      	ldrb	r2, [r7, #13]
 8008ec0:	4908      	ldr	r1, [pc, #32]	; (8008ee4 <UARTEx_SetNbDataToProcess+0x90>)
 8008ec2:	5c8a      	ldrb	r2, [r1, r2]
 8008ec4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008ec8:	7b7a      	ldrb	r2, [r7, #13]
 8008eca:	4907      	ldr	r1, [pc, #28]	; (8008ee8 <UARTEx_SetNbDataToProcess+0x94>)
 8008ecc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ece:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008eda:	bf00      	nop
 8008edc:	3714      	adds	r7, #20
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bc80      	pop	{r7}
 8008ee2:	4770      	bx	lr
 8008ee4:	08012cd0 	.word	0x08012cd0
 8008ee8:	08012cd8 	.word	0x08012cd8

08008eec <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af02      	add	r7, sp, #8
 8008ef2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8008ef4:	4a24      	ldr	r2, [pc, #144]	; (8008f88 <RadioInit+0x9c>)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8008efa:	4b24      	ldr	r3, [pc, #144]	; (8008f8c <RadioInit+0xa0>)
 8008efc:	2200      	movs	r2, #0
 8008efe:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8008f00:	4b22      	ldr	r3, [pc, #136]	; (8008f8c <RadioInit+0xa0>)
 8008f02:	2200      	movs	r2, #0
 8008f04:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8008f06:	4b21      	ldr	r3, [pc, #132]	; (8008f8c <RadioInit+0xa0>)
 8008f08:	2200      	movs	r2, #0
 8008f0a:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8008f0c:	4b1f      	ldr	r3, [pc, #124]	; (8008f8c <RadioInit+0xa0>)
 8008f0e:	2200      	movs	r2, #0
 8008f10:	659a      	str	r2, [r3, #88]	; 0x58

    SUBGRF_Init( RadioOnDioIrq );
 8008f12:	481f      	ldr	r0, [pc, #124]	; (8008f90 <RadioInit+0xa4>)
 8008f14:	f001 ff88 	bl	800ae28 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8008f18:	4b1c      	ldr	r3, [pc, #112]	; (8008f8c <RadioInit+0xa0>)
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8008f1e:	4b1b      	ldr	r3, [pc, #108]	; (8008f8c <RadioInit+0xa0>)
 8008f20:	2200      	movs	r2, #0
 8008f22:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8008f24:	f002 fa16 	bl	800b354 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8008f28:	2100      	movs	r1, #0
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	f002 fdde 	bl	800baec <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8008f30:	2204      	movs	r2, #4
 8008f32:	2100      	movs	r1, #0
 8008f34:	2001      	movs	r0, #1
 8008f36:	f002 fb9b 	bl	800b670 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008f42:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008f46:	f002 facb 	bl	800b4e0 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8008f4a:	f000 fe83 	bl	8009c54 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9300      	str	r3, [sp, #0]
 8008f52:	4b10      	ldr	r3, [pc, #64]	; (8008f94 <RadioInit+0xa8>)
 8008f54:	2200      	movs	r2, #0
 8008f56:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008f5a:	480f      	ldr	r0, [pc, #60]	; (8008f98 <RadioInit+0xac>)
 8008f5c:	f004 fa2a 	bl	800d3b4 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8008f60:	2300      	movs	r3, #0
 8008f62:	9300      	str	r3, [sp, #0]
 8008f64:	4b0d      	ldr	r3, [pc, #52]	; (8008f9c <RadioInit+0xb0>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008f6c:	480c      	ldr	r0, [pc, #48]	; (8008fa0 <RadioInit+0xb4>)
 8008f6e:	f004 fa21 	bl	800d3b4 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8008f72:	4809      	ldr	r0, [pc, #36]	; (8008f98 <RadioInit+0xac>)
 8008f74:	f004 fac2 	bl	800d4fc <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8008f78:	4809      	ldr	r0, [pc, #36]	; (8008fa0 <RadioInit+0xb4>)
 8008f7a:	f004 fabf 	bl	800d4fc <UTIL_TIMER_Stop>
}
 8008f7e:	bf00      	nop
 8008f80:	3708      	adds	r7, #8
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	20001460 	.word	0x20001460
 8008f8c:	20001464 	.word	0x20001464
 8008f90:	0800a041 	.word	0x0800a041
 8008f94:	08009fc9 	.word	0x08009fc9
 8008f98:	200014c0 	.word	0x200014c0
 8008f9c:	08009fdd 	.word	0x08009fdd
 8008fa0:	200014d8 	.word	0x200014d8

08008fa4 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8008fa8:	f001 ff80 	bl	800aeac <SUBGRF_GetOperatingMode>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b07      	cmp	r3, #7
 8008fb0:	d00a      	beq.n	8008fc8 <RadioGetStatus+0x24>
 8008fb2:	2b07      	cmp	r3, #7
 8008fb4:	dc0a      	bgt.n	8008fcc <RadioGetStatus+0x28>
 8008fb6:	2b04      	cmp	r3, #4
 8008fb8:	d002      	beq.n	8008fc0 <RadioGetStatus+0x1c>
 8008fba:	2b05      	cmp	r3, #5
 8008fbc:	d002      	beq.n	8008fc4 <RadioGetStatus+0x20>
 8008fbe:	e005      	b.n	8008fcc <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	e004      	b.n	8008fce <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e002      	b.n	8008fce <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e000      	b.n	8008fce <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8008fcc:	2300      	movs	r3, #0
    }
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	bd80      	pop	{r7, pc}
	...

08008fd4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	4603      	mov	r3, r0
 8008fdc:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8008fde:	4a2a      	ldr	r2, [pc, #168]	; (8009088 <RadioSetModem+0xb4>)
 8008fe0:	79fb      	ldrb	r3, [r7, #7]
 8008fe2:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8008fe4:	79fb      	ldrb	r3, [r7, #7]
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f003 f943 	bl	800c272 <RFW_SetRadioModem>
    switch( modem )
 8008fec:	79fb      	ldrb	r3, [r7, #7]
 8008fee:	2b05      	cmp	r3, #5
 8008ff0:	d80e      	bhi.n	8009010 <RadioSetModem+0x3c>
 8008ff2:	a201      	add	r2, pc, #4	; (adr r2, 8008ff8 <RadioSetModem+0x24>)
 8008ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff8:	0800901f 	.word	0x0800901f
 8008ffc:	0800902d 	.word	0x0800902d
 8009000:	08009011 	.word	0x08009011
 8009004:	08009053 	.word	0x08009053
 8009008:	08009061 	.word	0x08009061
 800900c:	0800906f 	.word	0x0800906f
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8009010:	2003      	movs	r0, #3
 8009012:	f002 fb07 	bl	800b624 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8009016:	4b1c      	ldr	r3, [pc, #112]	; (8009088 <RadioSetModem+0xb4>)
 8009018:	2200      	movs	r2, #0
 800901a:	735a      	strb	r2, [r3, #13]
        break;
 800901c:	e02f      	b.n	800907e <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800901e:	2000      	movs	r0, #0
 8009020:	f002 fb00 	bl	800b624 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8009024:	4b18      	ldr	r3, [pc, #96]	; (8009088 <RadioSetModem+0xb4>)
 8009026:	2200      	movs	r2, #0
 8009028:	735a      	strb	r2, [r3, #13]
        break;
 800902a:	e028      	b.n	800907e <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800902c:	2001      	movs	r0, #1
 800902e:	f002 faf9 	bl	800b624 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8009032:	4b15      	ldr	r3, [pc, #84]	; (8009088 <RadioSetModem+0xb4>)
 8009034:	7b5a      	ldrb	r2, [r3, #13]
 8009036:	4b14      	ldr	r3, [pc, #80]	; (8009088 <RadioSetModem+0xb4>)
 8009038:	7b1b      	ldrb	r3, [r3, #12]
 800903a:	429a      	cmp	r2, r3
 800903c:	d01e      	beq.n	800907c <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800903e:	4b12      	ldr	r3, [pc, #72]	; (8009088 <RadioSetModem+0xb4>)
 8009040:	7b1a      	ldrb	r2, [r3, #12]
 8009042:	4b11      	ldr	r3, [pc, #68]	; (8009088 <RadioSetModem+0xb4>)
 8009044:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8009046:	4b10      	ldr	r3, [pc, #64]	; (8009088 <RadioSetModem+0xb4>)
 8009048:	7b5b      	ldrb	r3, [r3, #13]
 800904a:	4618      	mov	r0, r3
 800904c:	f000 ff86 	bl	8009f5c <RadioSetPublicNetwork>
        }
        break;
 8009050:	e014      	b.n	800907c <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8009052:	2002      	movs	r0, #2
 8009054:	f002 fae6 	bl	800b624 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8009058:	4b0b      	ldr	r3, [pc, #44]	; (8009088 <RadioSetModem+0xb4>)
 800905a:	2200      	movs	r2, #0
 800905c:	735a      	strb	r2, [r3, #13]
        break;
 800905e:	e00e      	b.n	800907e <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8009060:	2002      	movs	r0, #2
 8009062:	f002 fadf 	bl	800b624 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8009066:	4b08      	ldr	r3, [pc, #32]	; (8009088 <RadioSetModem+0xb4>)
 8009068:	2200      	movs	r2, #0
 800906a:	735a      	strb	r2, [r3, #13]
        break;
 800906c:	e007      	b.n	800907e <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800906e:	2000      	movs	r0, #0
 8009070:	f002 fad8 	bl	800b624 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8009074:	4b04      	ldr	r3, [pc, #16]	; (8009088 <RadioSetModem+0xb4>)
 8009076:	2200      	movs	r2, #0
 8009078:	735a      	strb	r2, [r3, #13]
        break;
 800907a:	e000      	b.n	800907e <RadioSetModem+0xaa>
        break;
 800907c:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 800907e:	bf00      	nop
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	20001464 	.word	0x20001464

0800908c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b082      	sub	sp, #8
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f002 fa7f 	bl	800b598 <SUBGRF_SetRfFrequency>
}
 800909a:	bf00      	nop
 800909c:	3708      	adds	r7, #8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b090      	sub	sp, #64	; 0x40
 80090a6:	af0a      	add	r7, sp, #40	; 0x28
 80090a8:	60f8      	str	r0, [r7, #12]
 80090aa:	60b9      	str	r1, [r7, #8]
 80090ac:	603b      	str	r3, [r7, #0]
 80090ae:	4613      	mov	r3, r2
 80090b0:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 80090b2:	2301      	movs	r3, #1
 80090b4:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 80090b6:	2300      	movs	r3, #0
 80090b8:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 80090ba:	2300      	movs	r3, #0
 80090bc:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 80090be:	f000 fddc 	bl	8009c7a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 80090c2:	2000      	movs	r0, #0
 80090c4:	f7ff ff86 	bl	8008fd4 <RadioSetModem>

    RadioSetChannel( freq );
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f7ff ffdf 	bl	800908c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 80090ce:	2301      	movs	r3, #1
 80090d0:	9309      	str	r3, [sp, #36]	; 0x24
 80090d2:	2300      	movs	r3, #0
 80090d4:	9308      	str	r3, [sp, #32]
 80090d6:	2300      	movs	r3, #0
 80090d8:	9307      	str	r3, [sp, #28]
 80090da:	2300      	movs	r3, #0
 80090dc:	9306      	str	r3, [sp, #24]
 80090de:	2300      	movs	r3, #0
 80090e0:	9305      	str	r3, [sp, #20]
 80090e2:	2300      	movs	r3, #0
 80090e4:	9304      	str	r3, [sp, #16]
 80090e6:	2300      	movs	r3, #0
 80090e8:	9303      	str	r3, [sp, #12]
 80090ea:	2300      	movs	r3, #0
 80090ec:	9302      	str	r3, [sp, #8]
 80090ee:	2303      	movs	r3, #3
 80090f0:	9301      	str	r3, [sp, #4]
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	9300      	str	r3, [sp, #0]
 80090f6:	2300      	movs	r3, #0
 80090f8:	f44f 7216 	mov.w	r2, #600	; 0x258
 80090fc:	68b9      	ldr	r1, [r7, #8]
 80090fe:	2000      	movs	r0, #0
 8009100:	f000 f83c 	bl	800917c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8009104:	2000      	movs	r0, #0
 8009106:	f000 fdbf 	bl	8009c88 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800910a:	f000 ff55 	bl	8009fb8 <RadioGetWakeupTime>
 800910e:	4603      	mov	r3, r0
 8009110:	4618      	mov	r0, r3
 8009112:	f7f8 fe23 	bl	8001d5c <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8009116:	f004 fb0b 	bl	800d730 <UTIL_TIMER_GetCurrentTime>
 800911a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800911c:	e00d      	b.n	800913a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 800911e:	2000      	movs	r0, #0
 8009120:	f000 fe9a 	bl	8009e58 <RadioRssi>
 8009124:	4603      	mov	r3, r0
 8009126:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8009128:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800912c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009130:	429a      	cmp	r2, r3
 8009132:	dd02      	ble.n	800913a <RadioIsChannelFree+0x98>
        {
            status = false;
 8009134:	2300      	movs	r3, #0
 8009136:	75fb      	strb	r3, [r7, #23]
            break;
 8009138:	e006      	b.n	8009148 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800913a:	6938      	ldr	r0, [r7, #16]
 800913c:	f004 fb0a 	bl	800d754 <UTIL_TIMER_GetElapsedTime>
 8009140:	4602      	mov	r2, r0
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	4293      	cmp	r3, r2
 8009146:	d8ea      	bhi.n	800911e <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8009148:	f000 fd97 	bl	8009c7a <RadioStandby>

    return status;
 800914c:	7dfb      	ldrb	r3, [r7, #23]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3718      	adds	r7, #24
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}

08009156 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b082      	sub	sp, #8
 800915a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800915c:	2300      	movs	r3, #0
 800915e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009160:	2300      	movs	r3, #0
 8009162:	2200      	movs	r2, #0
 8009164:	2100      	movs	r1, #0
 8009166:	2000      	movs	r0, #0
 8009168:	f002 f9ba 	bl	800b4e0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800916c:	f001 ff6f 	bl	800b04e <SUBGRF_GetRandom>
 8009170:	6078      	str	r0, [r7, #4]

    return rnd;
 8009172:	687b      	ldr	r3, [r7, #4]
}
 8009174:	4618      	mov	r0, r3
 8009176:	3708      	adds	r7, #8
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b08a      	sub	sp, #40	; 0x28
 8009180:	af00      	add	r7, sp, #0
 8009182:	60b9      	str	r1, [r7, #8]
 8009184:	607a      	str	r2, [r7, #4]
 8009186:	461a      	mov	r2, r3
 8009188:	4603      	mov	r3, r0
 800918a:	73fb      	strb	r3, [r7, #15]
 800918c:	4613      	mov	r3, r2
 800918e:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8009190:	4ab9      	ldr	r2, [pc, #740]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009192:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8009196:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8009198:	f003 f829 	bl	800c1ee <RFW_DeInit>
    if( rxContinuous == true )
 800919c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d001      	beq.n	80091a8 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 80091a4:	2300      	movs	r3, #0
 80091a6:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 80091a8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d004      	beq.n	80091ba <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 80091b0:	4ab2      	ldr	r2, [pc, #712]	; (800947c <RadioSetRxConfig+0x300>)
 80091b2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80091b6:	7013      	strb	r3, [r2, #0]
 80091b8:	e002      	b.n	80091c0 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 80091ba:	4bb0      	ldr	r3, [pc, #704]	; (800947c <RadioSetRxConfig+0x300>)
 80091bc:	22ff      	movs	r2, #255	; 0xff
 80091be:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 80091c0:	7bfb      	ldrb	r3, [r7, #15]
 80091c2:	2b05      	cmp	r3, #5
 80091c4:	d009      	beq.n	80091da <RadioSetRxConfig+0x5e>
 80091c6:	2b05      	cmp	r3, #5
 80091c8:	f300 81ca 	bgt.w	8009560 <RadioSetRxConfig+0x3e4>
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f000 80bf 	beq.w	8009350 <RadioSetRxConfig+0x1d4>
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	f000 8124 	beq.w	8009420 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 80091d8:	e1c2      	b.n	8009560 <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80091da:	2001      	movs	r0, #1
 80091dc:	f002 f87c 	bl	800b2d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80091e0:	4ba5      	ldr	r3, [pc, #660]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80091e2:	2200      	movs	r2, #0
 80091e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80091e8:	4aa3      	ldr	r2, [pc, #652]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80091ee:	4ba2      	ldr	r3, [pc, #648]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80091f0:	2209      	movs	r2, #9
 80091f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80091f6:	4ba0      	ldr	r3, [pc, #640]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80091f8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80091fc:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80091fe:	68b8      	ldr	r0, [r7, #8]
 8009200:	f002 ff28 	bl	800c054 <SUBGRF_GetFskBandwidthRegValue>
 8009204:	4603      	mov	r3, r0
 8009206:	461a      	mov	r2, r3
 8009208:	4b9b      	ldr	r3, [pc, #620]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800920a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800920e:	4b9a      	ldr	r3, [pc, #616]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009210:	2200      	movs	r2, #0
 8009212:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009214:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009216:	00db      	lsls	r3, r3, #3
 8009218:	b29a      	uxth	r2, r3
 800921a:	4b97      	ldr	r3, [pc, #604]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800921c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800921e:	4b96      	ldr	r3, [pc, #600]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009220:	2200      	movs	r2, #0
 8009222:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8009224:	4b94      	ldr	r3, [pc, #592]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009226:	2210      	movs	r2, #16
 8009228:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800922a:	4b93      	ldr	r3, [pc, #588]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800922c:	2200      	movs	r2, #0
 800922e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8009230:	4b91      	ldr	r3, [pc, #580]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009232:	2200      	movs	r2, #0
 8009234:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009236:	4b91      	ldr	r3, [pc, #580]	; (800947c <RadioSetRxConfig+0x300>)
 8009238:	781a      	ldrb	r2, [r3, #0]
 800923a:	4b8f      	ldr	r3, [pc, #572]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800923c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800923e:	4b8e      	ldr	r3, [pc, #568]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009240:	2201      	movs	r2, #1
 8009242:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8009244:	4b8c      	ldr	r3, [pc, #560]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009246:	2200      	movs	r2, #0
 8009248:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800924a:	2005      	movs	r0, #5
 800924c:	f7ff fec2 	bl	8008fd4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009250:	488b      	ldr	r0, [pc, #556]	; (8009480 <RadioSetRxConfig+0x304>)
 8009252:	f002 fadb 	bl	800b80c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009256:	488b      	ldr	r0, [pc, #556]	; (8009484 <RadioSetRxConfig+0x308>)
 8009258:	f002 fbaa 	bl	800b9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800925c:	4a8a      	ldr	r2, [pc, #552]	; (8009488 <RadioSetRxConfig+0x30c>)
 800925e:	f107 031c 	add.w	r3, r7, #28
 8009262:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009266:	e883 0003 	stmia.w	r3, {r0, r1}
 800926a:	f107 031c 	add.w	r3, r7, #28
 800926e:	4618      	mov	r0, r3
 8009270:	f001 fe6b 	bl	800af4a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009274:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009278:	f001 feb6 	bl	800afe8 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 800927c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8009280:	f000 fe09 	bl	8009e96 <RadioRead>
 8009284:	4603      	mov	r3, r0
 8009286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 800928a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800928e:	f023 0310 	bic.w	r3, r3, #16
 8009292:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8009296:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800929a:	4619      	mov	r1, r3
 800929c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 80092a0:	f000 fde7 	bl	8009e72 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 80092a4:	2104      	movs	r1, #4
 80092a6:	f640 00b9 	movw	r0, #2233	; 0x8b9
 80092aa:	f000 fde2 	bl	8009e72 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 80092ae:	f640 009b 	movw	r0, #2203	; 0x89b
 80092b2:	f000 fdf0 	bl	8009e96 <RadioRead>
 80092b6:	4603      	mov	r3, r0
 80092b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80092bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092c0:	f023 031c 	bic.w	r3, r3, #28
 80092c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 80092c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092cc:	f043 0308 	orr.w	r3, r3, #8
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	4619      	mov	r1, r3
 80092d4:	f640 009b 	movw	r0, #2203	; 0x89b
 80092d8:	f000 fdcb 	bl	8009e72 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 80092dc:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80092e0:	f000 fdd9 	bl	8009e96 <RadioRead>
 80092e4:	4603      	mov	r3, r0
 80092e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80092ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092ee:	f023 0318 	bic.w	r3, r3, #24
 80092f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 80092f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092fa:	f043 0318 	orr.w	r3, r3, #24
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	4619      	mov	r1, r3
 8009302:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8009306:	f000 fdb4 	bl	8009e72 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 800930a:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800930e:	f000 fdc2 	bl	8009e96 <RadioRead>
 8009312:	4603      	mov	r3, r0
 8009314:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8009318:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800931c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009320:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8009324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009328:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800932c:	b2db      	uxtb	r3, r3
 800932e:	4619      	mov	r1, r3
 8009330:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8009334:	f000 fd9d 	bl	8009e72 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009338:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800933a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800933e:	fb02 f303 	mul.w	r3, r2, r3
 8009342:	461a      	mov	r2, r3
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	fbb2 f3f3 	udiv	r3, r2, r3
 800934a:	4a4b      	ldr	r2, [pc, #300]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800934c:	6093      	str	r3, [r2, #8]
            break;
 800934e:	e108      	b.n	8009562 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009350:	2000      	movs	r0, #0
 8009352:	f001 ffc1 	bl	800b2d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009356:	4b48      	ldr	r3, [pc, #288]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009358:	2200      	movs	r2, #0
 800935a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800935e:	4a46      	ldr	r2, [pc, #280]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009364:	4b44      	ldr	r3, [pc, #272]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009366:	220b      	movs	r2, #11
 8009368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800936c:	68b8      	ldr	r0, [r7, #8]
 800936e:	f002 fe71 	bl	800c054 <SUBGRF_GetFskBandwidthRegValue>
 8009372:	4603      	mov	r3, r0
 8009374:	461a      	mov	r2, r3
 8009376:	4b40      	ldr	r3, [pc, #256]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800937c:	4b3e      	ldr	r3, [pc, #248]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800937e:	2200      	movs	r2, #0
 8009380:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009382:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009384:	00db      	lsls	r3, r3, #3
 8009386:	b29a      	uxth	r2, r3
 8009388:	4b3b      	ldr	r3, [pc, #236]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800938a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800938c:	4b3a      	ldr	r3, [pc, #232]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800938e:	2204      	movs	r2, #4
 8009390:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8009392:	4b39      	ldr	r3, [pc, #228]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009394:	2218      	movs	r2, #24
 8009396:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009398:	4b37      	ldr	r3, [pc, #220]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800939a:	2200      	movs	r2, #0
 800939c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800939e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80093a2:	f083 0301 	eor.w	r3, r3, #1
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	461a      	mov	r2, r3
 80093aa:	4b33      	ldr	r3, [pc, #204]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80093ac:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80093ae:	4b33      	ldr	r3, [pc, #204]	; (800947c <RadioSetRxConfig+0x300>)
 80093b0:	781a      	ldrb	r2, [r3, #0]
 80093b2:	4b31      	ldr	r3, [pc, #196]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80093b4:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 80093b6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d003      	beq.n	80093c6 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80093be:	4b2e      	ldr	r3, [pc, #184]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80093c0:	22f2      	movs	r2, #242	; 0xf2
 80093c2:	75da      	strb	r2, [r3, #23]
 80093c4:	e002      	b.n	80093cc <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80093c6:	4b2c      	ldr	r3, [pc, #176]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80093c8:	2201      	movs	r2, #1
 80093ca:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80093cc:	4b2a      	ldr	r3, [pc, #168]	; (8009478 <RadioSetRxConfig+0x2fc>)
 80093ce:	2201      	movs	r2, #1
 80093d0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80093d2:	f000 fc52 	bl	8009c7a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80093d6:	2000      	movs	r0, #0
 80093d8:	f7ff fdfc 	bl	8008fd4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80093dc:	4828      	ldr	r0, [pc, #160]	; (8009480 <RadioSetRxConfig+0x304>)
 80093de:	f002 fa15 	bl	800b80c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80093e2:	4828      	ldr	r0, [pc, #160]	; (8009484 <RadioSetRxConfig+0x308>)
 80093e4:	f002 fae4 	bl	800b9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80093e8:	4a28      	ldr	r2, [pc, #160]	; (800948c <RadioSetRxConfig+0x310>)
 80093ea:	f107 0314 	add.w	r3, r7, #20
 80093ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80093f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80093f6:	f107 0314 	add.w	r3, r7, #20
 80093fa:	4618      	mov	r0, r3
 80093fc:	f001 fda5 	bl	800af4a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009400:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009404:	f001 fdf0 	bl	800afe8 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009408:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800940a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800940e:	fb02 f303 	mul.w	r3, r2, r3
 8009412:	461a      	mov	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	fbb2 f3f3 	udiv	r3, r2, r3
 800941a:	4a17      	ldr	r2, [pc, #92]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800941c:	6093      	str	r3, [r2, #8]
            break;
 800941e:	e0a0      	b.n	8009562 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009420:	2000      	movs	r0, #0
 8009422:	f001 ff59 	bl	800b2d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009426:	4b14      	ldr	r3, [pc, #80]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009428:	2201      	movs	r2, #1
 800942a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	b2da      	uxtb	r2, r3
 8009432:	4b11      	ldr	r3, [pc, #68]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009434:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8009438:	4a15      	ldr	r2, [pc, #84]	; (8009490 <RadioSetRxConfig+0x314>)
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	4413      	add	r3, r2
 800943e:	781a      	ldrb	r2, [r3, #0]
 8009440:	4b0d      	ldr	r3, [pc, #52]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8009446:	4a0c      	ldr	r2, [pc, #48]	; (8009478 <RadioSetRxConfig+0x2fc>)
 8009448:	7bbb      	ldrb	r3, [r7, #14]
 800944a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d105      	bne.n	8009460 <RadioSetRxConfig+0x2e4>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2b0b      	cmp	r3, #11
 8009458:	d008      	beq.n	800946c <RadioSetRxConfig+0x2f0>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2b0c      	cmp	r3, #12
 800945e:	d005      	beq.n	800946c <RadioSetRxConfig+0x2f0>
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	2b01      	cmp	r3, #1
 8009464:	d116      	bne.n	8009494 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2b0c      	cmp	r3, #12
 800946a:	d113      	bne.n	8009494 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800946c:	4b02      	ldr	r3, [pc, #8]	; (8009478 <RadioSetRxConfig+0x2fc>)
 800946e:	2201      	movs	r2, #1
 8009470:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8009474:	e012      	b.n	800949c <RadioSetRxConfig+0x320>
 8009476:	bf00      	nop
 8009478:	20001464 	.word	0x20001464
 800947c:	20000fac 	.word	0x20000fac
 8009480:	2000149c 	.word	0x2000149c
 8009484:	20001472 	.word	0x20001472
 8009488:	080128f4 	.word	0x080128f4
 800948c:	080128fc 	.word	0x080128fc
 8009490:	08012d64 	.word	0x08012d64
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8009494:	4b35      	ldr	r3, [pc, #212]	; (800956c <RadioSetRxConfig+0x3f0>)
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800949c:	4b33      	ldr	r3, [pc, #204]	; (800956c <RadioSetRxConfig+0x3f0>)
 800949e:	2201      	movs	r2, #1
 80094a0:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80094a2:	4b32      	ldr	r3, [pc, #200]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80094a8:	2b05      	cmp	r3, #5
 80094aa:	d004      	beq.n	80094b6 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80094ac:	4b2f      	ldr	r3, [pc, #188]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80094b2:	2b06      	cmp	r3, #6
 80094b4:	d10a      	bne.n	80094cc <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 80094b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80094b8:	2b0b      	cmp	r3, #11
 80094ba:	d803      	bhi.n	80094c4 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80094bc:	4b2b      	ldr	r3, [pc, #172]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094be:	220c      	movs	r2, #12
 80094c0:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80094c2:	e006      	b.n	80094d2 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80094c4:	4a29      	ldr	r2, [pc, #164]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094c6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80094c8:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80094ca:	e002      	b.n	80094d2 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80094cc:	4a27      	ldr	r2, [pc, #156]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80094d0:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80094d2:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80094d6:	4b25      	ldr	r3, [pc, #148]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094d8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80094da:	4b25      	ldr	r3, [pc, #148]	; (8009570 <RadioSetRxConfig+0x3f4>)
 80094dc:	781a      	ldrb	r2, [r3, #0]
 80094de:	4b23      	ldr	r3, [pc, #140]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094e0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80094e2:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80094e6:	4b21      	ldr	r3, [pc, #132]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094e8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80094ec:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80094f0:	4b1e      	ldr	r3, [pc, #120]	; (800956c <RadioSetRxConfig+0x3f0>)
 80094f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80094f6:	f000 fbc0 	bl	8009c7a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80094fa:	2001      	movs	r0, #1
 80094fc:	f7ff fd6a 	bl	8008fd4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009500:	481c      	ldr	r0, [pc, #112]	; (8009574 <RadioSetRxConfig+0x3f8>)
 8009502:	f002 f983 	bl	800b80c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009506:	481c      	ldr	r0, [pc, #112]	; (8009578 <RadioSetRxConfig+0x3fc>)
 8009508:	f002 fa52 	bl	800b9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800950c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800950e:	b2db      	uxtb	r3, r3
 8009510:	4618      	mov	r0, r3
 8009512:	f001 fef0 	bl	800b2f6 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009516:	4b15      	ldr	r3, [pc, #84]	; (800956c <RadioSetRxConfig+0x3f0>)
 8009518:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800951c:	2b01      	cmp	r3, #1
 800951e:	d10d      	bne.n	800953c <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009520:	f240 7036 	movw	r0, #1846	; 0x736
 8009524:	f002 fba0 	bl	800bc68 <SUBGRF_ReadRegister>
 8009528:	4603      	mov	r3, r0
 800952a:	f023 0304 	bic.w	r3, r3, #4
 800952e:	b2db      	uxtb	r3, r3
 8009530:	4619      	mov	r1, r3
 8009532:	f240 7036 	movw	r0, #1846	; 0x736
 8009536:	f002 fb83 	bl	800bc40 <SUBGRF_WriteRegister>
 800953a:	e00c      	b.n	8009556 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800953c:	f240 7036 	movw	r0, #1846	; 0x736
 8009540:	f002 fb92 	bl	800bc68 <SUBGRF_ReadRegister>
 8009544:	4603      	mov	r3, r0
 8009546:	f043 0304 	orr.w	r3, r3, #4
 800954a:	b2db      	uxtb	r3, r3
 800954c:	4619      	mov	r1, r3
 800954e:	f240 7036 	movw	r0, #1846	; 0x736
 8009552:	f002 fb75 	bl	800bc40 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8009556:	4b05      	ldr	r3, [pc, #20]	; (800956c <RadioSetRxConfig+0x3f0>)
 8009558:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800955c:	609a      	str	r2, [r3, #8]
            break;
 800955e:	e000      	b.n	8009562 <RadioSetRxConfig+0x3e6>
            break;
 8009560:	bf00      	nop
    }
}
 8009562:	bf00      	nop
 8009564:	3728      	adds	r7, #40	; 0x28
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
 800956a:	bf00      	nop
 800956c:	20001464 	.word	0x20001464
 8009570:	20000fac 	.word	0x20000fac
 8009574:	2000149c 	.word	0x2000149c
 8009578:	20001472 	.word	0x20001472

0800957c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60ba      	str	r2, [r7, #8]
 8009584:	607b      	str	r3, [r7, #4]
 8009586:	4603      	mov	r3, r0
 8009588:	73fb      	strb	r3, [r7, #15]
 800958a:	460b      	mov	r3, r1
 800958c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 800958e:	f002 fe2e 	bl	800c1ee <RFW_DeInit>
    switch( modem )
 8009592:	7bfb      	ldrb	r3, [r7, #15]
 8009594:	2b04      	cmp	r3, #4
 8009596:	f000 80c7 	beq.w	8009728 <RadioSetTxConfig+0x1ac>
 800959a:	2b04      	cmp	r3, #4
 800959c:	f300 80d6 	bgt.w	800974c <RadioSetTxConfig+0x1d0>
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d002      	beq.n	80095aa <RadioSetTxConfig+0x2e>
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d059      	beq.n	800965c <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 80095a8:	e0d0      	b.n	800974c <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80095aa:	4b74      	ldr	r3, [pc, #464]	; (800977c <RadioSetTxConfig+0x200>)
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80095b2:	4a72      	ldr	r2, [pc, #456]	; (800977c <RadioSetTxConfig+0x200>)
 80095b4:	6a3b      	ldr	r3, [r7, #32]
 80095b6:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80095b8:	4b70      	ldr	r3, [pc, #448]	; (800977c <RadioSetTxConfig+0x200>)
 80095ba:	220b      	movs	r2, #11
 80095bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f002 fd47 	bl	800c054 <SUBGRF_GetFskBandwidthRegValue>
 80095c6:	4603      	mov	r3, r0
 80095c8:	461a      	mov	r2, r3
 80095ca:	4b6c      	ldr	r3, [pc, #432]	; (800977c <RadioSetTxConfig+0x200>)
 80095cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80095d0:	4a6a      	ldr	r2, [pc, #424]	; (800977c <RadioSetTxConfig+0x200>)
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80095d6:	4b69      	ldr	r3, [pc, #420]	; (800977c <RadioSetTxConfig+0x200>)
 80095d8:	2200      	movs	r2, #0
 80095da:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80095dc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80095de:	00db      	lsls	r3, r3, #3
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	4b66      	ldr	r3, [pc, #408]	; (800977c <RadioSetTxConfig+0x200>)
 80095e4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80095e6:	4b65      	ldr	r3, [pc, #404]	; (800977c <RadioSetTxConfig+0x200>)
 80095e8:	2204      	movs	r2, #4
 80095ea:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80095ec:	4b63      	ldr	r3, [pc, #396]	; (800977c <RadioSetTxConfig+0x200>)
 80095ee:	2218      	movs	r2, #24
 80095f0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80095f2:	4b62      	ldr	r3, [pc, #392]	; (800977c <RadioSetTxConfig+0x200>)
 80095f4:	2200      	movs	r2, #0
 80095f6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80095f8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80095fc:	f083 0301 	eor.w	r3, r3, #1
 8009600:	b2db      	uxtb	r3, r3
 8009602:	461a      	mov	r2, r3
 8009604:	4b5d      	ldr	r3, [pc, #372]	; (800977c <RadioSetTxConfig+0x200>)
 8009606:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8009608:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800960c:	2b00      	cmp	r3, #0
 800960e:	d003      	beq.n	8009618 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8009610:	4b5a      	ldr	r3, [pc, #360]	; (800977c <RadioSetTxConfig+0x200>)
 8009612:	22f2      	movs	r2, #242	; 0xf2
 8009614:	75da      	strb	r2, [r3, #23]
 8009616:	e002      	b.n	800961e <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009618:	4b58      	ldr	r3, [pc, #352]	; (800977c <RadioSetTxConfig+0x200>)
 800961a:	2201      	movs	r2, #1
 800961c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800961e:	4b57      	ldr	r3, [pc, #348]	; (800977c <RadioSetTxConfig+0x200>)
 8009620:	2201      	movs	r2, #1
 8009622:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8009624:	f000 fb29 	bl	8009c7a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8009628:	2000      	movs	r0, #0
 800962a:	f7ff fcd3 	bl	8008fd4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800962e:	4854      	ldr	r0, [pc, #336]	; (8009780 <RadioSetTxConfig+0x204>)
 8009630:	f002 f8ec 	bl	800b80c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009634:	4853      	ldr	r0, [pc, #332]	; (8009784 <RadioSetTxConfig+0x208>)
 8009636:	f002 f9bb 	bl	800b9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800963a:	4a53      	ldr	r2, [pc, #332]	; (8009788 <RadioSetTxConfig+0x20c>)
 800963c:	f107 0310 	add.w	r3, r7, #16
 8009640:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009644:	e883 0003 	stmia.w	r3, {r0, r1}
 8009648:	f107 0310 	add.w	r3, r7, #16
 800964c:	4618      	mov	r0, r3
 800964e:	f001 fc7c 	bl	800af4a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009652:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009656:	f001 fcc7 	bl	800afe8 <SUBGRF_SetWhiteningSeed>
            break;
 800965a:	e078      	b.n	800974e <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800965c:	4b47      	ldr	r3, [pc, #284]	; (800977c <RadioSetTxConfig+0x200>)
 800965e:	2201      	movs	r2, #1
 8009660:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8009664:	6a3b      	ldr	r3, [r7, #32]
 8009666:	b2da      	uxtb	r2, r3
 8009668:	4b44      	ldr	r3, [pc, #272]	; (800977c <RadioSetTxConfig+0x200>)
 800966a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800966e:	4a47      	ldr	r2, [pc, #284]	; (800978c <RadioSetTxConfig+0x210>)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4413      	add	r3, r2
 8009674:	781a      	ldrb	r2, [r3, #0]
 8009676:	4b41      	ldr	r3, [pc, #260]	; (800977c <RadioSetTxConfig+0x200>)
 8009678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800967c:	4a3f      	ldr	r2, [pc, #252]	; (800977c <RadioSetTxConfig+0x200>)
 800967e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009682:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d105      	bne.n	8009698 <RadioSetTxConfig+0x11c>
 800968c:	6a3b      	ldr	r3, [r7, #32]
 800968e:	2b0b      	cmp	r3, #11
 8009690:	d008      	beq.n	80096a4 <RadioSetTxConfig+0x128>
 8009692:	6a3b      	ldr	r3, [r7, #32]
 8009694:	2b0c      	cmp	r3, #12
 8009696:	d005      	beq.n	80096a4 <RadioSetTxConfig+0x128>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2b01      	cmp	r3, #1
 800969c:	d107      	bne.n	80096ae <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800969e:	6a3b      	ldr	r3, [r7, #32]
 80096a0:	2b0c      	cmp	r3, #12
 80096a2:	d104      	bne.n	80096ae <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80096a4:	4b35      	ldr	r3, [pc, #212]	; (800977c <RadioSetTxConfig+0x200>)
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80096ac:	e003      	b.n	80096b6 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80096ae:	4b33      	ldr	r3, [pc, #204]	; (800977c <RadioSetTxConfig+0x200>)
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80096b6:	4b31      	ldr	r3, [pc, #196]	; (800977c <RadioSetTxConfig+0x200>)
 80096b8:	2201      	movs	r2, #1
 80096ba:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80096bc:	4b2f      	ldr	r3, [pc, #188]	; (800977c <RadioSetTxConfig+0x200>)
 80096be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80096c2:	2b05      	cmp	r3, #5
 80096c4:	d004      	beq.n	80096d0 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80096c6:	4b2d      	ldr	r3, [pc, #180]	; (800977c <RadioSetTxConfig+0x200>)
 80096c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80096cc:	2b06      	cmp	r3, #6
 80096ce:	d10a      	bne.n	80096e6 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 80096d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80096d2:	2b0b      	cmp	r3, #11
 80096d4:	d803      	bhi.n	80096de <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80096d6:	4b29      	ldr	r3, [pc, #164]	; (800977c <RadioSetTxConfig+0x200>)
 80096d8:	220c      	movs	r2, #12
 80096da:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80096dc:	e006      	b.n	80096ec <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80096de:	4a27      	ldr	r2, [pc, #156]	; (800977c <RadioSetTxConfig+0x200>)
 80096e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80096e2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80096e4:	e002      	b.n	80096ec <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80096e6:	4a25      	ldr	r2, [pc, #148]	; (800977c <RadioSetTxConfig+0x200>)
 80096e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80096ea:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80096ec:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80096f0:	4b22      	ldr	r3, [pc, #136]	; (800977c <RadioSetTxConfig+0x200>)
 80096f2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80096f4:	4b26      	ldr	r3, [pc, #152]	; (8009790 <RadioSetTxConfig+0x214>)
 80096f6:	781a      	ldrb	r2, [r3, #0]
 80096f8:	4b20      	ldr	r3, [pc, #128]	; (800977c <RadioSetTxConfig+0x200>)
 80096fa:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80096fc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8009700:	4b1e      	ldr	r3, [pc, #120]	; (800977c <RadioSetTxConfig+0x200>)
 8009702:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8009706:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800970a:	4b1c      	ldr	r3, [pc, #112]	; (800977c <RadioSetTxConfig+0x200>)
 800970c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8009710:	f000 fab3 	bl	8009c7a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8009714:	2001      	movs	r0, #1
 8009716:	f7ff fc5d 	bl	8008fd4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800971a:	4819      	ldr	r0, [pc, #100]	; (8009780 <RadioSetTxConfig+0x204>)
 800971c:	f002 f876 	bl	800b80c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009720:	4818      	ldr	r0, [pc, #96]	; (8009784 <RadioSetTxConfig+0x208>)
 8009722:	f002 f945 	bl	800b9b0 <SUBGRF_SetPacketParams>
            break;
 8009726:	e012      	b.n	800974e <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8009728:	2004      	movs	r0, #4
 800972a:	f7ff fc53 	bl	8008fd4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800972e:	4b13      	ldr	r3, [pc, #76]	; (800977c <RadioSetTxConfig+0x200>)
 8009730:	2202      	movs	r2, #2
 8009732:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8009736:	4a11      	ldr	r2, [pc, #68]	; (800977c <RadioSetTxConfig+0x200>)
 8009738:	6a3b      	ldr	r3, [r7, #32]
 800973a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800973c:	4b0f      	ldr	r3, [pc, #60]	; (800977c <RadioSetTxConfig+0x200>)
 800973e:	2216      	movs	r2, #22
 8009740:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009744:	480e      	ldr	r0, [pc, #56]	; (8009780 <RadioSetTxConfig+0x204>)
 8009746:	f002 f861 	bl	800b80c <SUBGRF_SetModulationParams>
            break;
 800974a:	e000      	b.n	800974e <RadioSetTxConfig+0x1d2>
            break;
 800974c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800974e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009752:	4618      	mov	r0, r3
 8009754:	f002 fb90 	bl	800be78 <SUBGRF_SetRfTxPower>
 8009758:	4603      	mov	r3, r0
 800975a:	461a      	mov	r2, r3
 800975c:	4b07      	ldr	r3, [pc, #28]	; (800977c <RadioSetTxConfig+0x200>)
 800975e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8009762:	4b06      	ldr	r3, [pc, #24]	; (800977c <RadioSetTxConfig+0x200>)
 8009764:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009768:	4618      	mov	r0, r3
 800976a:	f002 fd54 	bl	800c216 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800976e:	4a03      	ldr	r2, [pc, #12]	; (800977c <RadioSetTxConfig+0x200>)
 8009770:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009772:	6053      	str	r3, [r2, #4]
}
 8009774:	bf00      	nop
 8009776:	3718      	adds	r7, #24
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	20001464 	.word	0x20001464
 8009780:	2000149c 	.word	0x2000149c
 8009784:	20001472 	.word	0x20001472
 8009788:	080128fc 	.word	0x080128fc
 800978c:	08012d64 	.word	0x08012d64
 8009790:	20000fac 	.word	0x20000fac

08009794 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
    return true;
 800979c:	2301      	movs	r3, #1
}
 800979e:	4618      	mov	r0, r3
 80097a0:	370c      	adds	r7, #12
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bc80      	pop	{r7}
 80097a6:	4770      	bx	lr

080097a8 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	4603      	mov	r3, r0
 80097b0:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80097b2:	2300      	movs	r3, #0
 80097b4:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80097b6:	79fb      	ldrb	r3, [r7, #7]
 80097b8:	2b0a      	cmp	r3, #10
 80097ba:	d83e      	bhi.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
 80097bc:	a201      	add	r2, pc, #4	; (adr r2, 80097c4 <RadioGetLoRaBandwidthInHz+0x1c>)
 80097be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c2:	bf00      	nop
 80097c4:	080097f1 	.word	0x080097f1
 80097c8:	08009801 	.word	0x08009801
 80097cc:	08009811 	.word	0x08009811
 80097d0:	08009821 	.word	0x08009821
 80097d4:	08009829 	.word	0x08009829
 80097d8:	0800982f 	.word	0x0800982f
 80097dc:	08009835 	.word	0x08009835
 80097e0:	0800983b 	.word	0x0800983b
 80097e4:	080097f9 	.word	0x080097f9
 80097e8:	08009809 	.word	0x08009809
 80097ec:	08009819 	.word	0x08009819
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80097f0:	f641 6384 	movw	r3, #7812	; 0x1e84
 80097f4:	60fb      	str	r3, [r7, #12]
        break;
 80097f6:	e020      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80097f8:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80097fc:	60fb      	str	r3, [r7, #12]
        break;
 80097fe:	e01c      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8009800:	f643 5309 	movw	r3, #15625	; 0x3d09
 8009804:	60fb      	str	r3, [r7, #12]
        break;
 8009806:	e018      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8009808:	f245 1361 	movw	r3, #20833	; 0x5161
 800980c:	60fb      	str	r3, [r7, #12]
        break;
 800980e:	e014      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8009810:	f647 2312 	movw	r3, #31250	; 0x7a12
 8009814:	60fb      	str	r3, [r7, #12]
        break;
 8009816:	e010      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8009818:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800981c:	60fb      	str	r3, [r7, #12]
        break;
 800981e:	e00c      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8009820:	f24f 4324 	movw	r3, #62500	; 0xf424
 8009824:	60fb      	str	r3, [r7, #12]
        break;
 8009826:	e008      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8009828:	4b07      	ldr	r3, [pc, #28]	; (8009848 <RadioGetLoRaBandwidthInHz+0xa0>)
 800982a:	60fb      	str	r3, [r7, #12]
        break;
 800982c:	e005      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800982e:	4b07      	ldr	r3, [pc, #28]	; (800984c <RadioGetLoRaBandwidthInHz+0xa4>)
 8009830:	60fb      	str	r3, [r7, #12]
        break;
 8009832:	e002      	b.n	800983a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8009834:	4b06      	ldr	r3, [pc, #24]	; (8009850 <RadioGetLoRaBandwidthInHz+0xa8>)
 8009836:	60fb      	str	r3, [r7, #12]
        break;
 8009838:	bf00      	nop
    }

    return bandwidthInHz;
 800983a:	68fb      	ldr	r3, [r7, #12]
}
 800983c:	4618      	mov	r0, r3
 800983e:	3714      	adds	r7, #20
 8009840:	46bd      	mov	sp, r7
 8009842:	bc80      	pop	{r7}
 8009844:	4770      	bx	lr
 8009846:	bf00      	nop
 8009848:	0001e848 	.word	0x0001e848
 800984c:	0003d090 	.word	0x0003d090
 8009850:	0007a120 	.word	0x0007a120

08009854 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	4608      	mov	r0, r1
 800985e:	4611      	mov	r1, r2
 8009860:	461a      	mov	r2, r3
 8009862:	4603      	mov	r3, r0
 8009864:	70fb      	strb	r3, [r7, #3]
 8009866:	460b      	mov	r3, r1
 8009868:	803b      	strh	r3, [r7, #0]
 800986a:	4613      	mov	r3, r2
 800986c:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800986e:	883b      	ldrh	r3, [r7, #0]
 8009870:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8009872:	78ba      	ldrb	r2, [r7, #2]
 8009874:	f082 0201 	eor.w	r2, r2, #1
 8009878:	b2d2      	uxtb	r2, r2
 800987a:	2a00      	cmp	r2, #0
 800987c:	d001      	beq.n	8009882 <RadioGetGfskTimeOnAirNumerator+0x2e>
 800987e:	2208      	movs	r2, #8
 8009880:	e000      	b.n	8009884 <RadioGetGfskTimeOnAirNumerator+0x30>
 8009882:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8009884:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8009886:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800988a:	7c3b      	ldrb	r3, [r7, #16]
 800988c:	7d39      	ldrb	r1, [r7, #20]
 800988e:	2900      	cmp	r1, #0
 8009890:	d001      	beq.n	8009896 <RadioGetGfskTimeOnAirNumerator+0x42>
 8009892:	2102      	movs	r1, #2
 8009894:	e000      	b.n	8009898 <RadioGetGfskTimeOnAirNumerator+0x44>
 8009896:	2100      	movs	r1, #0
 8009898:	440b      	add	r3, r1
 800989a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800989c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800989e:	4618      	mov	r0, r3
 80098a0:	370c      	adds	r7, #12
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bc80      	pop	{r7}
 80098a6:	4770      	bx	lr

080098a8 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80098a8:	b480      	push	{r7}
 80098aa:	b08b      	sub	sp, #44	; 0x2c
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	60f8      	str	r0, [r7, #12]
 80098b0:	60b9      	str	r1, [r7, #8]
 80098b2:	4611      	mov	r1, r2
 80098b4:	461a      	mov	r2, r3
 80098b6:	460b      	mov	r3, r1
 80098b8:	71fb      	strb	r3, [r7, #7]
 80098ba:	4613      	mov	r3, r2
 80098bc:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80098be:	79fb      	ldrb	r3, [r7, #7]
 80098c0:	3304      	adds	r3, #4
 80098c2:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80098c4:	2300      	movs	r3, #0
 80098c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	2b05      	cmp	r3, #5
 80098ce:	d002      	beq.n	80098d6 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	2b06      	cmp	r3, #6
 80098d4:	d104      	bne.n	80098e0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80098d6:	88bb      	ldrh	r3, [r7, #4]
 80098d8:	2b0b      	cmp	r3, #11
 80098da:	d801      	bhi.n	80098e0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80098dc:	230c      	movs	r3, #12
 80098de:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d105      	bne.n	80098f2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	2b0b      	cmp	r3, #11
 80098ea:	d008      	beq.n	80098fe <RadioGetLoRaTimeOnAirNumerator+0x56>
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2b0c      	cmp	r3, #12
 80098f0:	d005      	beq.n	80098fe <RadioGetLoRaTimeOnAirNumerator+0x56>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d105      	bne.n	8009904 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	2b0c      	cmp	r3, #12
 80098fc:	d102      	bne.n	8009904 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80098fe:	2301      	movs	r3, #1
 8009900:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8009904:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8009908:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800990a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800990e:	2a00      	cmp	r2, #0
 8009910:	d001      	beq.n	8009916 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8009912:	2210      	movs	r2, #16
 8009914:	e000      	b.n	8009918 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8009916:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8009918:	4413      	add	r3, r2
 800991a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8009920:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8009922:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8009926:	2a00      	cmp	r2, #0
 8009928:	d001      	beq.n	800992e <RadioGetLoRaTimeOnAirNumerator+0x86>
 800992a:	2200      	movs	r2, #0
 800992c:	e000      	b.n	8009930 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800992e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8009930:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8009932:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	2b06      	cmp	r3, #6
 8009938:	d803      	bhi.n	8009942 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	623b      	str	r3, [r7, #32]
 8009940:	e00e      	b.n	8009960 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	3308      	adds	r3, #8
 8009946:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8009948:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800994c:	2b00      	cmp	r3, #0
 800994e:	d004      	beq.n	800995a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	3b02      	subs	r3, #2
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	623b      	str	r3, [r7, #32]
 8009958:	e002      	b.n	8009960 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	2b00      	cmp	r3, #0
 8009964:	da01      	bge.n	800996a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8009966:	2300      	movs	r3, #0
 8009968:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800996a:	69fa      	ldr	r2, [r7, #28]
 800996c:	6a3b      	ldr	r3, [r7, #32]
 800996e:	4413      	add	r3, r2
 8009970:	1e5a      	subs	r2, r3, #1
 8009972:	6a3b      	ldr	r3, [r7, #32]
 8009974:	fb92 f3f3 	sdiv	r3, r2, r3
 8009978:	697a      	ldr	r2, [r7, #20]
 800997a:	fb03 f202 	mul.w	r2, r3, r2
 800997e:	88bb      	ldrh	r3, [r7, #4]
 8009980:	4413      	add	r3, r2
    int32_t intermediate =
 8009982:	330c      	adds	r3, #12
 8009984:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	2b06      	cmp	r3, #6
 800998a:	d802      	bhi.n	8009992 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800998c:	69bb      	ldr	r3, [r7, #24]
 800998e:	3302      	adds	r3, #2
 8009990:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8009992:	69bb      	ldr	r3, [r7, #24]
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	1c5a      	adds	r2, r3, #1
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	3b02      	subs	r3, #2
 800999c:	fa02 f303 	lsl.w	r3, r2, r3
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	372c      	adds	r7, #44	; 0x2c
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bc80      	pop	{r7}
 80099a8:	4770      	bx	lr
	...

080099ac <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b08a      	sub	sp, #40	; 0x28
 80099b0:	af04      	add	r7, sp, #16
 80099b2:	60b9      	str	r1, [r7, #8]
 80099b4:	607a      	str	r2, [r7, #4]
 80099b6:	461a      	mov	r2, r3
 80099b8:	4603      	mov	r3, r0
 80099ba:	73fb      	strb	r3, [r7, #15]
 80099bc:	4613      	mov	r3, r2
 80099be:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80099c0:	2300      	movs	r3, #0
 80099c2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80099c4:	2301      	movs	r3, #1
 80099c6:	613b      	str	r3, [r7, #16]

    switch( modem )
 80099c8:	7bfb      	ldrb	r3, [r7, #15]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d002      	beq.n	80099d4 <RadioTimeOnAir+0x28>
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d017      	beq.n	8009a02 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80099d2:	e035      	b.n	8009a40 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80099d4:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 80099d8:	8c3a      	ldrh	r2, [r7, #32]
 80099da:	7bb9      	ldrb	r1, [r7, #14]
 80099dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80099e0:	9301      	str	r3, [sp, #4]
 80099e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	4603      	mov	r3, r0
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f7ff ff32 	bl	8009854 <RadioGetGfskTimeOnAirNumerator>
 80099f0:	4603      	mov	r3, r0
 80099f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80099f6:	fb02 f303 	mul.w	r3, r2, r3
 80099fa:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	613b      	str	r3, [r7, #16]
        break;
 8009a00:	e01e      	b.n	8009a40 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8009a02:	8c39      	ldrh	r1, [r7, #32]
 8009a04:	7bba      	ldrb	r2, [r7, #14]
 8009a06:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009a0a:	9302      	str	r3, [sp, #8]
 8009a0c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009a10:	9301      	str	r3, [sp, #4]
 8009a12:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	460b      	mov	r3, r1
 8009a1a:	6879      	ldr	r1, [r7, #4]
 8009a1c:	68b8      	ldr	r0, [r7, #8]
 8009a1e:	f7ff ff43 	bl	80098a8 <RadioGetLoRaTimeOnAirNumerator>
 8009a22:	4603      	mov	r3, r0
 8009a24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009a28:	fb02 f303 	mul.w	r3, r2, r3
 8009a2c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8009a2e:	4a0a      	ldr	r2, [pc, #40]	; (8009a58 <RadioTimeOnAir+0xac>)
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	4413      	add	r3, r2
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7ff feb6 	bl	80097a8 <RadioGetLoRaBandwidthInHz>
 8009a3c:	6138      	str	r0, [r7, #16]
        break;
 8009a3e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 8009a40:	697a      	ldr	r2, [r7, #20]
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	4413      	add	r3, r2
 8009a46:	1e5a      	subs	r2, r3, #1
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3718      	adds	r7, #24
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	08012d64 	.word	0x08012d64

08009a5c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	460b      	mov	r3, r1
 8009a66:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8009a68:	2300      	movs	r3, #0
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f240 2101 	movw	r1, #513	; 0x201
 8009a70:	f240 2001 	movw	r0, #513	; 0x201
 8009a74:	f001 fd34 	bl	800b4e0 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8009a78:	4b71      	ldr	r3, [pc, #452]	; (8009c40 <RadioSend+0x1e4>)
 8009a7a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009a7e:	2101      	movs	r1, #1
 8009a80:	4618      	mov	r0, r3
 8009a82:	f002 f9d1 	bl	800be28 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8009a86:	4b6e      	ldr	r3, [pc, #440]	; (8009c40 <RadioSend+0x1e4>)
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d112      	bne.n	8009ab4 <RadioSend+0x58>
 8009a8e:	4b6c      	ldr	r3, [pc, #432]	; (8009c40 <RadioSend+0x1e4>)
 8009a90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a94:	2b06      	cmp	r3, #6
 8009a96:	d10d      	bne.n	8009ab4 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009a98:	f640 0089 	movw	r0, #2185	; 0x889
 8009a9c:	f002 f8e4 	bl	800bc68 <SUBGRF_ReadRegister>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f023 0304 	bic.w	r3, r3, #4
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	f640 0089 	movw	r0, #2185	; 0x889
 8009aae:	f002 f8c7 	bl	800bc40 <SUBGRF_WriteRegister>
 8009ab2:	e00c      	b.n	8009ace <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009ab4:	f640 0089 	movw	r0, #2185	; 0x889
 8009ab8:	f002 f8d6 	bl	800bc68 <SUBGRF_ReadRegister>
 8009abc:	4603      	mov	r3, r0
 8009abe:	f043 0304 	orr.w	r3, r3, #4
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	f640 0089 	movw	r0, #2185	; 0x889
 8009aca:	f002 f8b9 	bl	800bc40 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 8009ace:	4b5c      	ldr	r3, [pc, #368]	; (8009c40 <RadioSend+0x1e4>)
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	2b04      	cmp	r3, #4
 8009ad4:	f200 80a7 	bhi.w	8009c26 <RadioSend+0x1ca>
 8009ad8:	a201      	add	r2, pc, #4	; (adr r2, 8009ae0 <RadioSend+0x84>)
 8009ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ade:	bf00      	nop
 8009ae0:	08009b0f 	.word	0x08009b0f
 8009ae4:	08009af5 	.word	0x08009af5
 8009ae8:	08009b0f 	.word	0x08009b0f
 8009aec:	08009b6f 	.word	0x08009b6f
 8009af0:	08009b8f 	.word	0x08009b8f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8009af4:	4a52      	ldr	r2, [pc, #328]	; (8009c40 <RadioSend+0x1e4>)
 8009af6:	78fb      	ldrb	r3, [r7, #3]
 8009af8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009afa:	4852      	ldr	r0, [pc, #328]	; (8009c44 <RadioSend+0x1e8>)
 8009afc:	f001 ff58 	bl	800b9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009b00:	78fb      	ldrb	r3, [r7, #3]
 8009b02:	2200      	movs	r2, #0
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f001 fa0c 	bl	800af24 <SUBGRF_SendPayload>
            break;
 8009b0c:	e08c      	b.n	8009c28 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8009b0e:	f002 fb74 	bl	800c1fa <RFW_Is_Init>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d11d      	bne.n	8009b54 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8009b18:	f107 020d 	add.w	r2, r7, #13
 8009b1c:	78fb      	ldrb	r3, [r7, #3]
 8009b1e:	4619      	mov	r1, r3
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f002 fb82 	bl	800c22a <RFW_TransmitInit>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10c      	bne.n	8009b46 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8009b2c:	7b7a      	ldrb	r2, [r7, #13]
 8009b2e:	4b44      	ldr	r3, [pc, #272]	; (8009c40 <RadioSend+0x1e4>)
 8009b30:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009b32:	4844      	ldr	r0, [pc, #272]	; (8009c44 <RadioSend+0x1e8>)
 8009b34:	f001 ff3c 	bl	800b9b0 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8009b38:	7b7b      	ldrb	r3, [r7, #13]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f001 f9f0 	bl	800af24 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8009b44:	e070      	b.n	8009c28 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8009b46:	4b40      	ldr	r3, [pc, #256]	; (8009c48 <RadioSend+0x1ec>)
 8009b48:	2201      	movs	r2, #1
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	2002      	movs	r0, #2
 8009b4e:	f003 fecd 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
 8009b52:	e072      	b.n	8009c3a <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8009b54:	4a3a      	ldr	r2, [pc, #232]	; (8009c40 <RadioSend+0x1e4>)
 8009b56:	78fb      	ldrb	r3, [r7, #3]
 8009b58:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009b5a:	483a      	ldr	r0, [pc, #232]	; (8009c44 <RadioSend+0x1e8>)
 8009b5c:	f001 ff28 	bl	800b9b0 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8009b60:	78fb      	ldrb	r3, [r7, #3]
 8009b62:	2200      	movs	r2, #0
 8009b64:	4619      	mov	r1, r3
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f001 f9dc 	bl	800af24 <SUBGRF_SendPayload>
            break;
 8009b6c:	e05c      	b.n	8009c28 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009b6e:	4b34      	ldr	r3, [pc, #208]	; (8009c40 <RadioSend+0x1e4>)
 8009b70:	2202      	movs	r2, #2
 8009b72:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8009b74:	4a32      	ldr	r2, [pc, #200]	; (8009c40 <RadioSend+0x1e4>)
 8009b76:	78fb      	ldrb	r3, [r7, #3]
 8009b78:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009b7a:	4832      	ldr	r0, [pc, #200]	; (8009c44 <RadioSend+0x1e8>)
 8009b7c:	f001 ff18 	bl	800b9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009b80:	78fb      	ldrb	r3, [r7, #3]
 8009b82:	2200      	movs	r2, #0
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f001 f9cc 	bl	800af24 <SUBGRF_SendPayload>
            break;
 8009b8c:	e04c      	b.n	8009c28 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8009b8e:	78fb      	ldrb	r3, [r7, #3]
 8009b90:	461a      	mov	r2, r3
 8009b92:	6879      	ldr	r1, [r7, #4]
 8009b94:	482d      	ldr	r0, [pc, #180]	; (8009c4c <RadioSend+0x1f0>)
 8009b96:	f000 fcbc 	bl	800a512 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009b9a:	4b29      	ldr	r3, [pc, #164]	; (8009c40 <RadioSend+0x1e4>)
 8009b9c:	2202      	movs	r2, #2
 8009b9e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8009ba0:	78fb      	ldrb	r3, [r7, #3]
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	b2da      	uxtb	r2, r3
 8009ba6:	4b26      	ldr	r3, [pc, #152]	; (8009c40 <RadioSend+0x1e4>)
 8009ba8:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009baa:	4826      	ldr	r0, [pc, #152]	; (8009c44 <RadioSend+0x1e8>)
 8009bac:	f001 ff00 	bl	800b9b0 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	20f1      	movs	r0, #241	; 0xf1
 8009bb4:	f000 f95d 	bl	8009e72 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8009bb8:	2100      	movs	r1, #0
 8009bba:	20f0      	movs	r0, #240	; 0xf0
 8009bbc:	f000 f959 	bl	8009e72 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8009bc0:	4b1f      	ldr	r3, [pc, #124]	; (8009c40 <RadioSend+0x1e4>)
 8009bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009bc4:	2b64      	cmp	r3, #100	; 0x64
 8009bc6:	d108      	bne.n	8009bda <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8009bc8:	2170      	movs	r1, #112	; 0x70
 8009bca:	20f3      	movs	r0, #243	; 0xf3
 8009bcc:	f000 f951 	bl	8009e72 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8009bd0:	211d      	movs	r1, #29
 8009bd2:	20f2      	movs	r0, #242	; 0xf2
 8009bd4:	f000 f94d 	bl	8009e72 <RadioWrite>
 8009bd8:	e007      	b.n	8009bea <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8009bda:	21e1      	movs	r1, #225	; 0xe1
 8009bdc:	20f3      	movs	r0, #243	; 0xf3
 8009bde:	f000 f948 	bl	8009e72 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8009be2:	2104      	movs	r1, #4
 8009be4:	20f2      	movs	r0, #242	; 0xf2
 8009be6:	f000 f944 	bl	8009e72 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8009bea:	78fb      	ldrb	r3, [r7, #3]
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	00db      	lsls	r3, r3, #3
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	3302      	adds	r3, #2
 8009bf4:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8009bf6:	89fb      	ldrh	r3, [r7, #14]
 8009bf8:	0a1b      	lsrs	r3, r3, #8
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	4619      	mov	r1, r3
 8009c00:	20f4      	movs	r0, #244	; 0xf4
 8009c02:	f000 f936 	bl	8009e72 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8009c06:	89fb      	ldrh	r3, [r7, #14]
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	20f5      	movs	r0, #245	; 0xf5
 8009c0e:	f000 f930 	bl	8009e72 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8009c12:	78fb      	ldrb	r3, [r7, #3]
 8009c14:	3301      	adds	r3, #1
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	480b      	ldr	r0, [pc, #44]	; (8009c4c <RadioSend+0x1f0>)
 8009c20:	f001 f980 	bl	800af24 <SUBGRF_SendPayload>
            break;
 8009c24:	e000      	b.n	8009c28 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8009c26:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8009c28:	4b05      	ldr	r3, [pc, #20]	; (8009c40 <RadioSend+0x1e4>)
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	4808      	ldr	r0, [pc, #32]	; (8009c50 <RadioSend+0x1f4>)
 8009c30:	f003 fcd4 	bl	800d5dc <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009c34:	4806      	ldr	r0, [pc, #24]	; (8009c50 <RadioSend+0x1f4>)
 8009c36:	f003 fbf3 	bl	800d420 <UTIL_TIMER_Start>
}
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	20001464 	.word	0x20001464
 8009c44:	20001472 	.word	0x20001472
 8009c48:	08012904 	.word	0x08012904
 8009c4c:	20001360 	.word	0x20001360
 8009c50:	200014c0 	.word	0x200014c0

08009c54 <RadioSleep>:

static void RadioSleep( void )
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8009c5e:	793b      	ldrb	r3, [r7, #4]
 8009c60:	f043 0304 	orr.w	r3, r3, #4
 8009c64:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8009c66:	7938      	ldrb	r0, [r7, #4]
 8009c68:	f001 fa38 	bl	800b0dc <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8009c6c:	2002      	movs	r0, #2
 8009c6e:	f7f8 f875 	bl	8001d5c <HAL_Delay>
}
 8009c72:	bf00      	nop
 8009c74:	3708      	adds	r7, #8
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <RadioStandby>:

static void RadioStandby( void )
{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8009c7e:	2000      	movs	r0, #0
 8009c80:	f001 fa5e 	bl	800b140 <SUBGRF_SetStandby>
}
 8009c84:	bf00      	nop
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8009c90:	f002 fab3 	bl	800c1fa <RFW_Is_Init>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d102      	bne.n	8009ca0 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8009c9a:	f002 fad6 	bl	800c24a <RFW_ReceiveInit>
 8009c9e:	e007      	b.n	8009cb0 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f240 2162 	movw	r1, #610	; 0x262
 8009ca8:	f240 2062 	movw	r0, #610	; 0x262
 8009cac:	f001 fc18 	bl	800b4e0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d006      	beq.n	8009cc4 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8009cb6:	6879      	ldr	r1, [r7, #4]
 8009cb8:	4811      	ldr	r0, [pc, #68]	; (8009d00 <RadioRx+0x78>)
 8009cba:	f003 fc8f 	bl	800d5dc <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8009cbe:	4810      	ldr	r0, [pc, #64]	; (8009d00 <RadioRx+0x78>)
 8009cc0:	f003 fbae 	bl	800d420 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8009cc4:	4b0f      	ldr	r3, [pc, #60]	; (8009d04 <RadioRx+0x7c>)
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8009cca:	4b0e      	ldr	r3, [pc, #56]	; (8009d04 <RadioRx+0x7c>)
 8009ccc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f002 f8a8 	bl	800be28 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8009cd8:	4b0a      	ldr	r3, [pc, #40]	; (8009d04 <RadioRx+0x7c>)
 8009cda:	785b      	ldrb	r3, [r3, #1]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d004      	beq.n	8009cea <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8009ce0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8009ce4:	f001 fa68 	bl	800b1b8 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8009ce8:	e005      	b.n	8009cf6 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8009cea:	4b06      	ldr	r3, [pc, #24]	; (8009d04 <RadioRx+0x7c>)
 8009cec:	689b      	ldr	r3, [r3, #8]
 8009cee:	019b      	lsls	r3, r3, #6
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f001 fa61 	bl	800b1b8 <SUBGRF_SetRx>
}
 8009cf6:	bf00      	nop
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	200014d8 	.word	0x200014d8
 8009d04:	20001464 	.word	0x20001464

08009d08 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b082      	sub	sp, #8
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 8009d10:	f002 fa73 	bl	800c1fa <RFW_Is_Init>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d102      	bne.n	8009d20 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8009d1a:	f002 fa96 	bl	800c24a <RFW_ReceiveInit>
 8009d1e:	e007      	b.n	8009d30 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8009d20:	2300      	movs	r3, #0
 8009d22:	2200      	movs	r2, #0
 8009d24:	f240 2162 	movw	r1, #610	; 0x262
 8009d28:	f240 2062 	movw	r0, #610	; 0x262
 8009d2c:	f001 fbd8 	bl	800b4e0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d006      	beq.n	8009d44 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8009d36:	6879      	ldr	r1, [r7, #4]
 8009d38:	4811      	ldr	r0, [pc, #68]	; (8009d80 <RadioRxBoosted+0x78>)
 8009d3a:	f003 fc4f 	bl	800d5dc <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8009d3e:	4810      	ldr	r0, [pc, #64]	; (8009d80 <RadioRxBoosted+0x78>)
 8009d40:	f003 fb6e 	bl	800d420 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8009d44:	4b0f      	ldr	r3, [pc, #60]	; (8009d84 <RadioRxBoosted+0x7c>)
 8009d46:	2200      	movs	r2, #0
 8009d48:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8009d4a:	4b0e      	ldr	r3, [pc, #56]	; (8009d84 <RadioRxBoosted+0x7c>)
 8009d4c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009d50:	2100      	movs	r1, #0
 8009d52:	4618      	mov	r0, r3
 8009d54:	f002 f868 	bl	800be28 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8009d58:	4b0a      	ldr	r3, [pc, #40]	; (8009d84 <RadioRxBoosted+0x7c>)
 8009d5a:	785b      	ldrb	r3, [r3, #1]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d004      	beq.n	8009d6a <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8009d60:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8009d64:	f001 fa48 	bl	800b1f8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8009d68:	e005      	b.n	8009d76 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8009d6a:	4b06      	ldr	r3, [pc, #24]	; (8009d84 <RadioRxBoosted+0x7c>)
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	019b      	lsls	r3, r3, #6
 8009d70:	4618      	mov	r0, r3
 8009d72:	f001 fa41 	bl	800b1f8 <SUBGRF_SetRxBoosted>
}
 8009d76:	bf00      	nop
 8009d78:	3708      	adds	r7, #8
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
 8009d7e:	bf00      	nop
 8009d80:	200014d8 	.word	0x200014d8
 8009d84:	20001464 	.word	0x20001464

08009d88 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b082      	sub	sp, #8
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	005a      	lsls	r2, r3, #1
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	4413      	add	r3, r2
 8009d9a:	4a0c      	ldr	r2, [pc, #48]	; (8009dcc <RadioSetRxDutyCycle+0x44>)
 8009d9c:	6593      	str	r3, [r2, #88]	; 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009d9e:	2300      	movs	r3, #0
 8009da0:	2200      	movs	r2, #0
 8009da2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009da6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009daa:	f001 fb99 	bl	800b4e0 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8009dae:	4b07      	ldr	r3, [pc, #28]	; (8009dcc <RadioSetRxDutyCycle+0x44>)
 8009db0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009db4:	2100      	movs	r1, #0
 8009db6:	4618      	mov	r0, r3
 8009db8:	f002 f836 	bl	800be28 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8009dbc:	6839      	ldr	r1, [r7, #0]
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f001 fa3e 	bl	800b240 <SUBGRF_SetRxDutyCycle>
}
 8009dc4:	bf00      	nop
 8009dc6:	3708      	adds	r7, #8
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	20001464 	.word	0x20001464

08009dd0 <RadioStartCad>:

static void RadioStartCad( void )
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8009dd4:	4b09      	ldr	r3, [pc, #36]	; (8009dfc <RadioStartCad+0x2c>)
 8009dd6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009dda:	2100      	movs	r1, #0
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f002 f823 	bl	800be28 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8009de2:	2300      	movs	r3, #0
 8009de4:	2200      	movs	r2, #0
 8009de6:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8009dea:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8009dee:	f001 fb77 	bl	800b4e0 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8009df2:	f001 fa51 	bl	800b298 <SUBGRF_SetCad>
}
 8009df6:	bf00      	nop
 8009df8:	bd80      	pop	{r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20001464 	.word	0x20001464

08009e00 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	460b      	mov	r3, r1
 8009e0a:	70fb      	strb	r3, [r7, #3]
 8009e0c:	4613      	mov	r3, r2
 8009e0e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8009e10:	883b      	ldrh	r3, [r7, #0]
 8009e12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e16:	fb02 f303 	mul.w	r3, r2, r3
 8009e1a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f001 fbbb 	bl	800b598 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8009e22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e26:	4618      	mov	r0, r3
 8009e28:	f002 f826 	bl	800be78 <SUBGRF_SetRfTxPower>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8009e30:	7afb      	ldrb	r3, [r7, #11]
 8009e32:	2101      	movs	r1, #1
 8009e34:	4618      	mov	r0, r3
 8009e36:	f001 fff7 	bl	800be28 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8009e3a:	f001 fa3b 	bl	800b2b4 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8009e3e:	68f9      	ldr	r1, [r7, #12]
 8009e40:	4804      	ldr	r0, [pc, #16]	; (8009e54 <RadioSetTxContinuousWave+0x54>)
 8009e42:	f003 fbcb 	bl	800d5dc <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009e46:	4803      	ldr	r0, [pc, #12]	; (8009e54 <RadioSetTxContinuousWave+0x54>)
 8009e48:	f003 faea 	bl	800d420 <UTIL_TIMER_Start>
}
 8009e4c:	bf00      	nop
 8009e4e:	3710      	adds	r7, #16
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	200014c0 	.word	0x200014c0

08009e58 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	4603      	mov	r3, r0
 8009e60:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8009e62:	f001 fe5a 	bl	800bb1a <SUBGRF_GetRssiInst>
 8009e66:	4603      	mov	r3, r0
 8009e68:	b21b      	sxth	r3, r3
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3708      	adds	r7, #8
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b082      	sub	sp, #8
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	4603      	mov	r3, r0
 8009e7a:	460a      	mov	r2, r1
 8009e7c:	80fb      	strh	r3, [r7, #6]
 8009e7e:	4613      	mov	r3, r2
 8009e80:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8009e82:	797a      	ldrb	r2, [r7, #5]
 8009e84:	88fb      	ldrh	r3, [r7, #6]
 8009e86:	4611      	mov	r1, r2
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f001 fed9 	bl	800bc40 <SUBGRF_WriteRegister>
}
 8009e8e:	bf00      	nop
 8009e90:	3708      	adds	r7, #8
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b082      	sub	sp, #8
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8009ea0:	88fb      	ldrh	r3, [r7, #6]
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f001 fee0 	bl	800bc68 <SUBGRF_ReadRegister>
 8009ea8:	4603      	mov	r3, r0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3708      	adds	r7, #8
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b082      	sub	sp, #8
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	4603      	mov	r3, r0
 8009eba:	6039      	str	r1, [r7, #0]
 8009ebc:	80fb      	strh	r3, [r7, #6]
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8009ec2:	797b      	ldrb	r3, [r7, #5]
 8009ec4:	b29a      	uxth	r2, r3
 8009ec6:	88fb      	ldrh	r3, [r7, #6]
 8009ec8:	6839      	ldr	r1, [r7, #0]
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f001 fee0 	bl	800bc90 <SUBGRF_WriteRegisters>
}
 8009ed0:	bf00      	nop
 8009ed2:	3708      	adds	r7, #8
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}

08009ed8 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	6039      	str	r1, [r7, #0]
 8009ee2:	80fb      	strh	r3, [r7, #6]
 8009ee4:	4613      	mov	r3, r2
 8009ee6:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8009ee8:	797b      	ldrb	r3, [r7, #5]
 8009eea:	b29a      	uxth	r2, r3
 8009eec:	88fb      	ldrh	r3, [r7, #6]
 8009eee:	6839      	ldr	r1, [r7, #0]
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f001 feef 	bl	800bcd4 <SUBGRF_ReadRegisters>
}
 8009ef6:	bf00      	nop
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}
	...

08009f00 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	4603      	mov	r3, r0
 8009f08:	460a      	mov	r2, r1
 8009f0a:	71fb      	strb	r3, [r7, #7]
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8009f10:	79fb      	ldrb	r3, [r7, #7]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d10a      	bne.n	8009f2c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8009f16:	4a0e      	ldr	r2, [pc, #56]	; (8009f50 <RadioSetMaxPayloadLength+0x50>)
 8009f18:	79bb      	ldrb	r3, [r7, #6]
 8009f1a:	7013      	strb	r3, [r2, #0]
 8009f1c:	4b0c      	ldr	r3, [pc, #48]	; (8009f50 <RadioSetMaxPayloadLength+0x50>)
 8009f1e:	781a      	ldrb	r2, [r3, #0]
 8009f20:	4b0c      	ldr	r3, [pc, #48]	; (8009f54 <RadioSetMaxPayloadLength+0x54>)
 8009f22:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f24:	480c      	ldr	r0, [pc, #48]	; (8009f58 <RadioSetMaxPayloadLength+0x58>)
 8009f26:	f001 fd43 	bl	800b9b0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8009f2a:	e00d      	b.n	8009f48 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8009f2c:	4b09      	ldr	r3, [pc, #36]	; (8009f54 <RadioSetMaxPayloadLength+0x54>)
 8009f2e:	7d5b      	ldrb	r3, [r3, #21]
 8009f30:	2b01      	cmp	r3, #1
 8009f32:	d109      	bne.n	8009f48 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8009f34:	4a06      	ldr	r2, [pc, #24]	; (8009f50 <RadioSetMaxPayloadLength+0x50>)
 8009f36:	79bb      	ldrb	r3, [r7, #6]
 8009f38:	7013      	strb	r3, [r2, #0]
 8009f3a:	4b05      	ldr	r3, [pc, #20]	; (8009f50 <RadioSetMaxPayloadLength+0x50>)
 8009f3c:	781a      	ldrb	r2, [r3, #0]
 8009f3e:	4b05      	ldr	r3, [pc, #20]	; (8009f54 <RadioSetMaxPayloadLength+0x54>)
 8009f40:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f42:	4805      	ldr	r0, [pc, #20]	; (8009f58 <RadioSetMaxPayloadLength+0x58>)
 8009f44:	f001 fd34 	bl	800b9b0 <SUBGRF_SetPacketParams>
}
 8009f48:	bf00      	nop
 8009f4a:	3708      	adds	r7, #8
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	20000fac 	.word	0x20000fac
 8009f54:	20001464 	.word	0x20001464
 8009f58:	20001472 	.word	0x20001472

08009f5c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	4603      	mov	r3, r0
 8009f64:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8009f66:	4a13      	ldr	r2, [pc, #76]	; (8009fb4 <RadioSetPublicNetwork+0x58>)
 8009f68:	79fb      	ldrb	r3, [r7, #7]
 8009f6a:	7313      	strb	r3, [r2, #12]
 8009f6c:	4b11      	ldr	r3, [pc, #68]	; (8009fb4 <RadioSetPublicNetwork+0x58>)
 8009f6e:	7b1a      	ldrb	r2, [r3, #12]
 8009f70:	4b10      	ldr	r3, [pc, #64]	; (8009fb4 <RadioSetPublicNetwork+0x58>)
 8009f72:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8009f74:	2001      	movs	r0, #1
 8009f76:	f7ff f82d 	bl	8008fd4 <RadioSetModem>
    if( enable == true )
 8009f7a:	79fb      	ldrb	r3, [r7, #7]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d00a      	beq.n	8009f96 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8009f80:	2134      	movs	r1, #52	; 0x34
 8009f82:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8009f86:	f001 fe5b 	bl	800bc40 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8009f8a:	2144      	movs	r1, #68	; 0x44
 8009f8c:	f240 7041 	movw	r0, #1857	; 0x741
 8009f90:	f001 fe56 	bl	800bc40 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8009f94:	e009      	b.n	8009faa <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8009f96:	2114      	movs	r1, #20
 8009f98:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8009f9c:	f001 fe50 	bl	800bc40 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8009fa0:	2124      	movs	r1, #36	; 0x24
 8009fa2:	f240 7041 	movw	r0, #1857	; 0x741
 8009fa6:	f001 fe4b 	bl	800bc40 <SUBGRF_WriteRegister>
}
 8009faa:	bf00      	nop
 8009fac:	3708      	adds	r7, #8
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20001464 	.word	0x20001464

08009fb8 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8009fbc:	f001 ff90 	bl	800bee0 <SUBGRF_GetRadioWakeUpTime>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	3303      	adds	r3, #3
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8009fd0:	f000 f80e 	bl	8009ff0 <RadioOnTxTimeoutProcess>
}
 8009fd4:	bf00      	nop
 8009fd6:	3708      	adds	r7, #8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8009fe4:	f000 f818 	bl	800a018 <RadioOnRxTimeoutProcess>
}
 8009fe8:	bf00      	nop
 8009fea:	3708      	adds	r7, #8
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8009ff4:	4b07      	ldr	r3, [pc, #28]	; (800a014 <RadioOnTxTimeoutProcess+0x24>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d008      	beq.n	800a00e <RadioOnTxTimeoutProcess+0x1e>
 8009ffc:	4b05      	ldr	r3, [pc, #20]	; (800a014 <RadioOnTxTimeoutProcess+0x24>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d003      	beq.n	800a00e <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 800a006:	4b03      	ldr	r3, [pc, #12]	; (800a014 <RadioOnTxTimeoutProcess+0x24>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	4798      	blx	r3
    }
}
 800a00e:	bf00      	nop
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	20001460 	.word	0x20001460

0800a018 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a01c:	4b07      	ldr	r3, [pc, #28]	; (800a03c <RadioOnRxTimeoutProcess+0x24>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d008      	beq.n	800a036 <RadioOnRxTimeoutProcess+0x1e>
 800a024:	4b05      	ldr	r3, [pc, #20]	; (800a03c <RadioOnRxTimeoutProcess+0x24>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68db      	ldr	r3, [r3, #12]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d003      	beq.n	800a036 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 800a02e:	4b03      	ldr	r3, [pc, #12]	; (800a03c <RadioOnRxTimeoutProcess+0x24>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	4798      	blx	r3
    }
}
 800a036:	bf00      	nop
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	20001460 	.word	0x20001460

0800a040 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	4603      	mov	r3, r0
 800a048:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 800a04a:	4a05      	ldr	r2, [pc, #20]	; (800a060 <RadioOnDioIrq+0x20>)
 800a04c:	88fb      	ldrh	r3, [r7, #6]
 800a04e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 800a052:	f000 f807 	bl	800a064 <RadioIrqProcess>
}
 800a056:	bf00      	nop
 800a058:	3708      	adds	r7, #8
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	20001464 	.word	0x20001464

0800a064 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800a064:	b590      	push	{r4, r7, lr}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 800a06a:	2300      	movs	r3, #0
 800a06c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 800a06e:	2300      	movs	r3, #0
 800a070:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 800a072:	4ba8      	ldr	r3, [pc, #672]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a074:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800a078:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a07c:	f000 810c 	beq.w	800a298 <RadioIrqProcess+0x234>
 800a080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a084:	f300 81e8 	bgt.w	800a458 <RadioIrqProcess+0x3f4>
 800a088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a08c:	f000 80f0 	beq.w	800a270 <RadioIrqProcess+0x20c>
 800a090:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a094:	f300 81e0 	bgt.w	800a458 <RadioIrqProcess+0x3f4>
 800a098:	2b80      	cmp	r3, #128	; 0x80
 800a09a:	f000 80d5 	beq.w	800a248 <RadioIrqProcess+0x1e4>
 800a09e:	2b80      	cmp	r3, #128	; 0x80
 800a0a0:	f300 81da 	bgt.w	800a458 <RadioIrqProcess+0x3f4>
 800a0a4:	2b20      	cmp	r3, #32
 800a0a6:	dc49      	bgt.n	800a13c <RadioIrqProcess+0xd8>
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f340 81d5 	ble.w	800a458 <RadioIrqProcess+0x3f4>
 800a0ae:	3b01      	subs	r3, #1
 800a0b0:	2b1f      	cmp	r3, #31
 800a0b2:	f200 81d1 	bhi.w	800a458 <RadioIrqProcess+0x3f4>
 800a0b6:	a201      	add	r2, pc, #4	; (adr r2, 800a0bc <RadioIrqProcess+0x58>)
 800a0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0bc:	0800a145 	.word	0x0800a145
 800a0c0:	0800a17f 	.word	0x0800a17f
 800a0c4:	0800a459 	.word	0x0800a459
 800a0c8:	0800a335 	.word	0x0800a335
 800a0cc:	0800a459 	.word	0x0800a459
 800a0d0:	0800a459 	.word	0x0800a459
 800a0d4:	0800a459 	.word	0x0800a459
 800a0d8:	0800a3b1 	.word	0x0800a3b1
 800a0dc:	0800a459 	.word	0x0800a459
 800a0e0:	0800a459 	.word	0x0800a459
 800a0e4:	0800a459 	.word	0x0800a459
 800a0e8:	0800a459 	.word	0x0800a459
 800a0ec:	0800a459 	.word	0x0800a459
 800a0f0:	0800a459 	.word	0x0800a459
 800a0f4:	0800a459 	.word	0x0800a459
 800a0f8:	0800a3cd 	.word	0x0800a3cd
 800a0fc:	0800a459 	.word	0x0800a459
 800a100:	0800a459 	.word	0x0800a459
 800a104:	0800a459 	.word	0x0800a459
 800a108:	0800a459 	.word	0x0800a459
 800a10c:	0800a459 	.word	0x0800a459
 800a110:	0800a459 	.word	0x0800a459
 800a114:	0800a459 	.word	0x0800a459
 800a118:	0800a459 	.word	0x0800a459
 800a11c:	0800a459 	.word	0x0800a459
 800a120:	0800a459 	.word	0x0800a459
 800a124:	0800a459 	.word	0x0800a459
 800a128:	0800a459 	.word	0x0800a459
 800a12c:	0800a459 	.word	0x0800a459
 800a130:	0800a459 	.word	0x0800a459
 800a134:	0800a459 	.word	0x0800a459
 800a138:	0800a3db 	.word	0x0800a3db
 800a13c:	2b40      	cmp	r3, #64	; 0x40
 800a13e:	f000 816d 	beq.w	800a41c <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 800a142:	e189      	b.n	800a458 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 800a144:	4874      	ldr	r0, [pc, #464]	; (800a318 <RadioIrqProcess+0x2b4>)
 800a146:	f003 f9d9 	bl	800d4fc <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 800a14a:	2000      	movs	r0, #0
 800a14c:	f000 fff8 	bl	800b140 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 800a150:	f002 f85a 	bl	800c208 <RFW_Is_LongPacketModeEnabled>
 800a154:	4603      	mov	r3, r0
 800a156:	2b01      	cmp	r3, #1
 800a158:	d101      	bne.n	800a15e <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 800a15a:	f002 f87e 	bl	800c25a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800a15e:	4b6f      	ldr	r3, [pc, #444]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2b00      	cmp	r3, #0
 800a164:	f000 817a 	beq.w	800a45c <RadioIrqProcess+0x3f8>
 800a168:	4b6c      	ldr	r3, [pc, #432]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	f000 8174 	beq.w	800a45c <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 800a174:	4b69      	ldr	r3, [pc, #420]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4798      	blx	r3
        break;
 800a17c:	e16e      	b.n	800a45c <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 800a17e:	4868      	ldr	r0, [pc, #416]	; (800a320 <RadioIrqProcess+0x2bc>)
 800a180:	f003 f9bc 	bl	800d4fc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 800a184:	4b63      	ldr	r3, [pc, #396]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a186:	785b      	ldrb	r3, [r3, #1]
 800a188:	f083 0301 	eor.w	r3, r3, #1
 800a18c:	b2db      	uxtb	r3, r3
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d014      	beq.n	800a1bc <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 800a192:	2000      	movs	r0, #0
 800a194:	f000 ffd4 	bl	800b140 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 800a198:	2100      	movs	r1, #0
 800a19a:	f640 1002 	movw	r0, #2306	; 0x902
 800a19e:	f001 fd4f 	bl	800bc40 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 800a1a2:	f640 1044 	movw	r0, #2372	; 0x944
 800a1a6:	f001 fd5f 	bl	800bc68 <SUBGRF_ReadRegister>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	f043 0302 	orr.w	r3, r3, #2
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	f640 1044 	movw	r0, #2372	; 0x944
 800a1b8:	f001 fd42 	bl	800bc40 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 800a1bc:	1dfb      	adds	r3, r7, #7
 800a1be:	22ff      	movs	r2, #255	; 0xff
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	4858      	ldr	r0, [pc, #352]	; (800a324 <RadioIrqProcess+0x2c0>)
 800a1c4:	f000 fe8c 	bl	800aee0 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 800a1c8:	4857      	ldr	r0, [pc, #348]	; (800a328 <RadioIrqProcess+0x2c4>)
 800a1ca:	f001 fce7 	bl	800bb9c <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800a1ce:	4b53      	ldr	r3, [pc, #332]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d036      	beq.n	800a244 <RadioIrqProcess+0x1e0>
 800a1d6:	4b51      	ldr	r3, [pc, #324]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d031      	beq.n	800a244 <RadioIrqProcess+0x1e0>
            switch( SubgRf.PacketStatus.packetType )
 800a1e0:	4b4c      	ldr	r3, [pc, #304]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a1e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a1e6:	2b01      	cmp	r3, #1
 800a1e8:	d10e      	bne.n	800a208 <RadioIrqProcess+0x1a4>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800a1ea:	4b4c      	ldr	r3, [pc, #304]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	689c      	ldr	r4, [r3, #8]
 800a1f0:	79fb      	ldrb	r3, [r7, #7]
 800a1f2:	b299      	uxth	r1, r3
 800a1f4:	4b47      	ldr	r3, [pc, #284]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a1f6:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800a1fa:	b21a      	sxth	r2, r3
 800a1fc:	4b45      	ldr	r3, [pc, #276]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a1fe:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 800a202:	4848      	ldr	r0, [pc, #288]	; (800a324 <RadioIrqProcess+0x2c0>)
 800a204:	47a0      	blx	r4
                break;
 800a206:	e01e      	b.n	800a246 <RadioIrqProcess+0x1e2>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 800a208:	4b42      	ldr	r3, [pc, #264]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a20a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20c:	463a      	mov	r2, r7
 800a20e:	4611      	mov	r1, r2
 800a210:	4618      	mov	r0, r3
 800a212:	f001 ff47 	bl	800c0a4 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 800a216:	4b41      	ldr	r3, [pc, #260]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	689c      	ldr	r4, [r3, #8]
 800a21c:	79fb      	ldrb	r3, [r7, #7]
 800a21e:	b299      	uxth	r1, r3
 800a220:	4b3c      	ldr	r3, [pc, #240]	; (800a314 <RadioIrqProcess+0x2b0>)
 800a222:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 800a226:	b218      	sxth	r0, r3
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a22e:	4a3f      	ldr	r2, [pc, #252]	; (800a32c <RadioIrqProcess+0x2c8>)
 800a230:	fb82 c203 	smull	ip, r2, r2, r3
 800a234:	1192      	asrs	r2, r2, #6
 800a236:	17db      	asrs	r3, r3, #31
 800a238:	1ad3      	subs	r3, r2, r3
 800a23a:	b25b      	sxtb	r3, r3
 800a23c:	4602      	mov	r2, r0
 800a23e:	4839      	ldr	r0, [pc, #228]	; (800a324 <RadioIrqProcess+0x2c0>)
 800a240:	47a0      	blx	r4
                break;
 800a242:	e000      	b.n	800a246 <RadioIrqProcess+0x1e2>
        }
 800a244:	bf00      	nop
        break;
 800a246:	e118      	b.n	800a47a <RadioIrqProcess+0x416>
        SUBGRF_SetStandby( STDBY_RC );
 800a248:	2000      	movs	r0, #0
 800a24a:	f000 ff79 	bl	800b140 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800a24e:	4b33      	ldr	r3, [pc, #204]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 8104 	beq.w	800a460 <RadioIrqProcess+0x3fc>
 800a258:	4b30      	ldr	r3, [pc, #192]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	699b      	ldr	r3, [r3, #24]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f000 80fe 	beq.w	800a460 <RadioIrqProcess+0x3fc>
            RadioEvents->CadDone( false );
 800a264:	4b2d      	ldr	r3, [pc, #180]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	699b      	ldr	r3, [r3, #24]
 800a26a:	2000      	movs	r0, #0
 800a26c:	4798      	blx	r3
        break;
 800a26e:	e0f7      	b.n	800a460 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 800a270:	2000      	movs	r0, #0
 800a272:	f000 ff65 	bl	800b140 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800a276:	4b29      	ldr	r3, [pc, #164]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f000 80f2 	beq.w	800a464 <RadioIrqProcess+0x400>
 800a280:	4b26      	ldr	r3, [pc, #152]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	699b      	ldr	r3, [r3, #24]
 800a286:	2b00      	cmp	r3, #0
 800a288:	f000 80ec 	beq.w	800a464 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( true );
 800a28c:	4b23      	ldr	r3, [pc, #140]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	699b      	ldr	r3, [r3, #24]
 800a292:	2001      	movs	r0, #1
 800a294:	4798      	blx	r3
        break;
 800a296:	e0e5      	b.n	800a464 <RadioIrqProcess+0x400>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 800a298:	4b25      	ldr	r3, [pc, #148]	; (800a330 <RadioIrqProcess+0x2cc>)
 800a29a:	2201      	movs	r2, #1
 800a29c:	2100      	movs	r1, #0
 800a29e:	2002      	movs	r0, #2
 800a2a0:	f003 fb24 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800a2a4:	f000 fe02 	bl	800aeac <SUBGRF_GetOperatingMode>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b04      	cmp	r3, #4
 800a2ac:	d115      	bne.n	800a2da <RadioIrqProcess+0x276>
            TimerStop( &TxTimeoutTimer );
 800a2ae:	481a      	ldr	r0, [pc, #104]	; (800a318 <RadioIrqProcess+0x2b4>)
 800a2b0:	f003 f924 	bl	800d4fc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	f000 ff43 	bl	800b140 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800a2ba:	4b18      	ldr	r3, [pc, #96]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	f000 80d2 	beq.w	800a468 <RadioIrqProcess+0x404>
 800a2c4:	4b15      	ldr	r3, [pc, #84]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f000 80cc 	beq.w	800a468 <RadioIrqProcess+0x404>
                RadioEvents->TxTimeout( );
 800a2d0:	4b12      	ldr	r3, [pc, #72]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	685b      	ldr	r3, [r3, #4]
 800a2d6:	4798      	blx	r3
        break;
 800a2d8:	e0c6      	b.n	800a468 <RadioIrqProcess+0x404>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800a2da:	f000 fde7 	bl	800aeac <SUBGRF_GetOperatingMode>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b05      	cmp	r3, #5
 800a2e2:	f040 80c1 	bne.w	800a468 <RadioIrqProcess+0x404>
            TimerStop( &RxTimeoutTimer );
 800a2e6:	480e      	ldr	r0, [pc, #56]	; (800a320 <RadioIrqProcess+0x2bc>)
 800a2e8:	f003 f908 	bl	800d4fc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	f000 ff27 	bl	800b140 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a2f2:	4b0a      	ldr	r3, [pc, #40]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	f000 80b6 	beq.w	800a468 <RadioIrqProcess+0x404>
 800a2fc:	4b07      	ldr	r3, [pc, #28]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	2b00      	cmp	r3, #0
 800a304:	f000 80b0 	beq.w	800a468 <RadioIrqProcess+0x404>
                RadioEvents->RxTimeout( );
 800a308:	4b04      	ldr	r3, [pc, #16]	; (800a31c <RadioIrqProcess+0x2b8>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68db      	ldr	r3, [r3, #12]
 800a30e:	4798      	blx	r3
        break;
 800a310:	e0aa      	b.n	800a468 <RadioIrqProcess+0x404>
 800a312:	bf00      	nop
 800a314:	20001464 	.word	0x20001464
 800a318:	200014c0 	.word	0x200014c0
 800a31c:	20001460 	.word	0x20001460
 800a320:	200014d8 	.word	0x200014d8
 800a324:	20001360 	.word	0x20001360
 800a328:	20001488 	.word	0x20001488
 800a32c:	10624dd3 	.word	0x10624dd3
 800a330:	0801291c 	.word	0x0801291c
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 800a334:	4b53      	ldr	r3, [pc, #332]	; (800a484 <RadioIrqProcess+0x420>)
 800a336:	2201      	movs	r2, #1
 800a338:	2100      	movs	r1, #0
 800a33a:	2002      	movs	r0, #2
 800a33c:	f003 fad6 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 800a340:	4b51      	ldr	r3, [pc, #324]	; (800a488 <RadioIrqProcess+0x424>)
 800a342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a344:	2b00      	cmp	r3, #0
 800a346:	f000 8091 	beq.w	800a46c <RadioIrqProcess+0x408>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 800a34a:	4a50      	ldr	r2, [pc, #320]	; (800a48c <RadioIrqProcess+0x428>)
 800a34c:	4b4e      	ldr	r3, [pc, #312]	; (800a488 <RadioIrqProcess+0x424>)
 800a34e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a350:	0c1b      	lsrs	r3, r3, #16
 800a352:	b2db      	uxtb	r3, r3
 800a354:	4619      	mov	r1, r3
 800a356:	f640 1003 	movw	r0, #2307	; 0x903
 800a35a:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 800a35c:	4a4b      	ldr	r2, [pc, #300]	; (800a48c <RadioIrqProcess+0x428>)
 800a35e:	4b4a      	ldr	r3, [pc, #296]	; (800a488 <RadioIrqProcess+0x424>)
 800a360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a362:	0a1b      	lsrs	r3, r3, #8
 800a364:	b2db      	uxtb	r3, r3
 800a366:	4619      	mov	r1, r3
 800a368:	f640 1004 	movw	r0, #2308	; 0x904
 800a36c:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 800a36e:	4a47      	ldr	r2, [pc, #284]	; (800a48c <RadioIrqProcess+0x428>)
 800a370:	4b45      	ldr	r3, [pc, #276]	; (800a488 <RadioIrqProcess+0x424>)
 800a372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a374:	b2db      	uxtb	r3, r3
 800a376:	4619      	mov	r1, r3
 800a378:	f640 1005 	movw	r0, #2309	; 0x905
 800a37c:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 800a37e:	4c43      	ldr	r4, [pc, #268]	; (800a48c <RadioIrqProcess+0x428>)
 800a380:	4b43      	ldr	r3, [pc, #268]	; (800a490 <RadioIrqProcess+0x42c>)
 800a382:	f640 1002 	movw	r0, #2306	; 0x902
 800a386:	4798      	blx	r3
 800a388:	4603      	mov	r3, r0
 800a38a:	f043 0301 	orr.w	r3, r3, #1
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	4619      	mov	r1, r3
 800a392:	f640 1002 	movw	r0, #2306	; 0x902
 800a396:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 800a398:	4b3b      	ldr	r3, [pc, #236]	; (800a488 <RadioIrqProcess+0x424>)
 800a39a:	2200      	movs	r2, #0
 800a39c:	659a      	str	r2, [r3, #88]	; 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800a39e:	2300      	movs	r3, #0
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f240 2162 	movw	r1, #610	; 0x262
 800a3a6:	f240 2062 	movw	r0, #610	; 0x262
 800a3aa:	f001 f899 	bl	800b4e0 <SUBGRF_SetDioIrqParams>
        break;
 800a3ae:	e05d      	b.n	800a46c <RadioIrqProcess+0x408>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 800a3b0:	4b38      	ldr	r3, [pc, #224]	; (800a494 <RadioIrqProcess+0x430>)
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	2100      	movs	r1, #0
 800a3b6:	2002      	movs	r0, #2
 800a3b8:	f003 fa98 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 800a3bc:	f001 ff1d 	bl	800c1fa <RFW_Is_Init>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b01      	cmp	r3, #1
 800a3c4:	d154      	bne.n	800a470 <RadioIrqProcess+0x40c>
            RFW_ReceivePayload( );
 800a3c6:	f001 ff4e 	bl	800c266 <RFW_ReceivePayload>
        break;
 800a3ca:	e051      	b.n	800a470 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800a3cc:	4b32      	ldr	r3, [pc, #200]	; (800a498 <RadioIrqProcess+0x434>)
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	2100      	movs	r1, #0
 800a3d2:	2002      	movs	r0, #2
 800a3d4:	f003 fa8a 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a3d8:	e04f      	b.n	800a47a <RadioIrqProcess+0x416>
        TimerStop( &RxTimeoutTimer );
 800a3da:	4830      	ldr	r0, [pc, #192]	; (800a49c <RadioIrqProcess+0x438>)
 800a3dc:	f003 f88e 	bl	800d4fc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 800a3e0:	4b29      	ldr	r3, [pc, #164]	; (800a488 <RadioIrqProcess+0x424>)
 800a3e2:	785b      	ldrb	r3, [r3, #1]
 800a3e4:	f083 0301 	eor.w	r3, r3, #1
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	f000 fea6 	bl	800b140 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a3f4:	4b2a      	ldr	r3, [pc, #168]	; (800a4a0 <RadioIrqProcess+0x43c>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d03b      	beq.n	800a474 <RadioIrqProcess+0x410>
 800a3fc:	4b28      	ldr	r3, [pc, #160]	; (800a4a0 <RadioIrqProcess+0x43c>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	68db      	ldr	r3, [r3, #12]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d036      	beq.n	800a474 <RadioIrqProcess+0x410>
            RadioEvents->RxTimeout( );
 800a406:	4b26      	ldr	r3, [pc, #152]	; (800a4a0 <RadioIrqProcess+0x43c>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800a40e:	4b25      	ldr	r3, [pc, #148]	; (800a4a4 <RadioIrqProcess+0x440>)
 800a410:	2201      	movs	r2, #1
 800a412:	2100      	movs	r1, #0
 800a414:	2002      	movs	r0, #2
 800a416:	f003 fa69 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a41a:	e02b      	b.n	800a474 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 800a41c:	4b22      	ldr	r3, [pc, #136]	; (800a4a8 <RadioIrqProcess+0x444>)
 800a41e:	2201      	movs	r2, #1
 800a420:	2100      	movs	r1, #0
 800a422:	2002      	movs	r0, #2
 800a424:	f003 fa62 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 800a428:	4b17      	ldr	r3, [pc, #92]	; (800a488 <RadioIrqProcess+0x424>)
 800a42a:	785b      	ldrb	r3, [r3, #1]
 800a42c:	f083 0301 	eor.w	r3, r3, #1
 800a430:	b2db      	uxtb	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	d002      	beq.n	800a43c <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 800a436:	2000      	movs	r0, #0
 800a438:	f000 fe82 	bl	800b140 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800a43c:	4b18      	ldr	r3, [pc, #96]	; (800a4a0 <RadioIrqProcess+0x43c>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d019      	beq.n	800a478 <RadioIrqProcess+0x414>
 800a444:	4b16      	ldr	r3, [pc, #88]	; (800a4a0 <RadioIrqProcess+0x43c>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	691b      	ldr	r3, [r3, #16]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d014      	beq.n	800a478 <RadioIrqProcess+0x414>
            RadioEvents->RxError( );
 800a44e:	4b14      	ldr	r3, [pc, #80]	; (800a4a0 <RadioIrqProcess+0x43c>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	691b      	ldr	r3, [r3, #16]
 800a454:	4798      	blx	r3
        break;
 800a456:	e00f      	b.n	800a478 <RadioIrqProcess+0x414>
        break;
 800a458:	bf00      	nop
 800a45a:	e00e      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a45c:	bf00      	nop
 800a45e:	e00c      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a460:	bf00      	nop
 800a462:	e00a      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a464:	bf00      	nop
 800a466:	e008      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a468:	bf00      	nop
 800a46a:	e006      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a46c:	bf00      	nop
 800a46e:	e004      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a470:	bf00      	nop
 800a472:	e002      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a474:	bf00      	nop
 800a476:	e000      	b.n	800a47a <RadioIrqProcess+0x416>
        break;
 800a478:	bf00      	nop
    }
}
 800a47a:	bf00      	nop
 800a47c:	370c      	adds	r7, #12
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd90      	pop	{r4, r7, pc}
 800a482:	bf00      	nop
 800a484:	08012930 	.word	0x08012930
 800a488:	20001464 	.word	0x20001464
 800a48c:	08009e73 	.word	0x08009e73
 800a490:	08009e97 	.word	0x08009e97
 800a494:	0801293c 	.word	0x0801293c
 800a498:	08012948 	.word	0x08012948
 800a49c:	200014d8 	.word	0x200014d8
 800a4a0:	20001460 	.word	0x20001460
 800a4a4:	08012954 	.word	0x08012954
 800a4a8:	08012960 	.word	0x08012960

0800a4ac <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 800a4b0:	4b09      	ldr	r3, [pc, #36]	; (800a4d8 <RadioTxPrbs+0x2c>)
 800a4b2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800a4b6:	2101      	movs	r1, #1
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f001 fcb5 	bl	800be28 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 800a4be:	4b07      	ldr	r3, [pc, #28]	; (800a4dc <RadioTxPrbs+0x30>)
 800a4c0:	212d      	movs	r1, #45	; 0x2d
 800a4c2:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800a4c6:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 800a4c8:	f000 fefd 	bl	800b2c6 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 800a4cc:	4804      	ldr	r0, [pc, #16]	; (800a4e0 <RadioTxPrbs+0x34>)
 800a4ce:	f000 fe53 	bl	800b178 <SUBGRF_SetTx>
}
 800a4d2:	bf00      	nop
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	20001464 	.word	0x20001464
 800a4dc:	08009e73 	.word	0x08009e73
 800a4e0:	000fffff 	.word	0x000fffff

0800a4e4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800a4ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f001 fcc0 	bl	800be78 <SUBGRF_SetRfTxPower>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 800a4fc:	7bfb      	ldrb	r3, [r7, #15]
 800a4fe:	2101      	movs	r1, #1
 800a500:	4618      	mov	r0, r3
 800a502:	f001 fc91 	bl	800be28 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 800a506:	f000 fed5 	bl	800b2b4 <SUBGRF_SetTxContinuousWave>
}
 800a50a:	bf00      	nop
 800a50c:	3710      	adds	r7, #16
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}

0800a512 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 800a512:	b480      	push	{r7}
 800a514:	b089      	sub	sp, #36	; 0x24
 800a516:	af00      	add	r7, sp, #0
 800a518:	60f8      	str	r0, [r7, #12]
 800a51a:	60b9      	str	r1, [r7, #8]
 800a51c:	4613      	mov	r3, r2
 800a51e:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 800a520:	2300      	movs	r3, #0
 800a522:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 800a524:	2300      	movs	r3, #0
 800a526:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 800a528:	2300      	movs	r3, #0
 800a52a:	61bb      	str	r3, [r7, #24]
 800a52c:	e011      	b.n	800a552 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	68ba      	ldr	r2, [r7, #8]
 800a532:	4413      	add	r3, r2
 800a534:	781a      	ldrb	r2, [r3, #0]
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	68b9      	ldr	r1, [r7, #8]
 800a53a:	440b      	add	r3, r1
 800a53c:	43d2      	mvns	r2, r2
 800a53e:	b2d2      	uxtb	r2, r2
 800a540:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	4413      	add	r3, r2
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 800a54c:	69bb      	ldr	r3, [r7, #24]
 800a54e:	3301      	adds	r3, #1
 800a550:	61bb      	str	r3, [r7, #24]
 800a552:	79fb      	ldrb	r3, [r7, #7]
 800a554:	69ba      	ldr	r2, [r7, #24]
 800a556:	429a      	cmp	r2, r3
 800a558:	dbe9      	blt.n	800a52e <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 800a55a:	2300      	movs	r3, #0
 800a55c:	61bb      	str	r3, [r7, #24]
 800a55e:	e049      	b.n	800a5f4 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	425a      	negs	r2, r3
 800a564:	f003 0307 	and.w	r3, r3, #7
 800a568:	f002 0207 	and.w	r2, r2, #7
 800a56c:	bf58      	it	pl
 800a56e:	4253      	negpl	r3, r2
 800a570:	b2db      	uxtb	r3, r3
 800a572:	f1c3 0307 	rsb	r3, r3, #7
 800a576:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 800a578:	69bb      	ldr	r3, [r7, #24]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	da00      	bge.n	800a580 <payload_integration+0x6e>
 800a57e:	3307      	adds	r3, #7
 800a580:	10db      	asrs	r3, r3, #3
 800a582:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	3301      	adds	r3, #1
 800a588:	425a      	negs	r2, r3
 800a58a:	f003 0307 	and.w	r3, r3, #7
 800a58e:	f002 0207 	and.w	r2, r2, #7
 800a592:	bf58      	it	pl
 800a594:	4253      	negpl	r3, r2
 800a596:	b2db      	uxtb	r3, r3
 800a598:	f1c3 0307 	rsb	r3, r3, #7
 800a59c:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 800a59e:	69bb      	ldr	r3, [r7, #24]
 800a5a0:	3301      	adds	r3, #1
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	da00      	bge.n	800a5a8 <payload_integration+0x96>
 800a5a6:	3307      	adds	r3, #7
 800a5a8:	10db      	asrs	r3, r3, #3
 800a5aa:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800a5ac:	7dbb      	ldrb	r3, [r7, #22]
 800a5ae:	68ba      	ldr	r2, [r7, #8]
 800a5b0:	4413      	add	r3, r2
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	7dfb      	ldrb	r3, [r7, #23]
 800a5b8:	fa42 f303 	asr.w	r3, r2, r3
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 800a5c4:	7ffa      	ldrb	r2, [r7, #31]
 800a5c6:	7cfb      	ldrb	r3, [r7, #19]
 800a5c8:	4053      	eors	r3, r2
 800a5ca:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 800a5cc:	7d3b      	ldrb	r3, [r7, #20]
 800a5ce:	68fa      	ldr	r2, [r7, #12]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	781b      	ldrb	r3, [r3, #0]
 800a5d4:	b25a      	sxtb	r2, r3
 800a5d6:	7ff9      	ldrb	r1, [r7, #31]
 800a5d8:	7d7b      	ldrb	r3, [r7, #21]
 800a5da:	fa01 f303 	lsl.w	r3, r1, r3
 800a5de:	b25b      	sxtb	r3, r3
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	b259      	sxtb	r1, r3
 800a5e4:	7d3b      	ldrb	r3, [r7, #20]
 800a5e6:	68fa      	ldr	r2, [r7, #12]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	b2ca      	uxtb	r2, r1
 800a5ec:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 800a5ee:	69bb      	ldr	r3, [r7, #24]
 800a5f0:	3301      	adds	r3, #1
 800a5f2:	61bb      	str	r3, [r7, #24]
 800a5f4:	79fb      	ldrb	r3, [r7, #7]
 800a5f6:	00db      	lsls	r3, r3, #3
 800a5f8:	69ba      	ldr	r2, [r7, #24]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	dbb0      	blt.n	800a560 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 800a5fe:	7ffb      	ldrb	r3, [r7, #31]
 800a600:	01db      	lsls	r3, r3, #7
 800a602:	b25a      	sxtb	r2, r3
 800a604:	7ffb      	ldrb	r3, [r7, #31]
 800a606:	019b      	lsls	r3, r3, #6
 800a608:	b25b      	sxtb	r3, r3
 800a60a:	4313      	orrs	r3, r2
 800a60c:	b25b      	sxtb	r3, r3
 800a60e:	7ffa      	ldrb	r2, [r7, #31]
 800a610:	2a00      	cmp	r2, #0
 800a612:	d101      	bne.n	800a618 <payload_integration+0x106>
 800a614:	2220      	movs	r2, #32
 800a616:	e000      	b.n	800a61a <payload_integration+0x108>
 800a618:	2200      	movs	r2, #0
 800a61a:	4313      	orrs	r3, r2
 800a61c:	b259      	sxtb	r1, r3
 800a61e:	79fb      	ldrb	r3, [r7, #7]
 800a620:	68fa      	ldr	r2, [r7, #12]
 800a622:	4413      	add	r3, r2
 800a624:	b2ca      	uxtb	r2, r1
 800a626:	701a      	strb	r2, [r3, #0]
}
 800a628:	bf00      	nop
 800a62a:	3724      	adds	r7, #36	; 0x24
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bc80      	pop	{r7}
 800a630:	4770      	bx	lr
	...

0800a634 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b08c      	sub	sp, #48	; 0x30
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60b9      	str	r1, [r7, #8]
 800a63c:	607a      	str	r2, [r7, #4]
 800a63e:	603b      	str	r3, [r7, #0]
 800a640:	4603      	mov	r3, r0
 800a642:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 800a644:	2300      	movs	r3, #0
 800a646:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t syncword[8] = {0};
 800a648:	2300      	movs	r3, #0
 800a64a:	623b      	str	r3, [r7, #32]
 800a64c:	2300      	movs	r3, #0
 800a64e:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800a650:	f001 fdcd 	bl	800c1ee <RFW_DeInit>

    if( rxContinuous != 0 )
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d001      	beq.n	800a65e <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 800a65a:	2300      	movs	r3, #0
 800a65c:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2b00      	cmp	r3, #0
 800a662:	bf14      	ite	ne
 800a664:	2301      	movne	r3, #1
 800a666:	2300      	moveq	r3, #0
 800a668:	b2da      	uxtb	r2, r3
 800a66a:	4ba3      	ldr	r3, [pc, #652]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a66c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 800a66e:	7bfb      	ldrb	r3, [r7, #15]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d003      	beq.n	800a67c <RadioSetRxGenericConfig+0x48>
 800a674:	2b01      	cmp	r3, #1
 800a676:	f000 80dc 	beq.w	800a832 <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 800a67a:	e194      	b.n	800a9a6 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d003      	beq.n	800a68c <RadioSetRxGenericConfig+0x58>
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d102      	bne.n	800a692 <RadioSetRxGenericConfig+0x5e>
            return -1;
 800a68c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a690:	e18a      	b.n	800a9a8 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	7f9b      	ldrb	r3, [r3, #30]
 800a696:	2b08      	cmp	r3, #8
 800a698:	d902      	bls.n	800a6a0 <RadioSetRxGenericConfig+0x6c>
            return -1;
 800a69a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a69e:	e183      	b.n	800a9a8 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	6919      	ldr	r1, [r3, #16]
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	7f9b      	ldrb	r3, [r3, #30]
 800a6a8:	b29a      	uxth	r2, r3
 800a6aa:	f107 0320 	add.w	r3, r7, #32
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f002 f9ca 	bl	800ca48 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	bf14      	ite	ne
 800a6bc:	2301      	movne	r3, #1
 800a6be:	2300      	moveq	r3, #0
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f000 fe08 	bl	800b2d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a6c8:	4b8b      	ldr	r3, [pc, #556]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	689b      	ldr	r3, [r3, #8]
 800a6d4:	4a88      	ldr	r2, [pc, #544]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a6d6:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	f893 2020 	ldrb.w	r2, [r3, #32]
 800a6de:	4b86      	ldr	r3, [pc, #536]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a6e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f001 fcb3 	bl	800c054 <SUBGRF_GetFskBandwidthRegValue>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	4b81      	ldr	r3, [pc, #516]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a6f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a6f8:	4b7f      	ldr	r3, [pc, #508]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	68db      	ldr	r3, [r3, #12]
 800a702:	b29b      	uxth	r3, r3
 800a704:	00db      	lsls	r3, r3, #3
 800a706:	b29a      	uxth	r2, r3
 800a708:	4b7b      	ldr	r3, [pc, #492]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a70a:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	7fda      	ldrb	r2, [r3, #31]
 800a710:	4b79      	ldr	r3, [pc, #484]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a712:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	7f9b      	ldrb	r3, [r3, #30]
 800a718:	00db      	lsls	r3, r3, #3
 800a71a:	b2da      	uxtb	r2, r3
 800a71c:	4b76      	ldr	r3, [pc, #472]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a71e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800a726:	4b74      	ldr	r3, [pc, #464]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a728:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800a730:	2b00      	cmp	r3, #0
 800a732:	d105      	bne.n	800a740 <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	695b      	ldr	r3, [r3, #20]
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	4b6f      	ldr	r3, [pc, #444]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a73c:	759a      	strb	r2, [r3, #22]
 800a73e:	e00b      	b.n	800a758 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800a746:	2b02      	cmp	r3, #2
 800a748:	d103      	bne.n	800a752 <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 800a74a:	4b6b      	ldr	r3, [pc, #428]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a74c:	22ff      	movs	r2, #255	; 0xff
 800a74e:	759a      	strb	r2, [r3, #22]
 800a750:	e002      	b.n	800a758 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 800a752:	4b69      	ldr	r3, [pc, #420]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a754:	22ff      	movs	r2, #255	; 0xff
 800a756:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a75e:	2b02      	cmp	r3, #2
 800a760:	d004      	beq.n	800a76c <RadioSetRxGenericConfig+0x138>
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800a768:	2b02      	cmp	r3, #2
 800a76a:	d12d      	bne.n	800a7c8 <RadioSetRxGenericConfig+0x194>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a772:	2bf1      	cmp	r3, #241	; 0xf1
 800a774:	d00c      	beq.n	800a790 <RadioSetRxGenericConfig+0x15c>
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a77c:	2bf2      	cmp	r3, #242	; 0xf2
 800a77e:	d007      	beq.n	800a790 <RadioSetRxGenericConfig+0x15c>
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a786:	2b01      	cmp	r3, #1
 800a788:	d002      	beq.n	800a790 <RadioSetRxGenericConfig+0x15c>
            return -1;
 800a78a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a78e:	e10b      	b.n	800a9a8 <RadioSetRxGenericConfig+0x374>
          ConfigGeneric.rtx = CONFIG_RX;
 800a790:	2300      	movs	r3, #0
 800a792:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 800a798:	4b58      	ldr	r3, [pc, #352]	; (800a8fc <RadioSetRxGenericConfig+0x2c8>)
 800a79a:	6819      	ldr	r1, [r3, #0]
 800a79c:	f107 0314 	add.w	r3, r7, #20
 800a7a0:	4a57      	ldr	r2, [pc, #348]	; (800a900 <RadioSetRxGenericConfig+0x2cc>)
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f001 fd16 	bl	800c1d4 <RFW_Init>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d002      	beq.n	800a7b4 <RadioSetRxGenericConfig+0x180>
            return -1;
 800a7ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7b2:	e0f9      	b.n	800a9a8 <RadioSetRxGenericConfig+0x374>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800a7b4:	4b50      	ldr	r3, [pc, #320]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 800a7ba:	4b4f      	ldr	r3, [pc, #316]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a7bc:	2201      	movs	r2, #1
 800a7be:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800a7c0:	4b4d      	ldr	r3, [pc, #308]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	755a      	strb	r2, [r3, #21]
        {
 800a7c6:	e00e      	b.n	800a7e6 <RadioSetRxGenericConfig+0x1b2>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800a7ce:	4b4a      	ldr	r3, [pc, #296]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a7d0:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a7d8:	4b47      	ldr	r3, [pc, #284]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a7da:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800a7e2:	4b45      	ldr	r3, [pc, #276]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a7e4:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 800a7e6:	f7ff fa48 	bl	8009c7a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 800a7ea:	2000      	movs	r0, #0
 800a7ec:	f7fe fbf2 	bl	8008fd4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a7f0:	4844      	ldr	r0, [pc, #272]	; (800a904 <RadioSetRxGenericConfig+0x2d0>)
 800a7f2:	f001 f80b 	bl	800b80c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a7f6:	4844      	ldr	r0, [pc, #272]	; (800a908 <RadioSetRxGenericConfig+0x2d4>)
 800a7f8:	f001 f8da 	bl	800b9b0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800a7fc:	f107 0320 	add.w	r3, r7, #32
 800a800:	4618      	mov	r0, r3
 800a802:	f000 fba2 	bl	800af4a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	8b9b      	ldrh	r3, [r3, #28]
 800a80a:	4618      	mov	r0, r3
 800a80c:	f000 fbec 	bl	800afe8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	8b1b      	ldrh	r3, [r3, #24]
 800a814:	4618      	mov	r0, r3
 800a816:	f000 fbc7 	bl	800afa8 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800a820:	fb03 f202 	mul.w	r2, r3, r2
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	fbb2 f3f3 	udiv	r3, r2, r3
 800a82c:	4a32      	ldr	r2, [pc, #200]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a82e:	6093      	str	r3, [r2, #8]
        break;
 800a830:	e0b9      	b.n	800a9a6 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a836:	2b00      	cmp	r3, #0
 800a838:	d102      	bne.n	800a840 <RadioSetRxGenericConfig+0x20c>
            return -1;
 800a83a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a83e:	e0b3      	b.n	800a9a8 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a846:	2b01      	cmp	r3, #1
 800a848:	d104      	bne.n	800a854 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	695b      	ldr	r3, [r3, #20]
 800a84e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a852:	e002      	b.n	800a85a <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 800a854:	23ff      	movs	r3, #255	; 0xff
 800a856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a85e:	2b00      	cmp	r3, #0
 800a860:	bf14      	ite	ne
 800a862:	2301      	movne	r3, #1
 800a864:	2300      	moveq	r3, #0
 800a866:	b2db      	uxtb	r3, r3
 800a868:	4618      	mov	r0, r3
 800a86a:	f000 fd35 	bl	800b2d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	b2db      	uxtb	r3, r3
 800a872:	4618      	mov	r0, r3
 800a874:	f000 fd3f 	bl	800b2f6 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a878:	4b1f      	ldr	r3, [pc, #124]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a87a:	2201      	movs	r2, #1
 800a87c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800a886:	4b1c      	ldr	r3, [pc, #112]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a888:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800a892:	4b19      	ldr	r3, [pc, #100]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a894:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800a89e:	4b16      	ldr	r3, [pc, #88]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a8a0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a8aa:	2b02      	cmp	r3, #2
 800a8ac:	d010      	beq.n	800a8d0 <RadioSetRxGenericConfig+0x29c>
 800a8ae:	2b02      	cmp	r3, #2
 800a8b0:	dc2c      	bgt.n	800a90c <RadioSetRxGenericConfig+0x2d8>
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d002      	beq.n	800a8bc <RadioSetRxGenericConfig+0x288>
 800a8b6:	2b01      	cmp	r3, #1
 800a8b8:	d005      	beq.n	800a8c6 <RadioSetRxGenericConfig+0x292>
            break;
 800a8ba:	e027      	b.n	800a90c <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a8bc:	4b0e      	ldr	r3, [pc, #56]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800a8c4:	e023      	b.n	800a90e <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a8c6:	4b0c      	ldr	r3, [pc, #48]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800a8ce:	e01e      	b.n	800a90e <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a8d6:	2b0b      	cmp	r3, #11
 800a8d8:	d004      	beq.n	800a8e4 <RadioSetRxGenericConfig+0x2b0>
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a8e0:	2b0c      	cmp	r3, #12
 800a8e2:	d104      	bne.n	800a8ee <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a8e4:	4b04      	ldr	r3, [pc, #16]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800a8ec:	e00f      	b.n	800a90e <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a8ee:	4b02      	ldr	r3, [pc, #8]	; (800a8f8 <RadioSetRxGenericConfig+0x2c4>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800a8f6:	e00a      	b.n	800a90e <RadioSetRxGenericConfig+0x2da>
 800a8f8:	20001464 	.word	0x20001464
 800a8fc:	20001460 	.word	0x20001460
 800a900:	200014d8 	.word	0x200014d8
 800a904:	2000149c 	.word	0x2000149c
 800a908:	20001472 	.word	0x20001472
            break;
 800a90c:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a90e:	4b28      	ldr	r3, [pc, #160]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a910:	2201      	movs	r2, #1
 800a912:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800a918:	4b25      	ldr	r3, [pc, #148]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a91a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800a922:	4b23      	ldr	r3, [pc, #140]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a924:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800a926:	4a22      	ldr	r2, [pc, #136]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a928:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a92c:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800a934:	4b1e      	ldr	r3, [pc, #120]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a936:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800a940:	4b1b      	ldr	r3, [pc, #108]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a942:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 800a946:	f7ff f998 	bl	8009c7a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800a94a:	2001      	movs	r0, #1
 800a94c:	f7fe fb42 	bl	8008fd4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a950:	4818      	ldr	r0, [pc, #96]	; (800a9b4 <RadioSetRxGenericConfig+0x380>)
 800a952:	f000 ff5b 	bl	800b80c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a956:	4818      	ldr	r0, [pc, #96]	; (800a9b8 <RadioSetRxGenericConfig+0x384>)
 800a958:	f001 f82a 	bl	800b9b0 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800a95c:	4b14      	ldr	r3, [pc, #80]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a95e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a962:	2b01      	cmp	r3, #1
 800a964:	d10d      	bne.n	800a982 <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800a966:	f240 7036 	movw	r0, #1846	; 0x736
 800a96a:	f001 f97d 	bl	800bc68 <SUBGRF_ReadRegister>
 800a96e:	4603      	mov	r3, r0
 800a970:	f023 0304 	bic.w	r3, r3, #4
 800a974:	b2db      	uxtb	r3, r3
 800a976:	4619      	mov	r1, r3
 800a978:	f240 7036 	movw	r0, #1846	; 0x736
 800a97c:	f001 f960 	bl	800bc40 <SUBGRF_WriteRegister>
 800a980:	e00c      	b.n	800a99c <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800a982:	f240 7036 	movw	r0, #1846	; 0x736
 800a986:	f001 f96f 	bl	800bc68 <SUBGRF_ReadRegister>
 800a98a:	4603      	mov	r3, r0
 800a98c:	f043 0304 	orr.w	r3, r3, #4
 800a990:	b2db      	uxtb	r3, r3
 800a992:	4619      	mov	r1, r3
 800a994:	f240 7036 	movw	r0, #1846	; 0x736
 800a998:	f001 f952 	bl	800bc40 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 800a99c:	4b04      	ldr	r3, [pc, #16]	; (800a9b0 <RadioSetRxGenericConfig+0x37c>)
 800a99e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a9a2:	609a      	str	r2, [r3, #8]
        break;
 800a9a4:	bf00      	nop
    }
    return status;
 800a9a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3730      	adds	r7, #48	; 0x30
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	20001464 	.word	0x20001464
 800a9b4:	2000149c 	.word	0x2000149c
 800a9b8:	20001472 	.word	0x20001472

0800a9bc <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b08e      	sub	sp, #56	; 0x38
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60b9      	str	r1, [r7, #8]
 800a9c4:	607b      	str	r3, [r7, #4]
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	73fb      	strb	r3, [r7, #15]
 800a9ca:	4613      	mov	r3, r2
 800a9cc:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	633b      	str	r3, [r7, #48]	; 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800a9d6:	f001 fc0a 	bl	800c1ee <RFW_DeInit>
    switch( modem )
 800a9da:	7bfb      	ldrb	r3, [r7, #15]
 800a9dc:	2b03      	cmp	r3, #3
 800a9de:	f200 8204 	bhi.w	800adea <RadioSetTxGenericConfig+0x42e>
 800a9e2:	a201      	add	r2, pc, #4	; (adr r2, 800a9e8 <RadioSetTxGenericConfig+0x2c>)
 800a9e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e8:	0800ab6d 	.word	0x0800ab6d
 800a9ec:	0800acb5 	.word	0x0800acb5
 800a9f0:	0800adad 	.word	0x0800adad
 800a9f4:	0800a9f9 	.word	0x0800a9f9
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	7c9b      	ldrb	r3, [r3, #18]
 800a9fc:	2b08      	cmp	r3, #8
 800a9fe:	d902      	bls.n	800aa06 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 800aa00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa04:	e206      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	6899      	ldr	r1, [r3, #8]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	7c9b      	ldrb	r3, [r3, #18]
 800aa0e:	b29a      	uxth	r2, r3
 800aa10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aa14:	4618      	mov	r0, r3
 800aa16:	f002 f817 	bl	800ca48 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d102      	bne.n	800aa28 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 800aa22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa26:	e1f5      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
        }
        else if (config->msk.BitRate<= 10000)
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f242 7210 	movw	r2, #10000	; 0x2710
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d813      	bhi.n	800aa5c <RadioSetTxGenericConfig+0xa0>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 800aa34:	2302      	movs	r3, #2
 800aa36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 800aa3a:	4b99      	ldr	r3, [pc, #612]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa3c:	2203      	movs	r2, #3
 800aa3e:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 800aa40:	4b97      	ldr	r3, [pc, #604]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa42:	2203      	movs	r2, #3
 800aa44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4a94      	ldr	r2, [pc, #592]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa4e:	63d3      	str	r3, [r2, #60]	; 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	7cda      	ldrb	r2, [r3, #19]
 800aa54:	4b92      	ldr	r3, [pc, #584]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa5a:	e017      	b.n	800aa8c <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
          radio_modem= MODEM_FSK;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800aa62:	4b8f      	ldr	r3, [pc, #572]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa64:	2200      	movs	r2, #0
 800aa66:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800aa68:	4b8d      	ldr	r3, [pc, #564]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a8a      	ldr	r2, [pc, #552]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa76:	63d3      	str	r3, [r2, #60]	; 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	7cda      	ldrb	r2, [r3, #19]
 800aa7c:	4b88      	ldr	r3, [pc, #544]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	089b      	lsrs	r3, r3, #2
 800aa88:	4a85      	ldr	r2, [pc, #532]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa8a:	6413      	str	r3, [r2, #64]	; 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	00db      	lsls	r3, r3, #3
 800aa94:	b29a      	uxth	r2, r3
 800aa96:	4b82      	ldr	r3, [pc, #520]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa98:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800aa9a:	4b81      	ldr	r3, [pc, #516]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aa9c:	2204      	movs	r2, #4
 800aa9e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	7c9b      	ldrb	r3, [r3, #18]
 800aaa4:	00db      	lsls	r3, r3, #3
 800aaa6:	b2da      	uxtb	r2, r3
 800aaa8:	4b7d      	ldr	r3, [pc, #500]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aaaa:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800aaac:	4b7c      	ldr	r3, [pc, #496]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	7d9b      	ldrb	r3, [r3, #22]
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d003      	beq.n	800aac2 <RadioSetTxGenericConfig+0x106>
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	7d1b      	ldrb	r3, [r3, #20]
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	d12b      	bne.n	800ab1a <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	7d5b      	ldrb	r3, [r3, #21]
 800aac6:	2bf1      	cmp	r3, #241	; 0xf1
 800aac8:	d00a      	beq.n	800aae0 <RadioSetTxGenericConfig+0x124>
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	7d5b      	ldrb	r3, [r3, #21]
 800aace:	2bf2      	cmp	r3, #242	; 0xf2
 800aad0:	d006      	beq.n	800aae0 <RadioSetTxGenericConfig+0x124>
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	7d5b      	ldrb	r3, [r3, #21]
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d002      	beq.n	800aae0 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 800aada:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aade:	e199      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 800aae4:	2301      	movs	r3, #1
 800aae6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800aaea:	4b6e      	ldr	r3, [pc, #440]	; (800aca4 <RadioSetTxGenericConfig+0x2e8>)
 800aaec:	6819      	ldr	r1, [r3, #0]
 800aaee:	f107 0320 	add.w	r3, r7, #32
 800aaf2:	4a6d      	ldr	r2, [pc, #436]	; (800aca8 <RadioSetTxGenericConfig+0x2ec>)
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f001 fb6d 	bl	800c1d4 <RFW_Init>
 800aafa:	4603      	mov	r3, r0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d002      	beq.n	800ab06 <RadioSetTxGenericConfig+0x14a>
            {
              return -1;
 800ab00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab04:	e186      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800ab06:	4b66      	ldr	r3, [pc, #408]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 800ab0c:	4b64      	ldr	r3, [pc, #400]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab0e:	2201      	movs	r2, #1
 800ab10:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800ab12:	4b63      	ldr	r3, [pc, #396]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab14:	2200      	movs	r2, #0
 800ab16:	755a      	strb	r2, [r3, #21]
        {
 800ab18:	e00b      	b.n	800ab32 <RadioSetTxGenericConfig+0x176>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	7d5a      	ldrb	r2, [r3, #21]
 800ab1e:	4b60      	ldr	r3, [pc, #384]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab20:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	7d9a      	ldrb	r2, [r3, #22]
 800ab26:	4b5e      	ldr	r3, [pc, #376]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab28:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	7d1a      	ldrb	r2, [r3, #20]
 800ab2e:	4b5c      	ldr	r3, [pc, #368]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab30:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800ab32:	f7ff f8a2 	bl	8009c7a <RadioStandby>
        RadioSetModem( radio_modem );
 800ab36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7fe fa4a 	bl	8008fd4 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ab40:	485a      	ldr	r0, [pc, #360]	; (800acac <RadioSetTxGenericConfig+0x2f0>)
 800ab42:	f000 fe63 	bl	800b80c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ab46:	485a      	ldr	r0, [pc, #360]	; (800acb0 <RadioSetTxGenericConfig+0x2f4>)
 800ab48:	f000 ff32 	bl	800b9b0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800ab4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ab50:	4618      	mov	r0, r3
 800ab52:	f000 f9fa 	bl	800af4a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	8a1b      	ldrh	r3, [r3, #16]
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f000 fa44 	bl	800afe8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	899b      	ldrh	r3, [r3, #12]
 800ab64:	4618      	mov	r0, r3
 800ab66:	f000 fa1f 	bl	800afa8 <SUBGRF_SetCrcPolynomial>
        break;
 800ab6a:	e13f      	b.n	800adec <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d102      	bne.n	800ab7a <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 800ab74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab78:	e14c      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	7c9b      	ldrb	r3, [r3, #18]
 800ab7e:	2b08      	cmp	r3, #8
 800ab80:	d902      	bls.n	800ab88 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 800ab82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab86:	e145      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	6899      	ldr	r1, [r3, #8]
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	7c9b      	ldrb	r3, [r3, #18]
 800ab90:	b29a      	uxth	r2, r3
 800ab92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ab96:	4618      	mov	r0, r3
 800ab98:	f001 ff56 	bl	800ca48 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800ab9c:	4b40      	ldr	r3, [pc, #256]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4a3d      	ldr	r2, [pc, #244]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abaa:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	7cda      	ldrb	r2, [r3, #19]
 800abb0:	4b3b      	ldr	r3, [pc, #236]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	699b      	ldr	r3, [r3, #24]
 800abba:	4a39      	ldr	r2, [pc, #228]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abbc:	6413      	str	r3, [r2, #64]	; 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800abbe:	4b38      	ldr	r3, [pc, #224]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abc0:	2200      	movs	r2, #0
 800abc2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	b29b      	uxth	r3, r3
 800abca:	00db      	lsls	r3, r3, #3
 800abcc:	b29a      	uxth	r2, r3
 800abce:	4b34      	ldr	r3, [pc, #208]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abd0:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800abd2:	4b33      	ldr	r3, [pc, #204]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abd4:	2204      	movs	r2, #4
 800abd6:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	7c9b      	ldrb	r3, [r3, #18]
 800abdc:	00db      	lsls	r3, r3, #3
 800abde:	b2da      	uxtb	r2, r3
 800abe0:	4b2f      	ldr	r3, [pc, #188]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abe2:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800abe4:	4b2e      	ldr	r3, [pc, #184]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	7d9b      	ldrb	r3, [r3, #22]
 800abee:	2b02      	cmp	r3, #2
 800abf0:	d003      	beq.n	800abfa <RadioSetTxGenericConfig+0x23e>
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	7d1b      	ldrb	r3, [r3, #20]
 800abf6:	2b02      	cmp	r3, #2
 800abf8:	d12a      	bne.n	800ac50 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	7d5b      	ldrb	r3, [r3, #21]
 800abfe:	2bf1      	cmp	r3, #241	; 0xf1
 800ac00:	d00a      	beq.n	800ac18 <RadioSetTxGenericConfig+0x25c>
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	7d5b      	ldrb	r3, [r3, #21]
 800ac06:	2bf2      	cmp	r3, #242	; 0xf2
 800ac08:	d006      	beq.n	800ac18 <RadioSetTxGenericConfig+0x25c>
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	7d5b      	ldrb	r3, [r3, #21]
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d002      	beq.n	800ac18 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 800ac12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ac16:	e0fd      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800ac20:	4b20      	ldr	r3, [pc, #128]	; (800aca4 <RadioSetTxGenericConfig+0x2e8>)
 800ac22:	6819      	ldr	r1, [r3, #0]
 800ac24:	f107 0314 	add.w	r3, r7, #20
 800ac28:	4a1f      	ldr	r2, [pc, #124]	; (800aca8 <RadioSetTxGenericConfig+0x2ec>)
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f001 fad2 	bl	800c1d4 <RFW_Init>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d002      	beq.n	800ac3c <RadioSetTxGenericConfig+0x280>
            {
              return -1;
 800ac36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ac3a:	e0eb      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800ac3c:	4b18      	ldr	r3, [pc, #96]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ac3e:	2200      	movs	r2, #0
 800ac40:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 800ac42:	4b17      	ldr	r3, [pc, #92]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ac44:	2201      	movs	r2, #1
 800ac46:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800ac48:	4b15      	ldr	r3, [pc, #84]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	755a      	strb	r2, [r3, #21]
        {
 800ac4e:	e00b      	b.n	800ac68 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	7d5a      	ldrb	r2, [r3, #21]
 800ac54:	4b12      	ldr	r3, [pc, #72]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ac56:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	7d9a      	ldrb	r2, [r3, #22]
 800ac5c:	4b10      	ldr	r3, [pc, #64]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ac5e:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	7d1a      	ldrb	r2, [r3, #20]
 800ac64:	4b0e      	ldr	r3, [pc, #56]	; (800aca0 <RadioSetTxGenericConfig+0x2e4>)
 800ac66:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800ac68:	f7ff f807 	bl	8009c7a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 800ac6c:	2000      	movs	r0, #0
 800ac6e:	f7fe f9b1 	bl	8008fd4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ac72:	480e      	ldr	r0, [pc, #56]	; (800acac <RadioSetTxGenericConfig+0x2f0>)
 800ac74:	f000 fdca 	bl	800b80c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ac78:	480d      	ldr	r0, [pc, #52]	; (800acb0 <RadioSetTxGenericConfig+0x2f4>)
 800ac7a:	f000 fe99 	bl	800b9b0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800ac7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac82:	4618      	mov	r0, r3
 800ac84:	f000 f961 	bl	800af4a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	8a1b      	ldrh	r3, [r3, #16]
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f000 f9ab 	bl	800afe8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	899b      	ldrh	r3, [r3, #12]
 800ac96:	4618      	mov	r0, r3
 800ac98:	f000 f986 	bl	800afa8 <SUBGRF_SetCrcPolynomial>
        break;
 800ac9c:	e0a6      	b.n	800adec <RadioSetTxGenericConfig+0x430>
 800ac9e:	bf00      	nop
 800aca0:	20001464 	.word	0x20001464
 800aca4:	20001460 	.word	0x20001460
 800aca8:	200014c0 	.word	0x200014c0
 800acac:	2000149c 	.word	0x2000149c
 800acb0:	20001472 	.word	0x20001472
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800acb4:	4b59      	ldr	r3, [pc, #356]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800acb6:	2201      	movs	r2, #1
 800acb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	781a      	ldrb	r2, [r3, #0]
 800acc0:	4b56      	ldr	r3, [pc, #344]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800acc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	785a      	ldrb	r2, [r3, #1]
 800acca:	4b54      	ldr	r3, [pc, #336]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800accc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	789a      	ldrb	r2, [r3, #2]
 800acd4:	4b51      	ldr	r3, [pc, #324]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800acd6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	78db      	ldrb	r3, [r3, #3]
 800acde:	2b02      	cmp	r3, #2
 800ace0:	d010      	beq.n	800ad04 <RadioSetTxGenericConfig+0x348>
 800ace2:	2b02      	cmp	r3, #2
 800ace4:	dc20      	bgt.n	800ad28 <RadioSetTxGenericConfig+0x36c>
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d002      	beq.n	800acf0 <RadioSetTxGenericConfig+0x334>
 800acea:	2b01      	cmp	r3, #1
 800acec:	d005      	beq.n	800acfa <RadioSetTxGenericConfig+0x33e>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 800acee:	e01b      	b.n	800ad28 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800acf0:	4b4a      	ldr	r3, [pc, #296]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800acf8:	e017      	b.n	800ad2a <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800acfa:	4b48      	ldr	r3, [pc, #288]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800acfc:	2201      	movs	r2, #1
 800acfe:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800ad02:	e012      	b.n	800ad2a <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	781b      	ldrb	r3, [r3, #0]
 800ad08:	2b0b      	cmp	r3, #11
 800ad0a:	d003      	beq.n	800ad14 <RadioSetTxGenericConfig+0x358>
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	781b      	ldrb	r3, [r3, #0]
 800ad10:	2b0c      	cmp	r3, #12
 800ad12:	d104      	bne.n	800ad1e <RadioSetTxGenericConfig+0x362>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800ad14:	4b41      	ldr	r3, [pc, #260]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad16:	2201      	movs	r2, #1
 800ad18:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800ad1c:	e005      	b.n	800ad2a <RadioSetTxGenericConfig+0x36e>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800ad1e:	4b3f      	ldr	r3, [pc, #252]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad20:	2200      	movs	r2, #0
 800ad22:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800ad26:	e000      	b.n	800ad2a <RadioSetTxGenericConfig+0x36e>
            break;
 800ad28:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ad2a:	4b3c      	ldr	r3, [pc, #240]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad2c:	2201      	movs	r2, #1
 800ad2e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	889a      	ldrh	r2, [r3, #4]
 800ad34:	4b39      	ldr	r3, [pc, #228]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad36:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	799a      	ldrb	r2, [r3, #6]
 800ad3c:	4b37      	ldr	r3, [pc, #220]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad3e:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	79da      	ldrb	r2, [r3, #7]
 800ad44:	4b35      	ldr	r3, [pc, #212]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad46:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	7a1a      	ldrb	r2, [r3, #8]
 800ad4e:	4b33      	ldr	r3, [pc, #204]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        RadioStandby( );
 800ad54:	f7fe ff91 	bl	8009c7a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800ad58:	2001      	movs	r0, #1
 800ad5a:	f7fe f93b 	bl	8008fd4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ad5e:	4830      	ldr	r0, [pc, #192]	; (800ae20 <RadioSetTxGenericConfig+0x464>)
 800ad60:	f000 fd54 	bl	800b80c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ad64:	482f      	ldr	r0, [pc, #188]	; (800ae24 <RadioSetTxGenericConfig+0x468>)
 800ad66:	f000 fe23 	bl	800b9b0 <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800ad6a:	4b2c      	ldr	r3, [pc, #176]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ad6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ad70:	2b06      	cmp	r3, #6
 800ad72:	d10d      	bne.n	800ad90 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800ad74:	f640 0089 	movw	r0, #2185	; 0x889
 800ad78:	f000 ff76 	bl	800bc68 <SUBGRF_ReadRegister>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	f023 0304 	bic.w	r3, r3, #4
 800ad82:	b2db      	uxtb	r3, r3
 800ad84:	4619      	mov	r1, r3
 800ad86:	f640 0089 	movw	r0, #2185	; 0x889
 800ad8a:	f000 ff59 	bl	800bc40 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 800ad8e:	e02d      	b.n	800adec <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800ad90:	f640 0089 	movw	r0, #2185	; 0x889
 800ad94:	f000 ff68 	bl	800bc68 <SUBGRF_ReadRegister>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	f043 0304 	orr.w	r3, r3, #4
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	4619      	mov	r1, r3
 800ada2:	f640 0089 	movw	r0, #2185	; 0x889
 800ada6:	f000 ff4b 	bl	800bc40 <SUBGRF_WriteRegister>
        break;
 800adaa:	e01f      	b.n	800adec <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d004      	beq.n	800adbe <RadioSetTxGenericConfig+0x402>
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adbc:	d902      	bls.n	800adc4 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 800adbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800adc2:	e027      	b.n	800ae14 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 800adc4:	2003      	movs	r0, #3
 800adc6:	f7fe f905 	bl	8008fd4 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800adca:	4b14      	ldr	r3, [pc, #80]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800adcc:	2202      	movs	r2, #2
 800adce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	4a11      	ldr	r2, [pc, #68]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800add8:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800adda:	4b10      	ldr	r3, [pc, #64]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800addc:	2216      	movs	r2, #22
 800adde:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ade2:	480f      	ldr	r0, [pc, #60]	; (800ae20 <RadioSetTxGenericConfig+0x464>)
 800ade4:	f000 fd12 	bl	800b80c <SUBGRF_SetModulationParams>
        break;
 800ade8:	e000      	b.n	800adec <RadioSetTxGenericConfig+0x430>
    default:
        break;
 800adea:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800adec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adf0:	4618      	mov	r0, r3
 800adf2:	f001 f841 	bl	800be78 <SUBGRF_SetRfTxPower>
 800adf6:	4603      	mov	r3, r0
 800adf8:	461a      	mov	r2, r3
 800adfa:	4b08      	ldr	r3, [pc, #32]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800adfc:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 800ae00:	4b06      	ldr	r3, [pc, #24]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ae02:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800ae06:	4618      	mov	r0, r3
 800ae08:	f001 fa05 	bl	800c216 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800ae0c:	4a03      	ldr	r2, [pc, #12]	; (800ae1c <RadioSetTxGenericConfig+0x460>)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6053      	str	r3, [r2, #4]
    return 0;
 800ae12:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3738      	adds	r7, #56	; 0x38
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}
 800ae1c:	20001464 	.word	0x20001464
 800ae20:	2000149c 	.word	0x2000149c
 800ae24:	20001472 	.word	0x20001472

0800ae28 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d002      	beq.n	800ae3c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800ae36:	4a1a      	ldr	r2, [pc, #104]	; (800aea0 <SUBGRF_Init+0x78>)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 800ae3c:	f7f6 fecc 	bl	8001bd8 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800ae40:	2002      	movs	r0, #2
 800ae42:	f001 f8e5 	bl	800c010 <Radio_SMPS_Set>

    ImageCalibrated = false;
 800ae46:	4b17      	ldr	r3, [pc, #92]	; (800aea4 <SUBGRF_Init+0x7c>)
 800ae48:	2200      	movs	r2, #0
 800ae4a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800ae4c:	2000      	movs	r0, #0
 800ae4e:	f000 f977 	bl	800b140 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800ae52:	f001 fd37 	bl	800c8c4 <RBI_IsTCXO>
 800ae56:	4603      	mov	r3, r0
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d10e      	bne.n	800ae7a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 800ae5c:	2140      	movs	r1, #64	; 0x40
 800ae5e:	2001      	movs	r0, #1
 800ae60:	f000 fb78 	bl	800b554 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800ae64:	2100      	movs	r1, #0
 800ae66:	f640 1011 	movw	r0, #2321	; 0x911
 800ae6a:	f000 fee9 	bl	800bc40 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800ae6e:	237f      	movs	r3, #127	; 0x7f
 800ae70:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800ae72:	7b38      	ldrb	r0, [r7, #12]
 800ae74:	f000 fa85 	bl	800b382 <SUBGRF_Calibrate>
 800ae78:	e009      	b.n	800ae8e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800ae7a:	2120      	movs	r1, #32
 800ae7c:	f640 1011 	movw	r0, #2321	; 0x911
 800ae80:	f000 fede 	bl	800bc40 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800ae84:	2120      	movs	r1, #32
 800ae86:	f640 1012 	movw	r0, #2322	; 0x912
 800ae8a:	f000 fed9 	bl	800bc40 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800ae8e:	f001 fcfd 	bl	800c88c <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800ae92:	4b05      	ldr	r3, [pc, #20]	; (800aea8 <SUBGRF_Init+0x80>)
 800ae94:	2201      	movs	r2, #1
 800ae96:	701a      	strb	r2, [r3, #0]
}
 800ae98:	bf00      	nop
 800ae9a:	3710      	adds	r7, #16
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	200014fc 	.word	0x200014fc
 800aea4:	200014f8 	.word	0x200014f8
 800aea8:	200014f0 	.word	0x200014f0

0800aeac <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800aeac:	b480      	push	{r7}
 800aeae:	af00      	add	r7, sp, #0
    return OperatingMode;
 800aeb0:	4b02      	ldr	r3, [pc, #8]	; (800aebc <SUBGRF_GetOperatingMode+0x10>)
 800aeb2:	781b      	ldrb	r3, [r3, #0]
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bc80      	pop	{r7}
 800aeba:	4770      	bx	lr
 800aebc:	200014f0 	.word	0x200014f0

0800aec0 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	460b      	mov	r3, r1
 800aeca:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800aecc:	78fb      	ldrb	r3, [r7, #3]
 800aece:	461a      	mov	r2, r3
 800aed0:	6879      	ldr	r1, [r7, #4]
 800aed2:	2000      	movs	r0, #0
 800aed4:	f000 ff20 	bl	800bd18 <SUBGRF_WriteBuffer>
}
 800aed8:	bf00      	nop
 800aeda:	3708      	adds	r7, #8
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	60b9      	str	r1, [r7, #8]
 800aeea:	4613      	mov	r3, r2
 800aeec:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800aef2:	f107 0317 	add.w	r3, r7, #23
 800aef6:	4619      	mov	r1, r3
 800aef8:	68b8      	ldr	r0, [r7, #8]
 800aefa:	f000 fe23 	bl	800bb44 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	781b      	ldrb	r3, [r3, #0]
 800af02:	79fa      	ldrb	r2, [r7, #7]
 800af04:	429a      	cmp	r2, r3
 800af06:	d201      	bcs.n	800af0c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800af08:	2301      	movs	r3, #1
 800af0a:	e007      	b.n	800af1c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800af0c:	7df8      	ldrb	r0, [r7, #23]
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	461a      	mov	r2, r3
 800af14:	68f9      	ldr	r1, [r7, #12]
 800af16:	f000 ff21 	bl	800bd5c <SUBGRF_ReadBuffer>

    return 0;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3718      	adds	r7, #24
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	460b      	mov	r3, r1
 800af2e:	607a      	str	r2, [r7, #4]
 800af30:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800af32:	7afb      	ldrb	r3, [r7, #11]
 800af34:	4619      	mov	r1, r3
 800af36:	68f8      	ldr	r0, [r7, #12]
 800af38:	f7ff ffc2 	bl	800aec0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f91b 	bl	800b178 <SUBGRF_SetTx>
}
 800af42:	bf00      	nop
 800af44:	3710      	adds	r7, #16
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b082      	sub	sp, #8
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800af52:	2208      	movs	r2, #8
 800af54:	6879      	ldr	r1, [r7, #4]
 800af56:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800af5a:	f000 fe99 	bl	800bc90 <SUBGRF_WriteRegisters>
    return 0;
 800af5e:	2300      	movs	r3, #0
}
 800af60:	4618      	mov	r0, r3
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	4603      	mov	r3, r0
 800af70:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800af72:	88fb      	ldrh	r3, [r7, #6]
 800af74:	0a1b      	lsrs	r3, r3, #8
 800af76:	b29b      	uxth	r3, r3
 800af78:	b2db      	uxtb	r3, r3
 800af7a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800af7c:	88fb      	ldrh	r3, [r7, #6]
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800af82:	f000 fb6b 	bl	800b65c <SUBGRF_GetPacketType>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d108      	bne.n	800af9e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800af8c:	f107 030c 	add.w	r3, r7, #12
 800af90:	2202      	movs	r2, #2
 800af92:	4619      	mov	r1, r3
 800af94:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800af98:	f000 fe7a 	bl	800bc90 <SUBGRF_WriteRegisters>
            break;
 800af9c:	e000      	b.n	800afa0 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800af9e:	bf00      	nop
    }
}
 800afa0:	bf00      	nop
 800afa2:	3710      	adds	r7, #16
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b084      	sub	sp, #16
 800afac:	af00      	add	r7, sp, #0
 800afae:	4603      	mov	r3, r0
 800afb0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800afb2:	88fb      	ldrh	r3, [r7, #6]
 800afb4:	0a1b      	lsrs	r3, r3, #8
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	b2db      	uxtb	r3, r3
 800afba:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800afbc:	88fb      	ldrh	r3, [r7, #6]
 800afbe:	b2db      	uxtb	r3, r3
 800afc0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800afc2:	f000 fb4b 	bl	800b65c <SUBGRF_GetPacketType>
 800afc6:	4603      	mov	r3, r0
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d108      	bne.n	800afde <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800afcc:	f107 030c 	add.w	r3, r7, #12
 800afd0:	2202      	movs	r2, #2
 800afd2:	4619      	mov	r1, r3
 800afd4:	f240 60be 	movw	r0, #1726	; 0x6be
 800afd8:	f000 fe5a 	bl	800bc90 <SUBGRF_WriteRegisters>
            break;
 800afdc:	e000      	b.n	800afe0 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800afde:	bf00      	nop
    }
}
 800afe0:	bf00      	nop
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	4603      	mov	r3, r0
 800aff0:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800aff2:	2300      	movs	r3, #0
 800aff4:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800aff6:	f000 fb31 	bl	800b65c <SUBGRF_GetPacketType>
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d121      	bne.n	800b044 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800b000:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800b004:	f000 fe30 	bl	800bc68 <SUBGRF_ReadRegister>
 800b008:	4603      	mov	r3, r0
 800b00a:	f023 0301 	bic.w	r3, r3, #1
 800b00e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800b010:	88fb      	ldrh	r3, [r7, #6]
 800b012:	0a1b      	lsrs	r3, r3, #8
 800b014:	b29b      	uxth	r3, r3
 800b016:	b25b      	sxtb	r3, r3
 800b018:	f003 0301 	and.w	r3, r3, #1
 800b01c:	b25a      	sxtb	r2, r3
 800b01e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b022:	4313      	orrs	r3, r2
 800b024:	b25b      	sxtb	r3, r3
 800b026:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800b028:	7bfb      	ldrb	r3, [r7, #15]
 800b02a:	4619      	mov	r1, r3
 800b02c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800b030:	f000 fe06 	bl	800bc40 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800b034:	88fb      	ldrh	r3, [r7, #6]
 800b036:	b2db      	uxtb	r3, r3
 800b038:	4619      	mov	r1, r3
 800b03a:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800b03e:	f000 fdff 	bl	800bc40 <SUBGRF_WriteRegister>
            break;
 800b042:	e000      	b.n	800b046 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800b044:	bf00      	nop
    }
}
 800b046:	bf00      	nop
 800b048:	3710      	adds	r7, #16
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b082      	sub	sp, #8
 800b052:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800b054:	2300      	movs	r3, #0
 800b056:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800b058:	2300      	movs	r3, #0
 800b05a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800b05c:	2300      	movs	r3, #0
 800b05e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800b060:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800b064:	f000 fe00 	bl	800bc68 <SUBGRF_ReadRegister>
 800b068:	4603      	mov	r3, r0
 800b06a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800b06c:	79fb      	ldrb	r3, [r7, #7]
 800b06e:	f023 0301 	bic.w	r3, r3, #1
 800b072:	b2db      	uxtb	r3, r3
 800b074:	4619      	mov	r1, r3
 800b076:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800b07a:	f000 fde1 	bl	800bc40 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800b07e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800b082:	f000 fdf1 	bl	800bc68 <SUBGRF_ReadRegister>
 800b086:	4603      	mov	r3, r0
 800b088:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800b08a:	79bb      	ldrb	r3, [r7, #6]
 800b08c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b090:	b2db      	uxtb	r3, r3
 800b092:	4619      	mov	r1, r3
 800b094:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800b098:	f000 fdd2 	bl	800bc40 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800b09c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b0a0:	f000 f88a 	bl	800b1b8 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800b0a4:	463b      	mov	r3, r7
 800b0a6:	2204      	movs	r2, #4
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	f640 0019 	movw	r0, #2073	; 0x819
 800b0ae:	f000 fe11 	bl	800bcd4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	f000 f844 	bl	800b140 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800b0b8:	79fb      	ldrb	r3, [r7, #7]
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800b0c0:	f000 fdbe 	bl	800bc40 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800b0c4:	79bb      	ldrb	r3, [r7, #6]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800b0cc:	f000 fdb8 	bl	800bc40 <SUBGRF_WriteRegister>

    return number;
 800b0d0:	683b      	ldr	r3, [r7, #0]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3708      	adds	r7, #8
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
	...

0800b0dc <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b084      	sub	sp, #16
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	f001 fbd8 	bl	800c89a <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800b0ea:	2002      	movs	r0, #2
 800b0ec:	f000 ff90 	bl	800c010 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800b0f0:	793b      	ldrb	r3, [r7, #4]
 800b0f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	009b      	lsls	r3, r3, #2
 800b0fa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800b0fc:	793b      	ldrb	r3, [r7, #4]
 800b0fe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b102:	b2db      	uxtb	r3, r3
 800b104:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800b106:	b25b      	sxtb	r3, r3
 800b108:	4313      	orrs	r3, r2
 800b10a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800b10c:	793b      	ldrb	r3, [r7, #4]
 800b10e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b112:	b2db      	uxtb	r3, r3
 800b114:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800b116:	4313      	orrs	r3, r2
 800b118:	b25b      	sxtb	r3, r3
 800b11a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800b11c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800b11e:	f107 030f 	add.w	r3, r7, #15
 800b122:	2201      	movs	r2, #1
 800b124:	4619      	mov	r1, r3
 800b126:	2084      	movs	r0, #132	; 0x84
 800b128:	f000 fe3a 	bl	800bda0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 800b12c:	4b03      	ldr	r3, [pc, #12]	; (800b13c <SUBGRF_SetSleep+0x60>)
 800b12e:	2200      	movs	r2, #0
 800b130:	701a      	strb	r2, [r3, #0]
}
 800b132:	bf00      	nop
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	200014f0 	.word	0x200014f0

0800b140 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b082      	sub	sp, #8
 800b144:	af00      	add	r7, sp, #0
 800b146:	4603      	mov	r3, r0
 800b148:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800b14a:	1dfb      	adds	r3, r7, #7
 800b14c:	2201      	movs	r2, #1
 800b14e:	4619      	mov	r1, r3
 800b150:	2080      	movs	r0, #128	; 0x80
 800b152:	f000 fe25 	bl	800bda0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800b156:	79fb      	ldrb	r3, [r7, #7]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d103      	bne.n	800b164 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800b15c:	4b05      	ldr	r3, [pc, #20]	; (800b174 <SUBGRF_SetStandby+0x34>)
 800b15e:	2201      	movs	r2, #1
 800b160:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800b162:	e002      	b.n	800b16a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800b164:	4b03      	ldr	r3, [pc, #12]	; (800b174 <SUBGRF_SetStandby+0x34>)
 800b166:	2202      	movs	r2, #2
 800b168:	701a      	strb	r2, [r3, #0]
}
 800b16a:	bf00      	nop
 800b16c:	3708      	adds	r7, #8
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	200014f0 	.word	0x200014f0

0800b178 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800b180:	4b0c      	ldr	r3, [pc, #48]	; (800b1b4 <SUBGRF_SetTx+0x3c>)
 800b182:	2204      	movs	r2, #4
 800b184:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	0c1b      	lsrs	r3, r3, #16
 800b18a:	b2db      	uxtb	r3, r3
 800b18c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	0a1b      	lsrs	r3, r3, #8
 800b192:	b2db      	uxtb	r3, r3
 800b194:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800b19c:	f107 030c 	add.w	r3, r7, #12
 800b1a0:	2203      	movs	r2, #3
 800b1a2:	4619      	mov	r1, r3
 800b1a4:	2083      	movs	r0, #131	; 0x83
 800b1a6:	f000 fdfb 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b1aa:	bf00      	nop
 800b1ac:	3710      	adds	r7, #16
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}
 800b1b2:	bf00      	nop
 800b1b4:	200014f0 	.word	0x200014f0

0800b1b8 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b084      	sub	sp, #16
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800b1c0:	4b0c      	ldr	r3, [pc, #48]	; (800b1f4 <SUBGRF_SetRx+0x3c>)
 800b1c2:	2205      	movs	r2, #5
 800b1c4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	0c1b      	lsrs	r3, r3, #16
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	0a1b      	lsrs	r3, r3, #8
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800b1dc:	f107 030c 	add.w	r3, r7, #12
 800b1e0:	2203      	movs	r2, #3
 800b1e2:	4619      	mov	r1, r3
 800b1e4:	2082      	movs	r0, #130	; 0x82
 800b1e6:	f000 fddb 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b1ea:	bf00      	nop
 800b1ec:	3710      	adds	r7, #16
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	200014f0 	.word	0x200014f0

0800b1f8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800b200:	4b0e      	ldr	r3, [pc, #56]	; (800b23c <SUBGRF_SetRxBoosted+0x44>)
 800b202:	2205      	movs	r2, #5
 800b204:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800b206:	2197      	movs	r1, #151	; 0x97
 800b208:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800b20c:	f000 fd18 	bl	800bc40 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	0c1b      	lsrs	r3, r3, #16
 800b214:	b2db      	uxtb	r3, r3
 800b216:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	0a1b      	lsrs	r3, r3, #8
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	b2db      	uxtb	r3, r3
 800b224:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800b226:	f107 030c 	add.w	r3, r7, #12
 800b22a:	2203      	movs	r2, #3
 800b22c:	4619      	mov	r1, r3
 800b22e:	2082      	movs	r0, #130	; 0x82
 800b230:	f000 fdb6 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b234:	bf00      	nop
 800b236:	3710      	adds	r7, #16
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	200014f0 	.word	0x200014f0

0800b240 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	0c1b      	lsrs	r3, r3, #16
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	0a1b      	lsrs	r3, r3, #8
 800b256:	b2db      	uxtb	r3, r3
 800b258:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	0c1b      	lsrs	r3, r3, #16
 800b264:	b2db      	uxtb	r3, r3
 800b266:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	0a1b      	lsrs	r3, r3, #8
 800b26c:	b2db      	uxtb	r3, r3
 800b26e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	b2db      	uxtb	r3, r3
 800b274:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800b276:	f107 0308 	add.w	r3, r7, #8
 800b27a:	2206      	movs	r2, #6
 800b27c:	4619      	mov	r1, r3
 800b27e:	2094      	movs	r0, #148	; 0x94
 800b280:	f000 fd8e 	bl	800bda0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 800b284:	4b03      	ldr	r3, [pc, #12]	; (800b294 <SUBGRF_SetRxDutyCycle+0x54>)
 800b286:	2206      	movs	r2, #6
 800b288:	701a      	strb	r2, [r3, #0]
}
 800b28a:	bf00      	nop
 800b28c:	3710      	adds	r7, #16
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	200014f0 	.word	0x200014f0

0800b298 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800b29c:	2200      	movs	r2, #0
 800b29e:	2100      	movs	r1, #0
 800b2a0:	20c5      	movs	r0, #197	; 0xc5
 800b2a2:	f000 fd7d 	bl	800bda0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800b2a6:	4b02      	ldr	r3, [pc, #8]	; (800b2b0 <SUBGRF_SetCad+0x18>)
 800b2a8:	2207      	movs	r2, #7
 800b2aa:	701a      	strb	r2, [r3, #0]
}
 800b2ac:	bf00      	nop
 800b2ae:	bd80      	pop	{r7, pc}
 800b2b0:	200014f0 	.word	0x200014f0

0800b2b4 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	2100      	movs	r1, #0
 800b2bc:	20d1      	movs	r0, #209	; 0xd1
 800b2be:	f000 fd6f 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b2c2:	bf00      	nop
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800b2c6:	b580      	push	{r7, lr}
 800b2c8:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	2100      	movs	r1, #0
 800b2ce:	20d2      	movs	r0, #210	; 0xd2
 800b2d0:	f000 fd66 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b2d4:	bf00      	nop
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	4603      	mov	r3, r0
 800b2e0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800b2e2:	1dfb      	adds	r3, r7, #7
 800b2e4:	2201      	movs	r2, #1
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	209f      	movs	r0, #159	; 0x9f
 800b2ea:	f000 fd59 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b2ee:	bf00      	nop
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b084      	sub	sp, #16
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800b300:	1dfb      	adds	r3, r7, #7
 800b302:	2201      	movs	r2, #1
 800b304:	4619      	mov	r1, r3
 800b306:	20a0      	movs	r0, #160	; 0xa0
 800b308:	f000 fd4a 	bl	800bda0 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 800b30c:	79fb      	ldrb	r3, [r7, #7]
 800b30e:	2b3f      	cmp	r3, #63	; 0x3f
 800b310:	d91c      	bls.n	800b34c <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800b312:	79fb      	ldrb	r3, [r7, #7]
 800b314:	085b      	lsrs	r3, r3, #1
 800b316:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800b318:	2300      	movs	r3, #0
 800b31a:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800b31c:	2300      	movs	r3, #0
 800b31e:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800b320:	e005      	b.n	800b32e <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800b322:	7bfb      	ldrb	r3, [r7, #15]
 800b324:	089b      	lsrs	r3, r3, #2
 800b326:	73fb      	strb	r3, [r7, #15]
            exp++;
 800b328:	7bbb      	ldrb	r3, [r7, #14]
 800b32a:	3301      	adds	r3, #1
 800b32c:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800b32e:	7bfb      	ldrb	r3, [r7, #15]
 800b330:	2b1f      	cmp	r3, #31
 800b332:	d8f6      	bhi.n	800b322 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800b334:	7bfb      	ldrb	r3, [r7, #15]
 800b336:	00db      	lsls	r3, r3, #3
 800b338:	b2da      	uxtb	r2, r3
 800b33a:	7bbb      	ldrb	r3, [r7, #14]
 800b33c:	4413      	add	r3, r2
 800b33e:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800b340:	7b7b      	ldrb	r3, [r7, #13]
 800b342:	4619      	mov	r1, r3
 800b344:	f240 7006 	movw	r0, #1798	; 0x706
 800b348:	f000 fc7a 	bl	800bc40 <SUBGRF_WriteRegister>
    }
}
 800b34c:	bf00      	nop
 800b34e:	3710      	adds	r7, #16
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b082      	sub	sp, #8
 800b358:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800b35a:	f001 faba 	bl	800c8d2 <RBI_IsDCDC>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b01      	cmp	r3, #1
 800b362:	d102      	bne.n	800b36a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800b364:	2301      	movs	r3, #1
 800b366:	71fb      	strb	r3, [r7, #7]
 800b368:	e001      	b.n	800b36e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800b36a:	2300      	movs	r3, #0
 800b36c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800b36e:	1dfb      	adds	r3, r7, #7
 800b370:	2201      	movs	r2, #1
 800b372:	4619      	mov	r1, r3
 800b374:	2096      	movs	r0, #150	; 0x96
 800b376:	f000 fd13 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b37a:	bf00      	nop
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}

0800b382 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b084      	sub	sp, #16
 800b386:	af00      	add	r7, sp, #0
 800b388:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800b38a:	793b      	ldrb	r3, [r7, #4]
 800b38c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800b390:	b2db      	uxtb	r3, r3
 800b392:	019b      	lsls	r3, r3, #6
 800b394:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800b396:	793b      	ldrb	r3, [r7, #4]
 800b398:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800b39c:	b2db      	uxtb	r3, r3
 800b39e:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800b3a0:	b25b      	sxtb	r3, r3
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800b3a6:	793b      	ldrb	r3, [r7, #4]
 800b3a8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b3ac:	b2db      	uxtb	r3, r3
 800b3ae:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800b3b0:	b25b      	sxtb	r3, r3
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800b3b6:	793b      	ldrb	r3, [r7, #4]
 800b3b8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800b3c0:	b25b      	sxtb	r3, r3
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800b3c6:	793b      	ldrb	r3, [r7, #4]
 800b3c8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b3cc:	b2db      	uxtb	r3, r3
 800b3ce:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800b3d0:	b25b      	sxtb	r3, r3
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800b3d6:	793b      	ldrb	r3, [r7, #4]
 800b3d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b3dc:	b2db      	uxtb	r3, r3
 800b3de:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800b3e0:	b25b      	sxtb	r3, r3
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800b3e6:	793b      	ldrb	r3, [r7, #4]
 800b3e8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800b3f0:	4313      	orrs	r3, r2
 800b3f2:	b25b      	sxtb	r3, r3
 800b3f4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800b3f6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800b3f8:	f107 030f 	add.w	r3, r7, #15
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	4619      	mov	r1, r3
 800b400:	2089      	movs	r0, #137	; 0x89
 800b402:	f000 fccd 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b406:	bf00      	nop
 800b408:	3710      	adds	r7, #16
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}
	...

0800b410 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b084      	sub	sp, #16
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	4a1b      	ldr	r2, [pc, #108]	; (800b488 <SUBGRF_CalibrateImage+0x78>)
 800b41c:	4293      	cmp	r3, r2
 800b41e:	d904      	bls.n	800b42a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800b420:	23e1      	movs	r3, #225	; 0xe1
 800b422:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800b424:	23e9      	movs	r3, #233	; 0xe9
 800b426:	737b      	strb	r3, [r7, #13]
 800b428:	e022      	b.n	800b470 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a17      	ldr	r2, [pc, #92]	; (800b48c <SUBGRF_CalibrateImage+0x7c>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d904      	bls.n	800b43c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800b432:	23d7      	movs	r3, #215	; 0xd7
 800b434:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800b436:	23db      	movs	r3, #219	; 0xdb
 800b438:	737b      	strb	r3, [r7, #13]
 800b43a:	e019      	b.n	800b470 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	4a14      	ldr	r2, [pc, #80]	; (800b490 <SUBGRF_CalibrateImage+0x80>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d904      	bls.n	800b44e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800b444:	23c1      	movs	r3, #193	; 0xc1
 800b446:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800b448:	23c5      	movs	r3, #197	; 0xc5
 800b44a:	737b      	strb	r3, [r7, #13]
 800b44c:	e010      	b.n	800b470 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	4a10      	ldr	r2, [pc, #64]	; (800b494 <SUBGRF_CalibrateImage+0x84>)
 800b452:	4293      	cmp	r3, r2
 800b454:	d904      	bls.n	800b460 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800b456:	2375      	movs	r3, #117	; 0x75
 800b458:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800b45a:	2381      	movs	r3, #129	; 0x81
 800b45c:	737b      	strb	r3, [r7, #13]
 800b45e:	e007      	b.n	800b470 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a0d      	ldr	r2, [pc, #52]	; (800b498 <SUBGRF_CalibrateImage+0x88>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d903      	bls.n	800b470 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800b468:	236b      	movs	r3, #107	; 0x6b
 800b46a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800b46c:	236f      	movs	r3, #111	; 0x6f
 800b46e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800b470:	f107 030c 	add.w	r3, r7, #12
 800b474:	2202      	movs	r2, #2
 800b476:	4619      	mov	r1, r3
 800b478:	2098      	movs	r0, #152	; 0x98
 800b47a:	f000 fc91 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b47e:	bf00      	nop
 800b480:	3710      	adds	r7, #16
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}
 800b486:	bf00      	nop
 800b488:	35a4e900 	.word	0x35a4e900
 800b48c:	32a9f880 	.word	0x32a9f880
 800b490:	2de54480 	.word	0x2de54480
 800b494:	1b6b0b00 	.word	0x1b6b0b00
 800b498:	1954fc40 	.word	0x1954fc40

0800b49c <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800b49c:	b590      	push	{r4, r7, lr}
 800b49e:	b085      	sub	sp, #20
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	4604      	mov	r4, r0
 800b4a4:	4608      	mov	r0, r1
 800b4a6:	4611      	mov	r1, r2
 800b4a8:	461a      	mov	r2, r3
 800b4aa:	4623      	mov	r3, r4
 800b4ac:	71fb      	strb	r3, [r7, #7]
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	71bb      	strb	r3, [r7, #6]
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	717b      	strb	r3, [r7, #5]
 800b4b6:	4613      	mov	r3, r2
 800b4b8:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800b4ba:	79fb      	ldrb	r3, [r7, #7]
 800b4bc:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800b4be:	79bb      	ldrb	r3, [r7, #6]
 800b4c0:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800b4c2:	797b      	ldrb	r3, [r7, #5]
 800b4c4:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800b4c6:	793b      	ldrb	r3, [r7, #4]
 800b4c8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800b4ca:	f107 030c 	add.w	r3, r7, #12
 800b4ce:	2204      	movs	r2, #4
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	2095      	movs	r0, #149	; 0x95
 800b4d4:	f000 fc64 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b4d8:	bf00      	nop
 800b4da:	3714      	adds	r7, #20
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd90      	pop	{r4, r7, pc}

0800b4e0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800b4e0:	b590      	push	{r4, r7, lr}
 800b4e2:	b085      	sub	sp, #20
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	4604      	mov	r4, r0
 800b4e8:	4608      	mov	r0, r1
 800b4ea:	4611      	mov	r1, r2
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	4623      	mov	r3, r4
 800b4f0:	80fb      	strh	r3, [r7, #6]
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	80bb      	strh	r3, [r7, #4]
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	807b      	strh	r3, [r7, #2]
 800b4fa:	4613      	mov	r3, r2
 800b4fc:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800b4fe:	88fb      	ldrh	r3, [r7, #6]
 800b500:	0a1b      	lsrs	r3, r3, #8
 800b502:	b29b      	uxth	r3, r3
 800b504:	b2db      	uxtb	r3, r3
 800b506:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800b508:	88fb      	ldrh	r3, [r7, #6]
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800b50e:	88bb      	ldrh	r3, [r7, #4]
 800b510:	0a1b      	lsrs	r3, r3, #8
 800b512:	b29b      	uxth	r3, r3
 800b514:	b2db      	uxtb	r3, r3
 800b516:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800b518:	88bb      	ldrh	r3, [r7, #4]
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800b51e:	887b      	ldrh	r3, [r7, #2]
 800b520:	0a1b      	lsrs	r3, r3, #8
 800b522:	b29b      	uxth	r3, r3
 800b524:	b2db      	uxtb	r3, r3
 800b526:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800b528:	887b      	ldrh	r3, [r7, #2]
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800b52e:	883b      	ldrh	r3, [r7, #0]
 800b530:	0a1b      	lsrs	r3, r3, #8
 800b532:	b29b      	uxth	r3, r3
 800b534:	b2db      	uxtb	r3, r3
 800b536:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800b538:	883b      	ldrh	r3, [r7, #0]
 800b53a:	b2db      	uxtb	r3, r3
 800b53c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800b53e:	f107 0308 	add.w	r3, r7, #8
 800b542:	2208      	movs	r2, #8
 800b544:	4619      	mov	r1, r3
 800b546:	2008      	movs	r0, #8
 800b548:	f000 fc2a 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b54c:	bf00      	nop
 800b54e:	3714      	adds	r7, #20
 800b550:	46bd      	mov	sp, r7
 800b552:	bd90      	pop	{r4, r7, pc}

0800b554 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	4603      	mov	r3, r0
 800b55c:	6039      	str	r1, [r7, #0]
 800b55e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800b560:	79fb      	ldrb	r3, [r7, #7]
 800b562:	f003 0307 	and.w	r3, r3, #7
 800b566:	b2db      	uxtb	r3, r3
 800b568:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	0c1b      	lsrs	r3, r3, #16
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	0a1b      	lsrs	r3, r3, #8
 800b576:	b2db      	uxtb	r3, r3
 800b578:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800b580:	f107 030c 	add.w	r3, r7, #12
 800b584:	2204      	movs	r2, #4
 800b586:	4619      	mov	r1, r3
 800b588:	2097      	movs	r0, #151	; 0x97
 800b58a:	f000 fc09 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b58e:	bf00      	nop
 800b590:	3710      	adds	r7, #16
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
	...

0800b598 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800b598:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b59c:	b084      	sub	sp, #16
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800b5a6:	4b1d      	ldr	r3, [pc, #116]	; (800b61c <SUBGRF_SetRfFrequency+0x84>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	f083 0301 	eor.w	r3, r3, #1
 800b5ae:	b2db      	uxtb	r3, r3
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d005      	beq.n	800b5c0 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f7ff ff2b 	bl	800b410 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800b5ba:	4b18      	ldr	r3, [pc, #96]	; (800b61c <SUBGRF_SetRfFrequency+0x84>)
 800b5bc:	2201      	movs	r2, #1
 800b5be:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	461c      	mov	r4, r3
 800b5c6:	4615      	mov	r5, r2
 800b5c8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800b5cc:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800b5d0:	4a13      	ldr	r2, [pc, #76]	; (800b620 <SUBGRF_SetRfFrequency+0x88>)
 800b5d2:	f04f 0300 	mov.w	r3, #0
 800b5d6:	4640      	mov	r0, r8
 800b5d8:	4649      	mov	r1, r9
 800b5da:	f7f5 fb2d 	bl	8000c38 <__aeabi_uldivmod>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	4613      	mov	r3, r2
 800b5e4:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	0e1b      	lsrs	r3, r3, #24
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	0c1b      	lsrs	r3, r3, #16
 800b5f2:	b2db      	uxtb	r3, r3
 800b5f4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	0a1b      	lsrs	r3, r3, #8
 800b5fa:	b2db      	uxtb	r3, r3
 800b5fc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	b2db      	uxtb	r3, r3
 800b602:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800b604:	f107 0308 	add.w	r3, r7, #8
 800b608:	2204      	movs	r2, #4
 800b60a:	4619      	mov	r1, r3
 800b60c:	2086      	movs	r0, #134	; 0x86
 800b60e:	f000 fbc7 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b612:	bf00      	nop
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b61c:	200014f8 	.word	0x200014f8
 800b620:	01e84800 	.word	0x01e84800

0800b624 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
 800b62a:	4603      	mov	r3, r0
 800b62c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800b62e:	79fa      	ldrb	r2, [r7, #7]
 800b630:	4b09      	ldr	r3, [pc, #36]	; (800b658 <SUBGRF_SetPacketType+0x34>)
 800b632:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800b634:	79fb      	ldrb	r3, [r7, #7]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d104      	bne.n	800b644 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800b63a:	2100      	movs	r1, #0
 800b63c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800b640:	f000 fafe 	bl	800bc40 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800b644:	1dfb      	adds	r3, r7, #7
 800b646:	2201      	movs	r2, #1
 800b648:	4619      	mov	r1, r3
 800b64a:	208a      	movs	r0, #138	; 0x8a
 800b64c:	f000 fba8 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b650:	bf00      	nop
 800b652:	3708      	adds	r7, #8
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}
 800b658:	200014f1 	.word	0x200014f1

0800b65c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800b65c:	b480      	push	{r7}
 800b65e:	af00      	add	r7, sp, #0
    return PacketType;
 800b660:	4b02      	ldr	r3, [pc, #8]	; (800b66c <SUBGRF_GetPacketType+0x10>)
 800b662:	781b      	ldrb	r3, [r3, #0]
}
 800b664:	4618      	mov	r0, r3
 800b666:	46bd      	mov	sp, r7
 800b668:	bc80      	pop	{r7}
 800b66a:	4770      	bx	lr
 800b66c:	200014f1 	.word	0x200014f1

0800b670 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b084      	sub	sp, #16
 800b674:	af00      	add	r7, sp, #0
 800b676:	4603      	mov	r3, r0
 800b678:	71fb      	strb	r3, [r7, #7]
 800b67a:	460b      	mov	r3, r1
 800b67c:	71bb      	strb	r3, [r7, #6]
 800b67e:	4613      	mov	r3, r2
 800b680:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 800b682:	79fb      	ldrb	r3, [r7, #7]
 800b684:	2b01      	cmp	r3, #1
 800b686:	d149      	bne.n	800b71c <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800b688:	2000      	movs	r0, #0
 800b68a:	f001 f929 	bl	800c8e0 <RBI_GetRFOMaxPowerConfig>
 800b68e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 800b690:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b694:	68fa      	ldr	r2, [r7, #12]
 800b696:	429a      	cmp	r2, r3
 800b698:	da01      	bge.n	800b69e <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2b0e      	cmp	r3, #14
 800b6a2:	d10e      	bne.n	800b6c2 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	2100      	movs	r1, #0
 800b6aa:	2004      	movs	r0, #4
 800b6ac:	f7ff fef6 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800b6b0:	79ba      	ldrb	r2, [r7, #6]
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	b2db      	uxtb	r3, r3
 800b6b6:	1ad3      	subs	r3, r2, r3
 800b6b8:	b2db      	uxtb	r3, r3
 800b6ba:	330e      	adds	r3, #14
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	71bb      	strb	r3, [r7, #6]
 800b6c0:	e01f      	b.n	800b702 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2b0a      	cmp	r3, #10
 800b6c6:	d10e      	bne.n	800b6e6 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	2100      	movs	r1, #0
 800b6ce:	2001      	movs	r0, #1
 800b6d0:	f7ff fee4 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800b6d4:	79ba      	ldrb	r2, [r7, #6]
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	b2db      	uxtb	r3, r3
 800b6da:	1ad3      	subs	r3, r2, r3
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	330d      	adds	r3, #13
 800b6e0:	b2db      	uxtb	r3, r3
 800b6e2:	71bb      	strb	r3, [r7, #6]
 800b6e4:	e00d      	b.n	800b702 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	2201      	movs	r2, #1
 800b6ea:	2100      	movs	r1, #0
 800b6ec:	2006      	movs	r0, #6
 800b6ee:	f7ff fed5 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800b6f2:	79ba      	ldrb	r2, [r7, #6]
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	b2db      	uxtb	r3, r3
 800b6f8:	1ad3      	subs	r3, r2, r3
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	330e      	adds	r3, #14
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 800b702:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b706:	f113 0f11 	cmn.w	r3, #17
 800b70a:	da01      	bge.n	800b710 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 800b70c:	23ef      	movs	r3, #239	; 0xef
 800b70e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800b710:	2118      	movs	r1, #24
 800b712:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800b716:	f000 fa93 	bl	800bc40 <SUBGRF_WriteRegister>
 800b71a:	e067      	b.n	800b7ec <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800b71c:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800b720:	f000 faa2 	bl	800bc68 <SUBGRF_ReadRegister>
 800b724:	4603      	mov	r3, r0
 800b726:	f043 031e 	orr.w	r3, r3, #30
 800b72a:	b2db      	uxtb	r3, r3
 800b72c:	4619      	mov	r1, r3
 800b72e:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800b732:	f000 fa85 	bl	800bc40 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800b736:	2001      	movs	r0, #1
 800b738:	f001 f8d2 	bl	800c8e0 <RBI_GetRFOMaxPowerConfig>
 800b73c:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 800b73e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b742:	68fa      	ldr	r2, [r7, #12]
 800b744:	429a      	cmp	r2, r3
 800b746:	da01      	bge.n	800b74c <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	2b14      	cmp	r3, #20
 800b750:	d10e      	bne.n	800b770 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800b752:	2301      	movs	r3, #1
 800b754:	2200      	movs	r2, #0
 800b756:	2105      	movs	r1, #5
 800b758:	2003      	movs	r0, #3
 800b75a:	f7ff fe9f 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800b75e:	79ba      	ldrb	r2, [r7, #6]
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	b2db      	uxtb	r3, r3
 800b764:	1ad3      	subs	r3, r2, r3
 800b766:	b2db      	uxtb	r3, r3
 800b768:	3316      	adds	r3, #22
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	71bb      	strb	r3, [r7, #6]
 800b76e:	e031      	b.n	800b7d4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2b11      	cmp	r3, #17
 800b774:	d10e      	bne.n	800b794 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800b776:	2301      	movs	r3, #1
 800b778:	2200      	movs	r2, #0
 800b77a:	2103      	movs	r1, #3
 800b77c:	2002      	movs	r0, #2
 800b77e:	f7ff fe8d 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800b782:	79ba      	ldrb	r2, [r7, #6]
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	b2db      	uxtb	r3, r3
 800b788:	1ad3      	subs	r3, r2, r3
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	3316      	adds	r3, #22
 800b78e:	b2db      	uxtb	r3, r3
 800b790:	71bb      	strb	r3, [r7, #6]
 800b792:	e01f      	b.n	800b7d4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2b0e      	cmp	r3, #14
 800b798:	d10e      	bne.n	800b7b8 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800b79a:	2301      	movs	r3, #1
 800b79c:	2200      	movs	r2, #0
 800b79e:	2102      	movs	r1, #2
 800b7a0:	2002      	movs	r0, #2
 800b7a2:	f7ff fe7b 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800b7a6:	79ba      	ldrb	r2, [r7, #6]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	1ad3      	subs	r3, r2, r3
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	330e      	adds	r3, #14
 800b7b2:	b2db      	uxtb	r3, r3
 800b7b4:	71bb      	strb	r3, [r7, #6]
 800b7b6:	e00d      	b.n	800b7d4 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	2107      	movs	r1, #7
 800b7be:	2004      	movs	r0, #4
 800b7c0:	f7ff fe6c 	bl	800b49c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800b7c4:	79ba      	ldrb	r2, [r7, #6]
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	b2db      	uxtb	r3, r3
 800b7ca:	1ad3      	subs	r3, r2, r3
 800b7cc:	b2db      	uxtb	r3, r3
 800b7ce:	3316      	adds	r3, #22
 800b7d0:	b2db      	uxtb	r3, r3
 800b7d2:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 800b7d4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b7d8:	f113 0f09 	cmn.w	r3, #9
 800b7dc:	da01      	bge.n	800b7e2 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 800b7de:	23f7      	movs	r3, #247	; 0xf7
 800b7e0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800b7e2:	2138      	movs	r1, #56	; 0x38
 800b7e4:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800b7e8:	f000 fa2a 	bl	800bc40 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800b7ec:	79bb      	ldrb	r3, [r7, #6]
 800b7ee:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 800b7f0:	797b      	ldrb	r3, [r7, #5]
 800b7f2:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800b7f4:	f107 0308 	add.w	r3, r7, #8
 800b7f8:	2202      	movs	r2, #2
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	208e      	movs	r0, #142	; 0x8e
 800b7fe:	f000 facf 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800b802:	bf00      	nop
 800b804:	3710      	adds	r7, #16
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
	...

0800b80c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800b80c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b810:	b086      	sub	sp, #24
 800b812:	af00      	add	r7, sp, #0
 800b814:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800b816:	2300      	movs	r3, #0
 800b818:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800b81a:	4a61      	ldr	r2, [pc, #388]	; (800b9a0 <SUBGRF_SetModulationParams+0x194>)
 800b81c:	f107 0308 	add.w	r3, r7, #8
 800b820:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b824:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	781a      	ldrb	r2, [r3, #0]
 800b82c:	4b5d      	ldr	r3, [pc, #372]	; (800b9a4 <SUBGRF_SetModulationParams+0x198>)
 800b82e:	781b      	ldrb	r3, [r3, #0]
 800b830:	429a      	cmp	r2, r3
 800b832:	d004      	beq.n	800b83e <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	4618      	mov	r0, r3
 800b83a:	f7ff fef3 	bl	800b624 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	2b03      	cmp	r3, #3
 800b844:	f200 80a5 	bhi.w	800b992 <SUBGRF_SetModulationParams+0x186>
 800b848:	a201      	add	r2, pc, #4	; (adr r2, 800b850 <SUBGRF_SetModulationParams+0x44>)
 800b84a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b84e:	bf00      	nop
 800b850:	0800b861 	.word	0x0800b861
 800b854:	0800b921 	.word	0x0800b921
 800b858:	0800b8e3 	.word	0x0800b8e3
 800b85c:	0800b94f 	.word	0x0800b94f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800b860:	2308      	movs	r3, #8
 800b862:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	4a4f      	ldr	r2, [pc, #316]	; (800b9a8 <SUBGRF_SetModulationParams+0x19c>)
 800b86a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b86e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800b870:	697b      	ldr	r3, [r7, #20]
 800b872:	0c1b      	lsrs	r3, r3, #16
 800b874:	b2db      	uxtb	r3, r3
 800b876:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	0a1b      	lsrs	r3, r3, #8
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	b2db      	uxtb	r3, r3
 800b884:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	7b1b      	ldrb	r3, [r3, #12]
 800b88a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	7b5b      	ldrb	r3, [r3, #13]
 800b890:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	2200      	movs	r2, #0
 800b898:	461c      	mov	r4, r3
 800b89a:	4615      	mov	r5, r2
 800b89c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800b8a0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800b8a4:	4a41      	ldr	r2, [pc, #260]	; (800b9ac <SUBGRF_SetModulationParams+0x1a0>)
 800b8a6:	f04f 0300 	mov.w	r3, #0
 800b8aa:	4640      	mov	r0, r8
 800b8ac:	4649      	mov	r1, r9
 800b8ae:	f7f5 f9c3 	bl	8000c38 <__aeabi_uldivmod>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	4613      	mov	r3, r2
 800b8b8:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	0c1b      	lsrs	r3, r3, #16
 800b8be:	b2db      	uxtb	r3, r3
 800b8c0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	0a1b      	lsrs	r3, r3, #8
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800b8d0:	7cfb      	ldrb	r3, [r7, #19]
 800b8d2:	b29a      	uxth	r2, r3
 800b8d4:	f107 0308 	add.w	r3, r7, #8
 800b8d8:	4619      	mov	r1, r3
 800b8da:	208b      	movs	r0, #139	; 0x8b
 800b8dc:	f000 fa60 	bl	800bda0 <SUBGRF_WriteCommand>
        break;
 800b8e0:	e058      	b.n	800b994 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 800b8e2:	2304      	movs	r3, #4
 800b8e4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	691b      	ldr	r3, [r3, #16]
 800b8ea:	4a2f      	ldr	r2, [pc, #188]	; (800b9a8 <SUBGRF_SetModulationParams+0x19c>)
 800b8ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8f0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	0c1b      	lsrs	r3, r3, #16
 800b8f6:	b2db      	uxtb	r3, r3
 800b8f8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	0a1b      	lsrs	r3, r3, #8
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	b2db      	uxtb	r3, r3
 800b906:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	7d1b      	ldrb	r3, [r3, #20]
 800b90c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800b90e:	7cfb      	ldrb	r3, [r7, #19]
 800b910:	b29a      	uxth	r2, r3
 800b912:	f107 0308 	add.w	r3, r7, #8
 800b916:	4619      	mov	r1, r3
 800b918:	208b      	movs	r0, #139	; 0x8b
 800b91a:	f000 fa41 	bl	800bda0 <SUBGRF_WriteCommand>
        break;
 800b91e:	e039      	b.n	800b994 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 800b920:	2304      	movs	r3, #4
 800b922:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	7e1b      	ldrb	r3, [r3, #24]
 800b928:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	7e5b      	ldrb	r3, [r3, #25]
 800b92e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	7e9b      	ldrb	r3, [r3, #26]
 800b934:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	7edb      	ldrb	r3, [r3, #27]
 800b93a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800b93c:	7cfb      	ldrb	r3, [r7, #19]
 800b93e:	b29a      	uxth	r2, r3
 800b940:	f107 0308 	add.w	r3, r7, #8
 800b944:	4619      	mov	r1, r3
 800b946:	208b      	movs	r0, #139	; 0x8b
 800b948:	f000 fa2a 	bl	800bda0 <SUBGRF_WriteCommand>

        break;
 800b94c:	e022      	b.n	800b994 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 800b94e:	2305      	movs	r3, #5
 800b950:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	4a14      	ldr	r2, [pc, #80]	; (800b9a8 <SUBGRF_SetModulationParams+0x19c>)
 800b958:	fbb2 f3f3 	udiv	r3, r2, r3
 800b95c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	0c1b      	lsrs	r3, r3, #16
 800b962:	b2db      	uxtb	r3, r3
 800b964:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	0a1b      	lsrs	r3, r3, #8
 800b96a:	b2db      	uxtb	r3, r3
 800b96c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800b96e:	697b      	ldr	r3, [r7, #20]
 800b970:	b2db      	uxtb	r3, r3
 800b972:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	7b1b      	ldrb	r3, [r3, #12]
 800b978:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	7b5b      	ldrb	r3, [r3, #13]
 800b97e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800b980:	7cfb      	ldrb	r3, [r7, #19]
 800b982:	b29a      	uxth	r2, r3
 800b984:	f107 0308 	add.w	r3, r7, #8
 800b988:	4619      	mov	r1, r3
 800b98a:	208b      	movs	r0, #139	; 0x8b
 800b98c:	f000 fa08 	bl	800bda0 <SUBGRF_WriteCommand>
        break;
 800b990:	e000      	b.n	800b994 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 800b992:	bf00      	nop
    }
}
 800b994:	bf00      	nop
 800b996:	3718      	adds	r7, #24
 800b998:	46bd      	mov	sp, r7
 800b99a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b99e:	bf00      	nop
 800b9a0:	08012970 	.word	0x08012970
 800b9a4:	200014f1 	.word	0x200014f1
 800b9a8:	3d090000 	.word	0x3d090000
 800b9ac:	01e84800 	.word	0x01e84800

0800b9b0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b086      	sub	sp, #24
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800b9bc:	4a48      	ldr	r2, [pc, #288]	; (800bae0 <SUBGRF_SetPacketParams+0x130>)
 800b9be:	f107 030c 	add.w	r3, r7, #12
 800b9c2:	ca07      	ldmia	r2, {r0, r1, r2}
 800b9c4:	c303      	stmia	r3!, {r0, r1}
 800b9c6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	781a      	ldrb	r2, [r3, #0]
 800b9cc:	4b45      	ldr	r3, [pc, #276]	; (800bae4 <SUBGRF_SetPacketParams+0x134>)
 800b9ce:	781b      	ldrb	r3, [r3, #0]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d004      	beq.n	800b9de <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	781b      	ldrb	r3, [r3, #0]
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7ff fe23 	bl	800b624 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d878      	bhi.n	800bad8 <SUBGRF_SetPacketParams+0x128>
 800b9e6:	a201      	add	r2, pc, #4	; (adr r2, 800b9ec <SUBGRF_SetPacketParams+0x3c>)
 800b9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9ec:	0800b9fd 	.word	0x0800b9fd
 800b9f0:	0800ba8d 	.word	0x0800ba8d
 800b9f4:	0800ba81 	.word	0x0800ba81
 800b9f8:	0800b9fd 	.word	0x0800b9fd
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	7a5b      	ldrb	r3, [r3, #9]
 800ba00:	2bf1      	cmp	r3, #241	; 0xf1
 800ba02:	d10a      	bne.n	800ba1a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800ba04:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ba08:	f7ff faae 	bl	800af68 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800ba0c:	f248 0005 	movw	r0, #32773	; 0x8005
 800ba10:	f7ff faca 	bl	800afa8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800ba14:	2302      	movs	r3, #2
 800ba16:	75bb      	strb	r3, [r7, #22]
 800ba18:	e011      	b.n	800ba3e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	7a5b      	ldrb	r3, [r3, #9]
 800ba1e:	2bf2      	cmp	r3, #242	; 0xf2
 800ba20:	d10a      	bne.n	800ba38 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800ba22:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800ba26:	f7ff fa9f 	bl	800af68 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800ba2a:	f241 0021 	movw	r0, #4129	; 0x1021
 800ba2e:	f7ff fabb 	bl	800afa8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800ba32:	2306      	movs	r3, #6
 800ba34:	75bb      	strb	r3, [r7, #22]
 800ba36:	e002      	b.n	800ba3e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	7a5b      	ldrb	r3, [r3, #9]
 800ba3c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800ba3e:	2309      	movs	r3, #9
 800ba40:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	885b      	ldrh	r3, [r3, #2]
 800ba46:	0a1b      	lsrs	r3, r3, #8
 800ba48:	b29b      	uxth	r3, r3
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	885b      	ldrh	r3, [r3, #2]
 800ba52:	b2db      	uxtb	r3, r3
 800ba54:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	791b      	ldrb	r3, [r3, #4]
 800ba5a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	795b      	ldrb	r3, [r3, #5]
 800ba60:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	799b      	ldrb	r3, [r3, #6]
 800ba66:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	79db      	ldrb	r3, [r3, #7]
 800ba6c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	7a1b      	ldrb	r3, [r3, #8]
 800ba72:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800ba74:	7dbb      	ldrb	r3, [r7, #22]
 800ba76:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	7a9b      	ldrb	r3, [r3, #10]
 800ba7c:	753b      	strb	r3, [r7, #20]
        break;
 800ba7e:	e022      	b.n	800bac6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800ba80:	2301      	movs	r3, #1
 800ba82:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	7b1b      	ldrb	r3, [r3, #12]
 800ba88:	733b      	strb	r3, [r7, #12]
        break;
 800ba8a:	e01c      	b.n	800bac6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800ba8c:	2306      	movs	r3, #6
 800ba8e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	89db      	ldrh	r3, [r3, #14]
 800ba94:	0a1b      	lsrs	r3, r3, #8
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	89db      	ldrh	r3, [r3, #14]
 800baa0:	b2db      	uxtb	r3, r3
 800baa2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	7c1a      	ldrb	r2, [r3, #16]
 800baa8:	4b0f      	ldr	r3, [pc, #60]	; (800bae8 <SUBGRF_SetPacketParams+0x138>)
 800baaa:	4611      	mov	r1, r2
 800baac:	7019      	strb	r1, [r3, #0]
 800baae:	4613      	mov	r3, r2
 800bab0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	7c5b      	ldrb	r3, [r3, #17]
 800bab6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	7c9b      	ldrb	r3, [r3, #18]
 800babc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	7cdb      	ldrb	r3, [r3, #19]
 800bac2:	747b      	strb	r3, [r7, #17]
        break;
 800bac4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800bac6:	7dfb      	ldrb	r3, [r7, #23]
 800bac8:	b29a      	uxth	r2, r3
 800baca:	f107 030c 	add.w	r3, r7, #12
 800bace:	4619      	mov	r1, r3
 800bad0:	208c      	movs	r0, #140	; 0x8c
 800bad2:	f000 f965 	bl	800bda0 <SUBGRF_WriteCommand>
 800bad6:	e000      	b.n	800bada <SUBGRF_SetPacketParams+0x12a>
        return;
 800bad8:	bf00      	nop
}
 800bada:	3718      	adds	r7, #24
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}
 800bae0:	08012978 	.word	0x08012978
 800bae4:	200014f1 	.word	0x200014f1
 800bae8:	200014f2 	.word	0x200014f2

0800baec <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	4603      	mov	r3, r0
 800baf4:	460a      	mov	r2, r1
 800baf6:	71fb      	strb	r3, [r7, #7]
 800baf8:	4613      	mov	r3, r2
 800bafa:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800bafc:	79fb      	ldrb	r3, [r7, #7]
 800bafe:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800bb00:	79bb      	ldrb	r3, [r7, #6]
 800bb02:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800bb04:	f107 030c 	add.w	r3, r7, #12
 800bb08:	2202      	movs	r2, #2
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	208f      	movs	r0, #143	; 0x8f
 800bb0e:	f000 f947 	bl	800bda0 <SUBGRF_WriteCommand>
}
 800bb12:	bf00      	nop
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}

0800bb1a <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b082      	sub	sp, #8
 800bb1e:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800bb20:	2300      	movs	r3, #0
 800bb22:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800bb24:	1d3b      	adds	r3, r7, #4
 800bb26:	2201      	movs	r2, #1
 800bb28:	4619      	mov	r1, r3
 800bb2a:	2015      	movs	r0, #21
 800bb2c:	f000 f95a 	bl	800bde4 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800bb30:	793b      	ldrb	r3, [r7, #4]
 800bb32:	425b      	negs	r3, r3
 800bb34:	105b      	asrs	r3, r3, #1
 800bb36:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800bb38:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3708      	adds	r7, #8
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}

0800bb44 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b084      	sub	sp, #16
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
 800bb4c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800bb4e:	f107 030c 	add.w	r3, r7, #12
 800bb52:	2202      	movs	r2, #2
 800bb54:	4619      	mov	r1, r3
 800bb56:	2013      	movs	r0, #19
 800bb58:	f000 f944 	bl	800bde4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800bb5c:	f7ff fd7e 	bl	800b65c <SUBGRF_GetPacketType>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b01      	cmp	r3, #1
 800bb64:	d10d      	bne.n	800bb82 <SUBGRF_GetRxBufferStatus+0x3e>
 800bb66:	4b0c      	ldr	r3, [pc, #48]	; (800bb98 <SUBGRF_GetRxBufferStatus+0x54>)
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d108      	bne.n	800bb82 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800bb70:	f240 7002 	movw	r0, #1794	; 0x702
 800bb74:	f000 f878 	bl	800bc68 <SUBGRF_ReadRegister>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	701a      	strb	r2, [r3, #0]
 800bb80:	e002      	b.n	800bb88 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800bb82:	7b3a      	ldrb	r2, [r7, #12]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800bb88:	7b7a      	ldrb	r2, [r7, #13]
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	701a      	strb	r2, [r3, #0]
}
 800bb8e:	bf00      	nop
 800bb90:	3710      	adds	r7, #16
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	200014f2 	.word	0x200014f2

0800bb9c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800bba4:	f107 030c 	add.w	r3, r7, #12
 800bba8:	2203      	movs	r2, #3
 800bbaa:	4619      	mov	r1, r3
 800bbac:	2014      	movs	r0, #20
 800bbae:	f000 f919 	bl	800bde4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800bbb2:	f7ff fd53 	bl	800b65c <SUBGRF_GetPacketType>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	461a      	mov	r2, r3
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d002      	beq.n	800bbcc <SUBGRF_GetPacketStatus+0x30>
 800bbc6:	2b01      	cmp	r3, #1
 800bbc8:	d013      	beq.n	800bbf2 <SUBGRF_GetPacketStatus+0x56>
 800bbca:	e02a      	b.n	800bc22 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800bbcc:	7b3a      	ldrb	r2, [r7, #12]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800bbd2:	7b7b      	ldrb	r3, [r7, #13]
 800bbd4:	425b      	negs	r3, r3
 800bbd6:	105b      	asrs	r3, r3, #1
 800bbd8:	b25a      	sxtb	r2, r3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800bbde:	7bbb      	ldrb	r3, [r7, #14]
 800bbe0:	425b      	negs	r3, r3
 800bbe2:	105b      	asrs	r3, r3, #1
 800bbe4:	b25a      	sxtb	r2, r3
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2200      	movs	r2, #0
 800bbee:	609a      	str	r2, [r3, #8]
            break;
 800bbf0:	e020      	b.n	800bc34 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800bbf2:	7b3b      	ldrb	r3, [r7, #12]
 800bbf4:	425b      	negs	r3, r3
 800bbf6:	105b      	asrs	r3, r3, #1
 800bbf8:	b25a      	sxtb	r2, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800bbfe:	7b7b      	ldrb	r3, [r7, #13]
 800bc00:	b25b      	sxtb	r3, r3
 800bc02:	3302      	adds	r3, #2
 800bc04:	109b      	asrs	r3, r3, #2
 800bc06:	b25a      	sxtb	r2, r3
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800bc0c:	7bbb      	ldrb	r3, [r7, #14]
 800bc0e:	425b      	negs	r3, r3
 800bc10:	105b      	asrs	r3, r3, #1
 800bc12:	b25a      	sxtb	r2, r3
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800bc18:	4b08      	ldr	r3, [pc, #32]	; (800bc3c <SUBGRF_GetPacketStatus+0xa0>)
 800bc1a:	681a      	ldr	r2, [r3, #0]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	611a      	str	r2, [r3, #16]
            break;
 800bc20:	e008      	b.n	800bc34 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800bc22:	2214      	movs	r2, #20
 800bc24:	2100      	movs	r1, #0
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f000 ff2d 	bl	800ca86 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	220f      	movs	r2, #15
 800bc30:	701a      	strb	r2, [r3, #0]
            break;
 800bc32:	bf00      	nop
    }
}
 800bc34:	bf00      	nop
 800bc36:	3710      	adds	r7, #16
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}
 800bc3c:	200014f4 	.word	0x200014f4

0800bc40 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b082      	sub	sp, #8
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	4603      	mov	r3, r0
 800bc48:	460a      	mov	r2, r1
 800bc4a:	80fb      	strh	r3, [r7, #6]
 800bc4c:	4613      	mov	r3, r2
 800bc4e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800bc50:	1d7a      	adds	r2, r7, #5
 800bc52:	88f9      	ldrh	r1, [r7, #6]
 800bc54:	2301      	movs	r3, #1
 800bc56:	4803      	ldr	r0, [pc, #12]	; (800bc64 <SUBGRF_WriteRegister+0x24>)
 800bc58:	f7f9 ffde 	bl	8005c18 <HAL_SUBGHZ_WriteRegisters>
}
 800bc5c:	bf00      	nop
 800bc5e:	3708      	adds	r7, #8
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}
 800bc64:	200011fc 	.word	0x200011fc

0800bc68 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	4603      	mov	r3, r0
 800bc70:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800bc72:	f107 020f 	add.w	r2, r7, #15
 800bc76:	88f9      	ldrh	r1, [r7, #6]
 800bc78:	2301      	movs	r3, #1
 800bc7a:	4804      	ldr	r0, [pc, #16]	; (800bc8c <SUBGRF_ReadRegister+0x24>)
 800bc7c:	f7fa f82b 	bl	8005cd6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 800bc80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3710      	adds	r7, #16
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}
 800bc8a:	bf00      	nop
 800bc8c:	200011fc 	.word	0x200011fc

0800bc90 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b086      	sub	sp, #24
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	4603      	mov	r3, r0
 800bc98:	6039      	str	r1, [r7, #0]
 800bc9a:	80fb      	strh	r3, [r7, #6]
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bca0:	f3ef 8310 	mrs	r3, PRIMASK
 800bca4:	60fb      	str	r3, [r7, #12]
  return(result);
 800bca6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800bca8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bcaa:	b672      	cpsid	i
}
 800bcac:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800bcae:	88bb      	ldrh	r3, [r7, #4]
 800bcb0:	88f9      	ldrh	r1, [r7, #6]
 800bcb2:	683a      	ldr	r2, [r7, #0]
 800bcb4:	4806      	ldr	r0, [pc, #24]	; (800bcd0 <SUBGRF_WriteRegisters+0x40>)
 800bcb6:	f7f9 ffaf 	bl	8005c18 <HAL_SUBGHZ_WriteRegisters>
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcbe:	693b      	ldr	r3, [r7, #16]
 800bcc0:	f383 8810 	msr	PRIMASK, r3
}
 800bcc4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800bcc6:	bf00      	nop
 800bcc8:	3718      	adds	r7, #24
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
 800bcce:	bf00      	nop
 800bcd0:	200011fc 	.word	0x200011fc

0800bcd4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b086      	sub	sp, #24
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	4603      	mov	r3, r0
 800bcdc:	6039      	str	r1, [r7, #0]
 800bcde:	80fb      	strh	r3, [r7, #6]
 800bce0:	4613      	mov	r3, r2
 800bce2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bce4:	f3ef 8310 	mrs	r3, PRIMASK
 800bce8:	60fb      	str	r3, [r7, #12]
  return(result);
 800bcea:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800bcec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bcee:	b672      	cpsid	i
}
 800bcf0:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800bcf2:	88bb      	ldrh	r3, [r7, #4]
 800bcf4:	88f9      	ldrh	r1, [r7, #6]
 800bcf6:	683a      	ldr	r2, [r7, #0]
 800bcf8:	4806      	ldr	r0, [pc, #24]	; (800bd14 <SUBGRF_ReadRegisters+0x40>)
 800bcfa:	f7f9 ffec 	bl	8005cd6 <HAL_SUBGHZ_ReadRegisters>
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	f383 8810 	msr	PRIMASK, r3
}
 800bd08:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800bd0a:	bf00      	nop
 800bd0c:	3718      	adds	r7, #24
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop
 800bd14:	200011fc 	.word	0x200011fc

0800bd18 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b086      	sub	sp, #24
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	4603      	mov	r3, r0
 800bd20:	6039      	str	r1, [r7, #0]
 800bd22:	71fb      	strb	r3, [r7, #7]
 800bd24:	4613      	mov	r3, r2
 800bd26:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd28:	f3ef 8310 	mrs	r3, PRIMASK
 800bd2c:	60fb      	str	r3, [r7, #12]
  return(result);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800bd30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd32:	b672      	cpsid	i
}
 800bd34:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800bd36:	79bb      	ldrb	r3, [r7, #6]
 800bd38:	b29b      	uxth	r3, r3
 800bd3a:	79f9      	ldrb	r1, [r7, #7]
 800bd3c:	683a      	ldr	r2, [r7, #0]
 800bd3e:	4806      	ldr	r0, [pc, #24]	; (800bd58 <SUBGRF_WriteBuffer+0x40>)
 800bd40:	f7fa f8dd 	bl	8005efe <HAL_SUBGHZ_WriteBuffer>
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	f383 8810 	msr	PRIMASK, r3
}
 800bd4e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800bd50:	bf00      	nop
 800bd52:	3718      	adds	r7, #24
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	200011fc 	.word	0x200011fc

0800bd5c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b086      	sub	sp, #24
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	4603      	mov	r3, r0
 800bd64:	6039      	str	r1, [r7, #0]
 800bd66:	71fb      	strb	r3, [r7, #7]
 800bd68:	4613      	mov	r3, r2
 800bd6a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd6c:	f3ef 8310 	mrs	r3, PRIMASK
 800bd70:	60fb      	str	r3, [r7, #12]
  return(result);
 800bd72:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800bd74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd76:	b672      	cpsid	i
}
 800bd78:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800bd7a:	79bb      	ldrb	r3, [r7, #6]
 800bd7c:	b29b      	uxth	r3, r3
 800bd7e:	79f9      	ldrb	r1, [r7, #7]
 800bd80:	683a      	ldr	r2, [r7, #0]
 800bd82:	4806      	ldr	r0, [pc, #24]	; (800bd9c <SUBGRF_ReadBuffer+0x40>)
 800bd84:	f7fa f90e 	bl	8005fa4 <HAL_SUBGHZ_ReadBuffer>
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd8c:	693b      	ldr	r3, [r7, #16]
 800bd8e:	f383 8810 	msr	PRIMASK, r3
}
 800bd92:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800bd94:	bf00      	nop
 800bd96:	3718      	adds	r7, #24
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}
 800bd9c:	200011fc 	.word	0x200011fc

0800bda0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b086      	sub	sp, #24
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	4603      	mov	r3, r0
 800bda8:	6039      	str	r1, [r7, #0]
 800bdaa:	71fb      	strb	r3, [r7, #7]
 800bdac:	4613      	mov	r3, r2
 800bdae:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bdb0:	f3ef 8310 	mrs	r3, PRIMASK
 800bdb4:	60fb      	str	r3, [r7, #12]
  return(result);
 800bdb6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800bdb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bdba:	b672      	cpsid	i
}
 800bdbc:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800bdbe:	88bb      	ldrh	r3, [r7, #4]
 800bdc0:	79f9      	ldrb	r1, [r7, #7]
 800bdc2:	683a      	ldr	r2, [r7, #0]
 800bdc4:	4806      	ldr	r0, [pc, #24]	; (800bde0 <SUBGRF_WriteCommand+0x40>)
 800bdc6:	f7f9 ffe7 	bl	8005d98 <HAL_SUBGHZ_ExecSetCmd>
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	f383 8810 	msr	PRIMASK, r3
}
 800bdd4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800bdd6:	bf00      	nop
 800bdd8:	3718      	adds	r7, #24
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
 800bdde:	bf00      	nop
 800bde0:	200011fc 	.word	0x200011fc

0800bde4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b086      	sub	sp, #24
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	4603      	mov	r3, r0
 800bdec:	6039      	str	r1, [r7, #0]
 800bdee:	71fb      	strb	r3, [r7, #7]
 800bdf0:	4613      	mov	r3, r2
 800bdf2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bdf4:	f3ef 8310 	mrs	r3, PRIMASK
 800bdf8:	60fb      	str	r3, [r7, #12]
  return(result);
 800bdfa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800bdfc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bdfe:	b672      	cpsid	i
}
 800be00:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800be02:	88bb      	ldrh	r3, [r7, #4]
 800be04:	79f9      	ldrb	r1, [r7, #7]
 800be06:	683a      	ldr	r2, [r7, #0]
 800be08:	4806      	ldr	r0, [pc, #24]	; (800be24 <SUBGRF_ReadCommand+0x40>)
 800be0a:	f7fa f824 	bl	8005e56 <HAL_SUBGHZ_ExecGetCmd>
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	f383 8810 	msr	PRIMASK, r3
}
 800be18:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800be1a:	bf00      	nop
 800be1c:	3718      	adds	r7, #24
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}
 800be22:	bf00      	nop
 800be24:	200011fc 	.word	0x200011fc

0800be28 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	4603      	mov	r3, r0
 800be30:	460a      	mov	r2, r1
 800be32:	71fb      	strb	r3, [r7, #7]
 800be34:	4613      	mov	r3, r2
 800be36:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800be38:	2301      	movs	r3, #1
 800be3a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800be3c:	79bb      	ldrb	r3, [r7, #6]
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d10d      	bne.n	800be5e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800be42:	79fb      	ldrb	r3, [r7, #7]
 800be44:	2b01      	cmp	r3, #1
 800be46:	d104      	bne.n	800be52 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800be48:	2302      	movs	r3, #2
 800be4a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800be4c:	2004      	movs	r0, #4
 800be4e:	f000 f8df 	bl	800c010 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800be52:	79fb      	ldrb	r3, [r7, #7]
 800be54:	2b02      	cmp	r3, #2
 800be56:	d107      	bne.n	800be68 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800be58:	2303      	movs	r3, #3
 800be5a:	73fb      	strb	r3, [r7, #15]
 800be5c:	e004      	b.n	800be68 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800be5e:	79bb      	ldrb	r3, [r7, #6]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d101      	bne.n	800be68 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800be64:	2301      	movs	r3, #1
 800be66:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800be68:	7bfb      	ldrb	r3, [r7, #15]
 800be6a:	4618      	mov	r0, r3
 800be6c:	f000 fd15 	bl	800c89a <RBI_ConfigRFSwitch>
}
 800be70:	bf00      	nop
 800be72:	3710      	adds	r7, #16
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	4603      	mov	r3, r0
 800be80:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800be82:	2301      	movs	r3, #1
 800be84:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800be86:	f000 fd16 	bl	800c8b6 <RBI_GetTxConfig>
 800be8a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	2b02      	cmp	r3, #2
 800be90:	d016      	beq.n	800bec0 <SUBGRF_SetRfTxPower+0x48>
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	2b02      	cmp	r3, #2
 800be96:	dc16      	bgt.n	800bec6 <SUBGRF_SetRfTxPower+0x4e>
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d003      	beq.n	800bea6 <SUBGRF_SetRfTxPower+0x2e>
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d00a      	beq.n	800beba <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800bea4:	e00f      	b.n	800bec6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800bea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800beaa:	2b0f      	cmp	r3, #15
 800beac:	dd02      	ble.n	800beb4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800beae:	2302      	movs	r3, #2
 800beb0:	73fb      	strb	r3, [r7, #15]
            break;
 800beb2:	e009      	b.n	800bec8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800beb4:	2301      	movs	r3, #1
 800beb6:	73fb      	strb	r3, [r7, #15]
            break;
 800beb8:	e006      	b.n	800bec8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800beba:	2301      	movs	r3, #1
 800bebc:	73fb      	strb	r3, [r7, #15]
            break;
 800bebe:	e003      	b.n	800bec8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800bec0:	2302      	movs	r3, #2
 800bec2:	73fb      	strb	r3, [r7, #15]
            break;
 800bec4:	e000      	b.n	800bec8 <SUBGRF_SetRfTxPower+0x50>
            break;
 800bec6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800bec8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800becc:	7bfb      	ldrb	r3, [r7, #15]
 800bece:	2202      	movs	r2, #2
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7ff fbcd 	bl	800b670 <SUBGRF_SetTxParams>

    return paSelect;
 800bed6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800bee0:	b480      	push	{r7}
 800bee2:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800bee4:	2301      	movs	r3, #1
}
 800bee6:	4618      	mov	r0, r3
 800bee8:	46bd      	mov	sp, r7
 800beea:	bc80      	pop	{r7}
 800beec:	4770      	bx	lr
	...

0800bef0 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800bef8:	4b03      	ldr	r3, [pc, #12]	; (800bf08 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2001      	movs	r0, #1
 800befe:	4798      	blx	r3
}
 800bf00:	bf00      	nop
 800bf02:	3708      	adds	r7, #8
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	200014fc 	.word	0x200014fc

0800bf0c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b082      	sub	sp, #8
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800bf14:	4b03      	ldr	r3, [pc, #12]	; (800bf24 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	2002      	movs	r0, #2
 800bf1a:	4798      	blx	r3
}
 800bf1c:	bf00      	nop
 800bf1e:	3708      	adds	r7, #8
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}
 800bf24:	200014fc 	.word	0x200014fc

0800bf28 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800bf30:	4b03      	ldr	r3, [pc, #12]	; (800bf40 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	2040      	movs	r0, #64	; 0x40
 800bf36:	4798      	blx	r3
}
 800bf38:	bf00      	nop
 800bf3a:	3708      	adds	r7, #8
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}
 800bf40:	200014fc 	.word	0x200014fc

0800bf44 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	460b      	mov	r3, r1
 800bf4e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800bf50:	78fb      	ldrb	r3, [r7, #3]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d002      	beq.n	800bf5c <HAL_SUBGHZ_CADStatusCallback+0x18>
 800bf56:	2b01      	cmp	r3, #1
 800bf58:	d005      	beq.n	800bf66 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800bf5a:	e00a      	b.n	800bf72 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800bf5c:	4b07      	ldr	r3, [pc, #28]	; (800bf7c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2080      	movs	r0, #128	; 0x80
 800bf62:	4798      	blx	r3
            break;
 800bf64:	e005      	b.n	800bf72 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800bf66:	4b05      	ldr	r3, [pc, #20]	; (800bf7c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bf6e:	4798      	blx	r3
            break;
 800bf70:	bf00      	nop
    }
}
 800bf72:	bf00      	nop
 800bf74:	3708      	adds	r7, #8
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}
 800bf7a:	bf00      	nop
 800bf7c:	200014fc 	.word	0x200014fc

0800bf80 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800bf88:	4b04      	ldr	r3, [pc, #16]	; (800bf9c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	f44f 7000 	mov.w	r0, #512	; 0x200
 800bf90:	4798      	blx	r3
}
 800bf92:	bf00      	nop
 800bf94:	3708      	adds	r7, #8
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}
 800bf9a:	bf00      	nop
 800bf9c:	200014fc 	.word	0x200014fc

0800bfa0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b082      	sub	sp, #8
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800bfa8:	4b03      	ldr	r3, [pc, #12]	; (800bfb8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	2020      	movs	r0, #32
 800bfae:	4798      	blx	r3
}
 800bfb0:	bf00      	nop
 800bfb2:	3708      	adds	r7, #8
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	bd80      	pop	{r7, pc}
 800bfb8:	200014fc 	.word	0x200014fc

0800bfbc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b082      	sub	sp, #8
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800bfc4:	4b03      	ldr	r3, [pc, #12]	; (800bfd4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2004      	movs	r0, #4
 800bfca:	4798      	blx	r3
}
 800bfcc:	bf00      	nop
 800bfce:	3708      	adds	r7, #8
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	200014fc 	.word	0x200014fc

0800bfd8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b082      	sub	sp, #8
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800bfe0:	4b03      	ldr	r3, [pc, #12]	; (800bff0 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2008      	movs	r0, #8
 800bfe6:	4798      	blx	r3
}
 800bfe8:	bf00      	nop
 800bfea:	3708      	adds	r7, #8
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	200014fc 	.word	0x200014fc

0800bff4 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800bffc:	4b03      	ldr	r3, [pc, #12]	; (800c00c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2010      	movs	r0, #16
 800c002:	4798      	blx	r3
}
 800c004:	bf00      	nop
 800c006:	3708      	adds	r7, #8
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}
 800c00c:	200014fc 	.word	0x200014fc

0800c010 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b084      	sub	sp, #16
 800c014:	af00      	add	r7, sp, #0
 800c016:	4603      	mov	r3, r0
 800c018:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800c01a:	f000 fc5a 	bl	800c8d2 <RBI_IsDCDC>
 800c01e:	4603      	mov	r3, r0
 800c020:	2b01      	cmp	r3, #1
 800c022:	d112      	bne.n	800c04a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800c024:	f640 1023 	movw	r0, #2339	; 0x923
 800c028:	f7ff fe1e 	bl	800bc68 <SUBGRF_ReadRegister>
 800c02c:	4603      	mov	r3, r0
 800c02e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800c030:	7bfb      	ldrb	r3, [r7, #15]
 800c032:	f023 0306 	bic.w	r3, r3, #6
 800c036:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800c038:	7bfa      	ldrb	r2, [r7, #15]
 800c03a:	79fb      	ldrb	r3, [r7, #7]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	4619      	mov	r1, r3
 800c042:	f640 1023 	movw	r0, #2339	; 0x923
 800c046:	f7ff fdfb 	bl	800bc40 <SUBGRF_WriteRegister>
  }
}
 800c04a:	bf00      	nop
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800c054:	b480      	push	{r7}
 800c056:	b085      	sub	sp, #20
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d101      	bne.n	800c066 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800c062:	231f      	movs	r3, #31
 800c064:	e016      	b.n	800c094 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800c066:	2300      	movs	r3, #0
 800c068:	73fb      	strb	r3, [r7, #15]
 800c06a:	e00f      	b.n	800c08c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800c06c:	7bfb      	ldrb	r3, [r7, #15]
 800c06e:	4a0c      	ldr	r2, [pc, #48]	; (800c0a0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800c070:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c074:	687a      	ldr	r2, [r7, #4]
 800c076:	429a      	cmp	r2, r3
 800c078:	d205      	bcs.n	800c086 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800c07a:	7bfb      	ldrb	r3, [r7, #15]
 800c07c:	4a08      	ldr	r2, [pc, #32]	; (800c0a0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800c07e:	00db      	lsls	r3, r3, #3
 800c080:	4413      	add	r3, r2
 800c082:	791b      	ldrb	r3, [r3, #4]
 800c084:	e006      	b.n	800c094 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800c086:	7bfb      	ldrb	r3, [r7, #15]
 800c088:	3301      	adds	r3, #1
 800c08a:	73fb      	strb	r3, [r7, #15]
 800c08c:	7bfb      	ldrb	r3, [r7, #15]
 800c08e:	2b15      	cmp	r3, #21
 800c090:	d9ec      	bls.n	800c06c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 800c092:	e7fe      	b.n	800c092 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800c094:	4618      	mov	r0, r3
 800c096:	3714      	adds	r7, #20
 800c098:	46bd      	mov	sp, r7
 800c09a:	bc80      	pop	{r7}
 800c09c:	4770      	bx	lr
 800c09e:	bf00      	nop
 800c0a0:	08012d68 	.word	0x08012d68

0800c0a4 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b08a      	sub	sp, #40	; 0x28
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800c0ae:	4b35      	ldr	r3, [pc, #212]	; (800c184 <SUBGRF_GetCFO+0xe0>)
 800c0b0:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800c0b2:	f640 0007 	movw	r0, #2055	; 0x807
 800c0b6:	f7ff fdd7 	bl	800bc68 <SUBGRF_ReadRegister>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800c0be:	7ffb      	ldrb	r3, [r7, #31]
 800c0c0:	08db      	lsrs	r3, r3, #3
 800c0c2:	b2db      	uxtb	r3, r3
 800c0c4:	f003 0303 	and.w	r3, r3, #3
 800c0c8:	3328      	adds	r3, #40	; 0x28
 800c0ca:	443b      	add	r3, r7
 800c0cc:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800c0d0:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800c0d2:	7ffb      	ldrb	r3, [r7, #31]
 800c0d4:	f003 0307 	and.w	r3, r3, #7
 800c0d8:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 800c0da:	7fba      	ldrb	r2, [r7, #30]
 800c0dc:	7f7b      	ldrb	r3, [r7, #29]
 800c0de:	3b01      	subs	r3, #1
 800c0e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c0e4:	461a      	mov	r2, r3
 800c0e6:	4b28      	ldr	r3, [pc, #160]	; (800c188 <SUBGRF_GetCFO+0xe4>)
 800c0e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0ec:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800c0ee:	69ba      	ldr	r2, [r7, #24]
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0f6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800c0fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c102:	697a      	ldr	r2, [r7, #20]
 800c104:	fb02 f303 	mul.w	r3, r2, r3
 800c108:	2b07      	cmp	r3, #7
 800c10a:	d802      	bhi.n	800c112 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800c10c:	2302      	movs	r3, #2
 800c10e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 800c112:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	fb02 f303 	mul.w	r3, r2, r3
 800c11c:	2b03      	cmp	r3, #3
 800c11e:	d802      	bhi.n	800c126 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800c120:	2304      	movs	r3, #4
 800c122:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800c126:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	fb02 f303 	mul.w	r3, r2, r3
 800c130:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800c132:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 800c136:	f7ff fd97 	bl	800bc68 <SUBGRF_ReadRegister>
 800c13a:	4603      	mov	r3, r0
 800c13c:	021b      	lsls	r3, r3, #8
 800c13e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c142:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800c144:	f240 60b1 	movw	r0, #1713	; 0x6b1
 800c148:	f7ff fd8e 	bl	800bc68 <SUBGRF_ReadRegister>
 800c14c:	4603      	mov	r3, r0
 800c14e:	461a      	mov	r2, r3
 800c150:	6a3b      	ldr	r3, [r7, #32]
 800c152:	4313      	orrs	r3, r2
 800c154:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800c156:	6a3b      	ldr	r3, [r7, #32]
 800c158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d005      	beq.n	800c16c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800c160:	6a3b      	ldr	r3, [r7, #32]
 800c162:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800c166:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800c16a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	095b      	lsrs	r3, r3, #5
 800c170:	6a3a      	ldr	r2, [r7, #32]
 800c172:	fb02 f303 	mul.w	r3, r2, r3
 800c176:	11da      	asrs	r2, r3, #7
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	601a      	str	r2, [r3, #0]
}
 800c17c:	bf00      	nop
 800c17e:	3728      	adds	r7, #40	; 0x28
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}
 800c184:	0c0a0804 	.word	0x0c0a0804
 800c188:	01e84800 	.word	0x01e84800

0800c18c <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 800c18c:	b480      	push	{r7}
 800c18e:	b087      	sub	sp, #28
 800c190:	af00      	add	r7, sp, #0
 800c192:	4603      	mov	r3, r0
 800c194:	60b9      	str	r1, [r7, #8]
 800c196:	607a      	str	r2, [r7, #4]
 800c198:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 800c19a:	2300      	movs	r3, #0
 800c19c:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 800c19e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c1a2:	617b      	str	r3, [r7, #20]
#endif
  return status;
 800c1a4:	697b      	ldr	r3, [r7, #20]
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	371c      	adds	r7, #28
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bc80      	pop	{r7}
 800c1ae:	4770      	bx	lr

0800c1b0 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b087      	sub	sp, #28
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	60b9      	str	r1, [r7, #8]
 800c1ba:	607a      	str	r2, [r7, #4]
 800c1bc:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 800c1c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c1c6:	617b      	str	r3, [r7, #20]
#endif
  return status;
 800c1c8:	697b      	ldr	r3, [r7, #20]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	371c      	adds	r7, #28
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bc80      	pop	{r7}
 800c1d2:	4770      	bx	lr

0800c1d4 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b085      	sub	sp, #20
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	60f8      	str	r0, [r7, #12]
 800c1dc:	60b9      	str	r1, [r7, #8]
 800c1de:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 800c1e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3714      	adds	r7, #20
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bc80      	pop	{r7}
 800c1ec:	4770      	bx	lr

0800c1ee <RFW_DeInit>:

void RFW_DeInit( void)
{
 800c1ee:	b480      	push	{r7}
 800c1f0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 800c1f2:	bf00      	nop
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bc80      	pop	{r7}
 800c1f8:	4770      	bx	lr

0800c1fa <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 800c1fa:	b480      	push	{r7}
 800c1fc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 800c1fe:	2300      	movs	r3, #0
#endif
}
 800c200:	4618      	mov	r0, r3
 800c202:	46bd      	mov	sp, r7
 800c204:	bc80      	pop	{r7}
 800c206:	4770      	bx	lr

0800c208 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 800c208:	b480      	push	{r7}
 800c20a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 800c20c:	2300      	movs	r3, #0
#endif
}
 800c20e:	4618      	mov	r0, r3
 800c210:	46bd      	mov	sp, r7
 800c212:	bc80      	pop	{r7}
 800c214:	4770      	bx	lr

0800c216 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 800c216:	b480      	push	{r7}
 800c218:	b083      	sub	sp, #12
 800c21a:	af00      	add	r7, sp, #0
 800c21c:	4603      	mov	r3, r0
 800c21e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 800c220:	bf00      	nop
 800c222:	370c      	adds	r7, #12
 800c224:	46bd      	mov	sp, r7
 800c226:	bc80      	pop	{r7}
 800c228:	4770      	bx	lr

0800c22a <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 800c22a:	b480      	push	{r7}
 800c22c:	b087      	sub	sp, #28
 800c22e:	af00      	add	r7, sp, #0
 800c230:	60f8      	str	r0, [r7, #12]
 800c232:	460b      	mov	r3, r1
 800c234:	607a      	str	r2, [r7, #4]
 800c236:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 800c238:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c23c:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 800c23e:	697b      	ldr	r3, [r7, #20]
}
 800c240:	4618      	mov	r0, r3
 800c242:	371c      	adds	r7, #28
 800c244:	46bd      	mov	sp, r7
 800c246:	bc80      	pop	{r7}
 800c248:	4770      	bx	lr

0800c24a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800c24a:	b480      	push	{r7}
 800c24c:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 800c24e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif
}
 800c252:	4618      	mov	r0, r3
 800c254:	46bd      	mov	sp, r7
 800c256:	bc80      	pop	{r7}
 800c258:	4770      	bx	lr

0800c25a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 800c25a:	b480      	push	{r7}
 800c25c:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 800c25e:	bf00      	nop
 800c260:	46bd      	mov	sp, r7
 800c262:	bc80      	pop	{r7}
 800c264:	4770      	bx	lr

0800c266 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800c266:	b480      	push	{r7}
 800c268:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 800c26a:	bf00      	nop
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bc80      	pop	{r7}
 800c270:	4770      	bx	lr

0800c272 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 800c272:	b480      	push	{r7}
 800c274:	b083      	sub	sp, #12
 800c276:	af00      	add	r7, sp, #0
 800c278:	4603      	mov	r3, r0
 800c27a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 800c27c:	bf00      	nop
 800c27e:	370c      	adds	r7, #12
 800c280:	46bd      	mov	sp, r7
 800c282:	bc80      	pop	{r7}
 800c284:	4770      	bx	lr

0800c286 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800c286:	b580      	push	{r7, lr}
 800c288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800c28a:	f7f5 fcdd 	bl	8001c48 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800c28e:	f000 f80b 	bl	800c2a8 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800c292:	bf00      	nop
 800c294:	bd80      	pop	{r7, pc}

0800c296 <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 800c296:	b580      	push	{r7, lr}
 800c298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800c29a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c29e:	f000 fee9 	bl	800d074 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 800c2a2:	bf00      	nop
 800c2a4:	bd80      	pop	{r7, pc}
	...

0800c2a8 <SubghzApp_Init>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800c2a8:	b590      	push	{r4, r7, lr}
 800c2aa:	b08b      	sub	sp, #44	; 0x2c
 800c2ac:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */
	APP_LOG(TS_OFF, VLEVEL_M, "\n\rREMOTE CONTROL - TEST\n\r");
 800c2ae:	4b59      	ldr	r3, [pc, #356]	; (800c414 <SubghzApp_Init+0x16c>)
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	2100      	movs	r1, #0
 800c2b4:	2002      	movs	r0, #2
 800c2b6:	f001 fb19 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	  /* Get SubGHY_Phy APP version*/
	  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	9302      	str	r3, [sp, #8]
 800c2be:	2302      	movs	r3, #2
 800c2c0:	9301      	str	r3, [sp, #4]
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	9300      	str	r3, [sp, #0]
 800c2c6:	4b54      	ldr	r3, [pc, #336]	; (800c418 <SubghzApp_Init+0x170>)
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	2100      	movs	r1, #0
 800c2cc:	2002      	movs	r0, #2
 800c2ce:	f001 fb0d 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	          (uint8_t)(APP_VERSION_MAIN),
	          (uint8_t)(APP_VERSION_SUB1),
	          (uint8_t)(APP_VERSION_SUB2));

	  /* Get MW SubGhz_Phy info */
	  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	9302      	str	r3, [sp, #8]
 800c2d6:	2302      	movs	r3, #2
 800c2d8:	9301      	str	r3, [sp, #4]
 800c2da:	2301      	movs	r3, #1
 800c2dc:	9300      	str	r3, [sp, #0]
 800c2de:	4b4f      	ldr	r3, [pc, #316]	; (800c41c <SubghzApp_Init+0x174>)
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	2002      	movs	r0, #2
 800c2e6:	f001 fb01 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
	          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
	          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

	  /* Radio initialization */
	  RadioEvents.TxDone = OnTxDone;
 800c2ea:	4b4d      	ldr	r3, [pc, #308]	; (800c420 <SubghzApp_Init+0x178>)
 800c2ec:	4a4d      	ldr	r2, [pc, #308]	; (800c424 <SubghzApp_Init+0x17c>)
 800c2ee:	601a      	str	r2, [r3, #0]
	  RadioEvents.RxDone = OnRxDone;
 800c2f0:	4b4b      	ldr	r3, [pc, #300]	; (800c420 <SubghzApp_Init+0x178>)
 800c2f2:	4a4d      	ldr	r2, [pc, #308]	; (800c428 <SubghzApp_Init+0x180>)
 800c2f4:	609a      	str	r2, [r3, #8]
	  RadioEvents.TxTimeout = OnTxTimeout;
 800c2f6:	4b4a      	ldr	r3, [pc, #296]	; (800c420 <SubghzApp_Init+0x178>)
 800c2f8:	4a4c      	ldr	r2, [pc, #304]	; (800c42c <SubghzApp_Init+0x184>)
 800c2fa:	605a      	str	r2, [r3, #4]
	  RadioEvents.RxTimeout = OnRxTimeout;
 800c2fc:	4b48      	ldr	r3, [pc, #288]	; (800c420 <SubghzApp_Init+0x178>)
 800c2fe:	4a4c      	ldr	r2, [pc, #304]	; (800c430 <SubghzApp_Init+0x188>)
 800c300:	60da      	str	r2, [r3, #12]
	  RadioEvents.RxError = OnRxError;
 800c302:	4b47      	ldr	r3, [pc, #284]	; (800c420 <SubghzApp_Init+0x178>)
 800c304:	4a4b      	ldr	r2, [pc, #300]	; (800c434 <SubghzApp_Init+0x18c>)
 800c306:	611a      	str	r2, [r3, #16]

	  Radio.Init(&RadioEvents);
 800c308:	4b4b      	ldr	r3, [pc, #300]	; (800c438 <SubghzApp_Init+0x190>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4844      	ldr	r0, [pc, #272]	; (800c420 <SubghzApp_Init+0x178>)
 800c30e:	4798      	blx	r3

	  /*calculate random delay for synchronization*/
	    random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 800c310:	4b49      	ldr	r3, [pc, #292]	; (800c438 <SubghzApp_Init+0x190>)
 800c312:	695b      	ldr	r3, [r3, #20]
 800c314:	4798      	blx	r3
 800c316:	4603      	mov	r3, r0
 800c318:	0d9b      	lsrs	r3, r3, #22
 800c31a:	461a      	mov	r2, r3
 800c31c:	4b47      	ldr	r3, [pc, #284]	; (800c43c <SubghzApp_Init+0x194>)
 800c31e:	601a      	str	r2, [r3, #0]

	    /* Radio Set frequency */
	    Radio.SetChannel(RF_FREQUENCY);
 800c320:	4b45      	ldr	r3, [pc, #276]	; (800c438 <SubghzApp_Init+0x190>)
 800c322:	68db      	ldr	r3, [r3, #12]
 800c324:	4846      	ldr	r0, [pc, #280]	; (800c440 <SubghzApp_Init+0x198>)
 800c326:	4798      	blx	r3

	/* Radio configuration */
	#if ((USE_MODEM_LORA == 1) && (USE_MODEM_FSK == 0))
	      APP_LOG(TS_OFF, VLEVEL_M, "---------------\n\r");
 800c328:	4b46      	ldr	r3, [pc, #280]	; (800c444 <SubghzApp_Init+0x19c>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	2100      	movs	r1, #0
 800c32e:	2002      	movs	r0, #2
 800c330:	f001 fadc 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	      APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\n\r");
 800c334:	4b44      	ldr	r3, [pc, #272]	; (800c448 <SubghzApp_Init+0x1a0>)
 800c336:	2200      	movs	r2, #0
 800c338:	2100      	movs	r1, #0
 800c33a:	2002      	movs	r0, #2
 800c33c:	f001 fad6 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	      APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\n\r", (1 << LORA_BANDWIDTH) * 125);
 800c340:	237d      	movs	r3, #125	; 0x7d
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	4b41      	ldr	r3, [pc, #260]	; (800c44c <SubghzApp_Init+0x1a4>)
 800c346:	2200      	movs	r2, #0
 800c348:	2100      	movs	r1, #0
 800c34a:	2002      	movs	r0, #2
 800c34c:	f001 face 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	      APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\n\r", LORA_SPREADING_FACTOR);
 800c350:	2307      	movs	r3, #7
 800c352:	9300      	str	r3, [sp, #0]
 800c354:	4b3e      	ldr	r3, [pc, #248]	; (800c450 <SubghzApp_Init+0x1a8>)
 800c356:	2200      	movs	r2, #0
 800c358:	2100      	movs	r1, #0
 800c35a:	2002      	movs	r0, #2
 800c35c:	f001 fac6 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>

	Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800c360:	4b35      	ldr	r3, [pc, #212]	; (800c438 <SubghzApp_Init+0x190>)
 800c362:	69dc      	ldr	r4, [r3, #28]
 800c364:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800c368:	9308      	str	r3, [sp, #32]
 800c36a:	2300      	movs	r3, #0
 800c36c:	9307      	str	r3, [sp, #28]
 800c36e:	2300      	movs	r3, #0
 800c370:	9306      	str	r3, [sp, #24]
 800c372:	2300      	movs	r3, #0
 800c374:	9305      	str	r3, [sp, #20]
 800c376:	2301      	movs	r3, #1
 800c378:	9304      	str	r3, [sp, #16]
 800c37a:	2300      	movs	r3, #0
 800c37c:	9303      	str	r3, [sp, #12]
 800c37e:	2308      	movs	r3, #8
 800c380:	9302      	str	r3, [sp, #8]
 800c382:	2301      	movs	r3, #1
 800c384:	9301      	str	r3, [sp, #4]
 800c386:	2307      	movs	r3, #7
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	2300      	movs	r3, #0
 800c38c:	2200      	movs	r2, #0
 800c38e:	210e      	movs	r1, #14
 800c390:	2001      	movs	r0, #1
 800c392:	47a0      	blx	r4
	                    LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	                    LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	                    true, 0, 0, LORA_IQ_INVERSION_ON, TX_TIMEOUT_VALUE);

	 Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800c394:	4b28      	ldr	r3, [pc, #160]	; (800c438 <SubghzApp_Init+0x190>)
 800c396:	699c      	ldr	r4, [r3, #24]
 800c398:	2301      	movs	r3, #1
 800c39a:	9309      	str	r3, [sp, #36]	; 0x24
 800c39c:	2300      	movs	r3, #0
 800c39e:	9308      	str	r3, [sp, #32]
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	9307      	str	r3, [sp, #28]
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	9306      	str	r3, [sp, #24]
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	9305      	str	r3, [sp, #20]
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	9304      	str	r3, [sp, #16]
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	9303      	str	r3, [sp, #12]
 800c3b4:	2305      	movs	r3, #5
 800c3b6:	9302      	str	r3, [sp, #8]
 800c3b8:	2308      	movs	r3, #8
 800c3ba:	9301      	str	r3, [sp, #4]
 800c3bc:	2300      	movs	r3, #0
 800c3be:	9300      	str	r3, [sp, #0]
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	2207      	movs	r2, #7
 800c3c4:	2100      	movs	r1, #0
 800c3c6:	2001      	movs	r0, #1
 800c3c8:	47a0      	blx	r4
	                    LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
	                    LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
	                    0, true, 0, 0, LORA_IQ_INVERSION_ON, true);

	  Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 800c3ca:	4b1b      	ldr	r3, [pc, #108]	; (800c438 <SubghzApp_Init+0x190>)
 800c3cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3ce:	21ff      	movs	r1, #255	; 0xff
 800c3d0:	2001      	movs	r0, #1
 800c3d2:	4798      	blx	r3
	#error "Please define a frequency band in the sys_conf.h file."
	#endif /* USE_MODEM_LORA | USE_MODEM_FSK */


	   /*fills tx buffer*/
	   memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 800c3d4:	22ff      	movs	r2, #255	; 0xff
 800c3d6:	2100      	movs	r1, #0
 800c3d8:	481e      	ldr	r0, [pc, #120]	; (800c454 <SubghzApp_Init+0x1ac>)
 800c3da:	f001 fd51 	bl	800de80 <memset>

	   APP_LOG(TS_ON, VLEVEL_L, "rand=%d\n\r", random_delay);
 800c3de:	4b17      	ldr	r3, [pc, #92]	; (800c43c <SubghzApp_Init+0x194>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	9300      	str	r3, [sp, #0]
 800c3e4:	4b1c      	ldr	r3, [pc, #112]	; (800c458 <SubghzApp_Init+0x1b0>)
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	2001      	movs	r0, #1
 800c3ec:	f001 fa7e 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	   /*starts reception*/
	   Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 800c3f0:	4b11      	ldr	r3, [pc, #68]	; (800c438 <SubghzApp_Init+0x190>)
 800c3f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3f4:	4a11      	ldr	r2, [pc, #68]	; (800c43c <SubghzApp_Init+0x194>)
 800c3f6:	6812      	ldr	r2, [r2, #0]
 800c3f8:	f602 32b8 	addw	r2, r2, #3000	; 0xbb8
 800c3fc:	4610      	mov	r0, r2
 800c3fe:	4798      	blx	r3

	  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_PingPong_Process), UTIL_SEQ_RFU, PingPong_Process);
 800c400:	4a16      	ldr	r2, [pc, #88]	; (800c45c <SubghzApp_Init+0x1b4>)
 800c402:	2100      	movs	r1, #0
 800c404:	2001      	movs	r0, #1
 800c406:	f000 ff31 	bl	800d26c <UTIL_SEQ_RegTask>

  /* USER CODE END SubghzApp_Init_2 */
}
 800c40a:	bf00      	nop
 800c40c:	3704      	adds	r7, #4
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd90      	pop	{r4, r7, pc}
 800c412:	bf00      	nop
 800c414:	08012984 	.word	0x08012984
 800c418:	080129a0 	.word	0x080129a0
 800c41c:	080129c4 	.word	0x080129c4
 800c420:	2000178c 	.word	0x2000178c
 800c424:	0800c6c9 	.word	0x0800c6c9
 800c428:	0800c6f5 	.word	0x0800c6f5
 800c42c:	0800c809 	.word	0x0800c809
 800c430:	0800c835 	.word	0x0800c835
 800c434:	0800c861 	.word	0x0800c861
 800c438:	08012ce0 	.word	0x08012ce0
 800c43c:	20001788 	.word	0x20001788
 800c440:	33bca100 	.word	0x33bca100
 800c444:	080129e8 	.word	0x080129e8
 800c448:	080129fc 	.word	0x080129fc
 800c44c:	08012a10 	.word	0x08012a10
 800c450:	08012a24 	.word	0x08012a24
 800c454:	20001684 	.word	0x20001684
 800c458:	08012a34 	.word	0x08012a34
 800c45c:	0800c4a5 	.word	0x0800c4a5

0800c460 <write_master_string>:

/* USER CODE BEGIN EF */

void write_master_string(uint8_t *dataMASTER)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b086      	sub	sp, #24
 800c464:	af02      	add	r7, sp, #8
 800c466:	6078      	str	r0, [r7, #4]
	memset(PONG,64,0);
	uint8_t tamanho = strlen((char*) dataMASTER);
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	f7f3 fe89 	bl	8000180 <strlen>
 800c46e:	4603      	mov	r3, r0
 800c470:	73fb      	strb	r3, [r7, #15]
	APP_TPRINTF("Tx data = %s size = %d\r\n", dataMASTER, tamanho);
 800c472:	7bfb      	ldrb	r3, [r7, #15]
 800c474:	9301      	str	r3, [sp, #4]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	9300      	str	r3, [sp, #0]
 800c47a:	4b08      	ldr	r3, [pc, #32]	; (800c49c <write_master_string+0x3c>)
 800c47c:	2201      	movs	r2, #1
 800c47e:	2100      	movs	r1, #0
 800c480:	2000      	movs	r0, #0
 800c482:	f001 fa33 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
	strncpy(PONG,dataMASTER,tamanho);
 800c486:	7bfb      	ldrb	r3, [r7, #15]
 800c488:	461a      	mov	r2, r3
 800c48a:	6879      	ldr	r1, [r7, #4]
 800c48c:	4804      	ldr	r0, [pc, #16]	; (800c4a0 <write_master_string+0x40>)
 800c48e:	f002 fb9f 	bl	800ebd0 <strncpy>
	__NOP();
 800c492:	bf00      	nop
}
 800c494:	bf00      	nop
 800c496:	3710      	adds	r7, #16
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}
 800c49c:	08012a40 	.word	0x08012a40
 800c4a0:	20001540 	.word	0x20001540

0800c4a4 <PingPong_Process>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void PingPong_Process(void)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	af00      	add	r7, sp, #0
  Radio.Sleep();
 800c4a8:	4b77      	ldr	r3, [pc, #476]	; (800c688 <PingPong_Process+0x1e4>)
 800c4aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4ac:	4798      	blx	r3

  switch (State)
 800c4ae:	4b77      	ldr	r3, [pc, #476]	; (800c68c <PingPong_Process+0x1e8>)
 800c4b0:	781b      	ldrb	r3, [r3, #0]
 800c4b2:	3b01      	subs	r3, #1
 800c4b4:	2b04      	cmp	r3, #4
 800c4b6:	f200 80e1 	bhi.w	800c67c <PingPong_Process+0x1d8>
 800c4ba:	a201      	add	r2, pc, #4	; (adr r2, 800c4c0 <PingPong_Process+0x1c>)
 800c4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c0:	0800c4d5 	.word	0x0800c4d5
 800c4c4:	0800c60d 	.word	0x0800c60d
 800c4c8:	0800c60d 	.word	0x0800c60d
 800c4cc:	0800c5f5 	.word	0x0800c5f5
 800c4d0:	0800c665 	.word	0x0800c665
  {
    case RX:

      if (isMaster == true)
 800c4d4:	4b6e      	ldr	r3, [pc, #440]	; (800c690 <PingPong_Process+0x1ec>)
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d051      	beq.n	800c580 <PingPong_Process+0xdc>
      {
        if (RxBufferSize > 0)
 800c4dc:	4b6d      	ldr	r3, [pc, #436]	; (800c694 <PingPong_Process+0x1f0>)
 800c4de:	881b      	ldrh	r3, [r3, #0]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	f000 80cd 	beq.w	800c680 <PingPong_Process+0x1dc>
        {
          if (strncmp((const char *)BufferRx, PONG, sizeof(PONG) - 1) == 0)
 800c4e6:	223f      	movs	r2, #63	; 0x3f
 800c4e8:	496b      	ldr	r1, [pc, #428]	; (800c698 <PingPong_Process+0x1f4>)
 800c4ea:	486c      	ldr	r0, [pc, #432]	; (800c69c <PingPong_Process+0x1f8>)
 800c4ec:	f002 fb5c 	bl	800eba8 <strncmp>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d11e      	bne.n	800c534 <PingPong_Process+0x90>
          {
            /* Add delay between RX and TX */
            HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN);
 800c4f6:	4b64      	ldr	r3, [pc, #400]	; (800c688 <PingPong_Process+0x1e4>)
 800c4f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c4fa:	4798      	blx	r3
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	33c8      	adds	r3, #200	; 0xc8
 800c500:	4618      	mov	r0, r3
 800c502:	f7f5 fc2b 	bl	8001d5c <HAL_Delay>
            /* master sends PING*/
            APP_LOG(TS_ON, VLEVEL_L, "..."
 800c506:	4b66      	ldr	r3, [pc, #408]	; (800c6a0 <PingPong_Process+0x1fc>)
 800c508:	2201      	movs	r2, #1
 800c50a:	2100      	movs	r1, #0
 800c50c:	2001      	movs	r0, #1
 800c50e:	f001 f9ed 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
                    "PING"
                    "\n\r");
            APP_LOG(TS_ON, VLEVEL_L, "Master Tx start\n\r");
 800c512:	4b64      	ldr	r3, [pc, #400]	; (800c6a4 <PingPong_Process+0x200>)
 800c514:	2201      	movs	r2, #1
 800c516:	2100      	movs	r1, #0
 800c518:	2001      	movs	r0, #1
 800c51a:	f001 f9e7 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
            memcpy(BufferTx, PING, sizeof(PING) - 1);
 800c51e:	223f      	movs	r2, #63	; 0x3f
 800c520:	4961      	ldr	r1, [pc, #388]	; (800c6a8 <PingPong_Process+0x204>)
 800c522:	4862      	ldr	r0, [pc, #392]	; (800c6ac <PingPong_Process+0x208>)
 800c524:	f001 fc9e 	bl	800de64 <memcpy>
            Radio.Send(BufferTx, PAYLOAD_LEN);
 800c528:	4b57      	ldr	r3, [pc, #348]	; (800c688 <PingPong_Process+0x1e4>)
 800c52a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c52c:	2140      	movs	r1, #64	; 0x40
 800c52e:	485f      	ldr	r0, [pc, #380]	; (800c6ac <PingPong_Process+0x208>)
 800c530:	4798      	blx	r3
            APP_LOG(TS_ON, VLEVEL_L, "Master Rx start\n\r");
            Radio.Rx(RX_TIMEOUT_VALUE);
          }
        }
      }
      break;
 800c532:	e0a5      	b.n	800c680 <PingPong_Process+0x1dc>
          else if (strncmp((const char *)BufferRx, PING, sizeof(PING) - 1) == 0)
 800c534:	223f      	movs	r2, #63	; 0x3f
 800c536:	495c      	ldr	r1, [pc, #368]	; (800c6a8 <PingPong_Process+0x204>)
 800c538:	4858      	ldr	r0, [pc, #352]	; (800c69c <PingPong_Process+0x1f8>)
 800c53a:	f002 fb35 	bl	800eba8 <strncmp>
 800c53e:	4603      	mov	r3, r0
 800c540:	2b00      	cmp	r3, #0
 800c542:	d10e      	bne.n	800c562 <PingPong_Process+0xbe>
            isMaster = false;
 800c544:	4b52      	ldr	r3, [pc, #328]	; (800c690 <PingPong_Process+0x1ec>)
 800c546:	2200      	movs	r2, #0
 800c548:	701a      	strb	r2, [r3, #0]
            APP_LOG(TS_ON, VLEVEL_L, "Slave Rx start\n\r");
 800c54a:	4b59      	ldr	r3, [pc, #356]	; (800c6b0 <PingPong_Process+0x20c>)
 800c54c:	2201      	movs	r2, #1
 800c54e:	2100      	movs	r1, #0
 800c550:	2001      	movs	r0, #1
 800c552:	f001 f9cb 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
            Radio.Rx(RX_TIMEOUT_VALUE);
 800c556:	4b4c      	ldr	r3, [pc, #304]	; (800c688 <PingPong_Process+0x1e4>)
 800c558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c55a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800c55e:	4798      	blx	r3
      break;
 800c560:	e08e      	b.n	800c680 <PingPong_Process+0x1dc>
            isMaster = true;
 800c562:	4b4b      	ldr	r3, [pc, #300]	; (800c690 <PingPong_Process+0x1ec>)
 800c564:	2201      	movs	r2, #1
 800c566:	701a      	strb	r2, [r3, #0]
            APP_LOG(TS_ON, VLEVEL_L, "Master Rx start\n\r");
 800c568:	4b52      	ldr	r3, [pc, #328]	; (800c6b4 <PingPong_Process+0x210>)
 800c56a:	2201      	movs	r2, #1
 800c56c:	2100      	movs	r1, #0
 800c56e:	2001      	movs	r0, #1
 800c570:	f001 f9bc 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
            Radio.Rx(RX_TIMEOUT_VALUE);
 800c574:	4b44      	ldr	r3, [pc, #272]	; (800c688 <PingPong_Process+0x1e4>)
 800c576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c578:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800c57c:	4798      	blx	r3
      break;
 800c57e:	e07f      	b.n	800c680 <PingPong_Process+0x1dc>
        if (RxBufferSize > 0)
 800c580:	4b44      	ldr	r3, [pc, #272]	; (800c694 <PingPong_Process+0x1f0>)
 800c582:	881b      	ldrh	r3, [r3, #0]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d07b      	beq.n	800c680 <PingPong_Process+0x1dc>
          if (strncmp((const char *)BufferRx, PING, sizeof(PING) - 1) == 0)
 800c588:	223f      	movs	r2, #63	; 0x3f
 800c58a:	4947      	ldr	r1, [pc, #284]	; (800c6a8 <PingPong_Process+0x204>)
 800c58c:	4843      	ldr	r0, [pc, #268]	; (800c69c <PingPong_Process+0x1f8>)
 800c58e:	f002 fb0b 	bl	800eba8 <strncmp>
 800c592:	4603      	mov	r3, r0
 800c594:	2b00      	cmp	r3, #0
 800c596:	d11e      	bne.n	800c5d6 <PingPong_Process+0x132>
            HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN);
 800c598:	4b3b      	ldr	r3, [pc, #236]	; (800c688 <PingPong_Process+0x1e4>)
 800c59a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c59c:	4798      	blx	r3
 800c59e:	4603      	mov	r3, r0
 800c5a0:	33c8      	adds	r3, #200	; 0xc8
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f7f5 fbda 	bl	8001d5c <HAL_Delay>
            APP_LOG(TS_ON, VLEVEL_L, "..."
 800c5a8:	4b43      	ldr	r3, [pc, #268]	; (800c6b8 <PingPong_Process+0x214>)
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	2100      	movs	r1, #0
 800c5ae:	2001      	movs	r0, #1
 800c5b0:	f001 f99c 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
            APP_LOG(TS_ON, VLEVEL_L, "Slave  Tx start\n\r");
 800c5b4:	4b41      	ldr	r3, [pc, #260]	; (800c6bc <PingPong_Process+0x218>)
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	2001      	movs	r0, #1
 800c5bc:	f001 f996 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
            memcpy(BufferTx, PONG, sizeof(PONG) - 1);
 800c5c0:	223f      	movs	r2, #63	; 0x3f
 800c5c2:	4935      	ldr	r1, [pc, #212]	; (800c698 <PingPong_Process+0x1f4>)
 800c5c4:	4839      	ldr	r0, [pc, #228]	; (800c6ac <PingPong_Process+0x208>)
 800c5c6:	f001 fc4d 	bl	800de64 <memcpy>
            Radio.Send(BufferTx, PAYLOAD_LEN);
 800c5ca:	4b2f      	ldr	r3, [pc, #188]	; (800c688 <PingPong_Process+0x1e4>)
 800c5cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ce:	2140      	movs	r1, #64	; 0x40
 800c5d0:	4836      	ldr	r0, [pc, #216]	; (800c6ac <PingPong_Process+0x208>)
 800c5d2:	4798      	blx	r3
      break;
 800c5d4:	e054      	b.n	800c680 <PingPong_Process+0x1dc>
            isMaster = true;
 800c5d6:	4b2e      	ldr	r3, [pc, #184]	; (800c690 <PingPong_Process+0x1ec>)
 800c5d8:	2201      	movs	r2, #1
 800c5da:	701a      	strb	r2, [r3, #0]
            APP_LOG(TS_ON, VLEVEL_L, "Master Rx start\n\r");
 800c5dc:	4b35      	ldr	r3, [pc, #212]	; (800c6b4 <PingPong_Process+0x210>)
 800c5de:	2201      	movs	r2, #1
 800c5e0:	2100      	movs	r1, #0
 800c5e2:	2001      	movs	r0, #1
 800c5e4:	f001 f982 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
            Radio.Rx(RX_TIMEOUT_VALUE);
 800c5e8:	4b27      	ldr	r3, [pc, #156]	; (800c688 <PingPong_Process+0x1e4>)
 800c5ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5ec:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800c5f0:	4798      	blx	r3
      break;
 800c5f2:	e045      	b.n	800c680 <PingPong_Process+0x1dc>
    case TX:
      APP_LOG(TS_ON, VLEVEL_L, "Rx start\n\r");
 800c5f4:	4b32      	ldr	r3, [pc, #200]	; (800c6c0 <PingPong_Process+0x21c>)
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	2001      	movs	r0, #1
 800c5fc:	f001 f976 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
      Radio.Rx(RX_TIMEOUT_VALUE);
 800c600:	4b21      	ldr	r3, [pc, #132]	; (800c688 <PingPong_Process+0x1e4>)
 800c602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c604:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800c608:	4798      	blx	r3
      break;
 800c60a:	e03a      	b.n	800c682 <PingPong_Process+0x1de>
    case RX_TIMEOUT:
    case RX_ERROR:
      if (isMaster == true)
 800c60c:	4b20      	ldr	r3, [pc, #128]	; (800c690 <PingPong_Process+0x1ec>)
 800c60e:	781b      	ldrb	r3, [r3, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d01b      	beq.n	800c64c <PingPong_Process+0x1a8>
      {
        /* Send the next PING frame */
        /* Add delay between RX and TX*/
        /* add random_delay to force sync between boards after some trials*/
        HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN + random_delay);
 800c614:	4b1c      	ldr	r3, [pc, #112]	; (800c688 <PingPong_Process+0x1e4>)
 800c616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c618:	4798      	blx	r3
 800c61a:	4603      	mov	r3, r0
 800c61c:	4a29      	ldr	r2, [pc, #164]	; (800c6c4 <PingPong_Process+0x220>)
 800c61e:	6812      	ldr	r2, [r2, #0]
 800c620:	4413      	add	r3, r2
 800c622:	33c8      	adds	r3, #200	; 0xc8
 800c624:	4618      	mov	r0, r3
 800c626:	f7f5 fb99 	bl	8001d5c <HAL_Delay>
        APP_LOG(TS_ON, VLEVEL_L, "Master Tx start\n\r");
 800c62a:	4b1e      	ldr	r3, [pc, #120]	; (800c6a4 <PingPong_Process+0x200>)
 800c62c:	2201      	movs	r2, #1
 800c62e:	2100      	movs	r1, #0
 800c630:	2001      	movs	r0, #1
 800c632:	f001 f95b 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        /* master sends PING*/
        memcpy(BufferTx, PING, sizeof(PING) - 1);
 800c636:	223f      	movs	r2, #63	; 0x3f
 800c638:	491b      	ldr	r1, [pc, #108]	; (800c6a8 <PingPong_Process+0x204>)
 800c63a:	481c      	ldr	r0, [pc, #112]	; (800c6ac <PingPong_Process+0x208>)
 800c63c:	f001 fc12 	bl	800de64 <memcpy>
        Radio.Send(BufferTx, PAYLOAD_LEN);
 800c640:	4b11      	ldr	r3, [pc, #68]	; (800c688 <PingPong_Process+0x1e4>)
 800c642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c644:	2140      	movs	r1, #64	; 0x40
 800c646:	4819      	ldr	r0, [pc, #100]	; (800c6ac <PingPong_Process+0x208>)
 800c648:	4798      	blx	r3
      else
      {
        APP_LOG(TS_ON, VLEVEL_L, "Slave Rx start\n\r");
        Radio.Rx(RX_TIMEOUT_VALUE);
      }
      break;
 800c64a:	e01a      	b.n	800c682 <PingPong_Process+0x1de>
        APP_LOG(TS_ON, VLEVEL_L, "Slave Rx start\n\r");
 800c64c:	4b18      	ldr	r3, [pc, #96]	; (800c6b0 <PingPong_Process+0x20c>)
 800c64e:	2201      	movs	r2, #1
 800c650:	2100      	movs	r1, #0
 800c652:	2001      	movs	r0, #1
 800c654:	f001 f94a 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
        Radio.Rx(RX_TIMEOUT_VALUE);
 800c658:	4b0b      	ldr	r3, [pc, #44]	; (800c688 <PingPong_Process+0x1e4>)
 800c65a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c65c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800c660:	4798      	blx	r3
      break;
 800c662:	e00e      	b.n	800c682 <PingPong_Process+0x1de>
    case TX_TIMEOUT:
      APP_LOG(TS_ON, VLEVEL_L, "Slave Rx start\n\r");
 800c664:	4b12      	ldr	r3, [pc, #72]	; (800c6b0 <PingPong_Process+0x20c>)
 800c666:	2201      	movs	r2, #1
 800c668:	2100      	movs	r1, #0
 800c66a:	2001      	movs	r0, #1
 800c66c:	f001 f93e 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
      Radio.Rx(RX_TIMEOUT_VALUE);
 800c670:	4b05      	ldr	r3, [pc, #20]	; (800c688 <PingPong_Process+0x1e4>)
 800c672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c674:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800c678:	4798      	blx	r3
      break;
 800c67a:	e002      	b.n	800c682 <PingPong_Process+0x1de>
    default:
      break;
 800c67c:	bf00      	nop
 800c67e:	e000      	b.n	800c682 <PingPong_Process+0x1de>
      break;
 800c680:	bf00      	nop
  }
}
 800c682:	bf00      	nop
 800c684:	bd80      	pop	{r7, pc}
 800c686:	bf00      	nop
 800c688:	08012ce0 	.word	0x08012ce0
 800c68c:	20000fad 	.word	0x20000fad
 800c690:	20000fae 	.word	0x20000fae
 800c694:	20001784 	.word	0x20001784
 800c698:	20001540 	.word	0x20001540
 800c69c:	20001584 	.word	0x20001584
 800c6a0:	08012a5c 	.word	0x08012a5c
 800c6a4:	08012a68 	.word	0x08012a68
 800c6a8:	20001500 	.word	0x20001500
 800c6ac:	20001684 	.word	0x20001684
 800c6b0:	08012a7c 	.word	0x08012a7c
 800c6b4:	08012a90 	.word	0x08012a90
 800c6b8:	08012aa4 	.word	0x08012aa4
 800c6bc:	08012ab0 	.word	0x08012ab0
 800c6c0:	08012ac4 	.word	0x08012ac4
 800c6c4:	20001788 	.word	0x20001788

0800c6c8 <OnTxDone>:

static void OnTxDone(void)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
	 APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 800c6cc:	4b07      	ldr	r3, [pc, #28]	; (800c6ec <OnTxDone+0x24>)
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	2100      	movs	r1, #0
 800c6d2:	2001      	movs	r0, #1
 800c6d4:	f001 f90a 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>

	  State = TX;
 800c6d8:	4b05      	ldr	r3, [pc, #20]	; (800c6f0 <OnTxDone+0x28>)
 800c6da:	2204      	movs	r2, #4
 800c6dc:	701a      	strb	r2, [r3, #0]
	  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_PingPong_Process), CFG_SEQ_Prio_0);
 800c6de:	2100      	movs	r1, #0
 800c6e0:	2001      	movs	r0, #1
 800c6e2:	f000 fde5 	bl	800d2b0 <UTIL_SEQ_SetTask>

  /* USER CODE END OnTxDone */
}
 800c6e6:	bf00      	nop
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	bf00      	nop
 800c6ec:	08012ad0 	.word	0x08012ad0
 800c6f0:	20000fad 	.word	0x20000fad

0800c6f4 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b088      	sub	sp, #32
 800c6f8:	af02      	add	r7, sp, #8
 800c6fa:	60f8      	str	r0, [r7, #12]
 800c6fc:	4608      	mov	r0, r1
 800c6fe:	4611      	mov	r1, r2
 800c700:	461a      	mov	r2, r3
 800c702:	4603      	mov	r3, r0
 800c704:	817b      	strh	r3, [r7, #10]
 800c706:	460b      	mov	r3, r1
 800c708:	813b      	strh	r3, [r7, #8]
 800c70a:	4613      	mov	r3, r2
 800c70c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 800c70e:	4b34      	ldr	r3, [pc, #208]	; (800c7e0 <OnRxDone+0xec>)
 800c710:	2201      	movs	r2, #1
 800c712:	2100      	movs	r1, #0
 800c714:	2001      	movs	r0, #1
 800c716:	f001 f8e9 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
#if ((USE_MODEM_LORA == 1) && (USE_MODEM_FSK == 0))
  APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d dBm, SnrValue=%ddB\n\r", rssi, LoraSnr_FskCfo);
 800c71a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800c71e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800c722:	9201      	str	r2, [sp, #4]
 800c724:	9300      	str	r3, [sp, #0]
 800c726:	4b2f      	ldr	r3, [pc, #188]	; (800c7e4 <OnRxDone+0xf0>)
 800c728:	2201      	movs	r2, #1
 800c72a:	2100      	movs	r1, #0
 800c72c:	2001      	movs	r0, #1
 800c72e:	f001 f8dd 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
  /* Record payload Signal to noise ratio in Lora*/
  SnrValue = LoraSnr_FskCfo;
 800c732:	4a2d      	ldr	r2, [pc, #180]	; (800c7e8 <OnRxDone+0xf4>)
 800c734:	79fb      	ldrb	r3, [r7, #7]
 800c736:	7013      	strb	r3, [r2, #0]
#if ((USE_MODEM_LORA == 0) && (USE_MODEM_FSK == 1))
  APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d dBm, Cfo=%dkHz\n\r", rssi, LoraSnr_FskCfo);
  SnrValue = 0; /*not applicable in GFSK*/
#endif /* USE_MODEM_LORA | USE_MODEM_FSK */
  /* Update the State of the FSM*/
  State = RX;
 800c738:	4b2c      	ldr	r3, [pc, #176]	; (800c7ec <OnRxDone+0xf8>)
 800c73a:	2201      	movs	r2, #1
 800c73c:	701a      	strb	r2, [r3, #0]
  /* Clear BufferRx*/
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 800c73e:	22ff      	movs	r2, #255	; 0xff
 800c740:	2100      	movs	r1, #0
 800c742:	482b      	ldr	r0, [pc, #172]	; (800c7f0 <OnRxDone+0xfc>)
 800c744:	f001 fb9c 	bl	800de80 <memset>
  /* Record payload size*/
  RxBufferSize = size;
 800c748:	4a2a      	ldr	r2, [pc, #168]	; (800c7f4 <OnRxDone+0x100>)
 800c74a:	897b      	ldrh	r3, [r7, #10]
 800c74c:	8013      	strh	r3, [r2, #0]
  if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 800c74e:	4b29      	ldr	r3, [pc, #164]	; (800c7f4 <OnRxDone+0x100>)
 800c750:	881b      	ldrh	r3, [r3, #0]
 800c752:	2bff      	cmp	r3, #255	; 0xff
 800c754:	d806      	bhi.n	800c764 <OnRxDone+0x70>
  {
    memcpy(BufferRx, payload, RxBufferSize);
 800c756:	4b27      	ldr	r3, [pc, #156]	; (800c7f4 <OnRxDone+0x100>)
 800c758:	881b      	ldrh	r3, [r3, #0]
 800c75a:	461a      	mov	r2, r3
 800c75c:	68f9      	ldr	r1, [r7, #12]
 800c75e:	4824      	ldr	r0, [pc, #144]	; (800c7f0 <OnRxDone+0xfc>)
 800c760:	f001 fb80 	bl	800de64 <memcpy>
  }
  /* Record Received Signal Strength*/
  RssiValue = rssi;
 800c764:	893b      	ldrh	r3, [r7, #8]
 800c766:	b25a      	sxtb	r2, r3
 800c768:	4b23      	ldr	r3, [pc, #140]	; (800c7f8 <OnRxDone+0x104>)
 800c76a:	701a      	strb	r2, [r3, #0]
  /* Record payload content*/
  APP_LOG(TS_ON, VLEVEL_H, "payload. size=%d \n\r", size);
 800c76c:	897b      	ldrh	r3, [r7, #10]
 800c76e:	9300      	str	r3, [sp, #0]
 800c770:	4b22      	ldr	r3, [pc, #136]	; (800c7fc <OnRxDone+0x108>)
 800c772:	2201      	movs	r2, #1
 800c774:	2100      	movs	r1, #0
 800c776:	2003      	movs	r0, #3
 800c778:	f001 f8b8 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
  for (int i = 0; i < PAYLOAD_LEN; i++)
 800c77c:	2300      	movs	r3, #0
 800c77e:	617b      	str	r3, [r7, #20]
 800c780:	e01d      	b.n	800c7be <OnRxDone+0xca>
  {
    APP_LOG(TS_OFF, VLEVEL_H, "%02X", BufferRx[i]);
 800c782:	4a1b      	ldr	r2, [pc, #108]	; (800c7f0 <OnRxDone+0xfc>)
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	4413      	add	r3, r2
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	9300      	str	r3, [sp, #0]
 800c78c:	4b1c      	ldr	r3, [pc, #112]	; (800c800 <OnRxDone+0x10c>)
 800c78e:	2200      	movs	r2, #0
 800c790:	2100      	movs	r1, #0
 800c792:	2003      	movs	r0, #3
 800c794:	f001 f8aa 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
    if (i % 16 == 15)
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	425a      	negs	r2, r3
 800c79c:	f003 030f 	and.w	r3, r3, #15
 800c7a0:	f002 020f 	and.w	r2, r2, #15
 800c7a4:	bf58      	it	pl
 800c7a6:	4253      	negpl	r3, r2
 800c7a8:	2b0f      	cmp	r3, #15
 800c7aa:	d105      	bne.n	800c7b8 <OnRxDone+0xc4>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 800c7ac:	4b15      	ldr	r3, [pc, #84]	; (800c804 <OnRxDone+0x110>)
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	2100      	movs	r1, #0
 800c7b2:	2003      	movs	r0, #3
 800c7b4:	f001 f89a 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
  for (int i = 0; i < PAYLOAD_LEN; i++)
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	617b      	str	r3, [r7, #20]
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	2b3f      	cmp	r3, #63	; 0x3f
 800c7c2:	ddde      	ble.n	800c782 <OnRxDone+0x8e>
    }
  }
  APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 800c7c4:	4b0f      	ldr	r3, [pc, #60]	; (800c804 <OnRxDone+0x110>)
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	2100      	movs	r1, #0
 800c7ca:	2003      	movs	r0, #3
 800c7cc:	f001 f88e 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>
  /* Run PingPong process in background*/
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 800c7d0:	2100      	movs	r1, #0
 800c7d2:	2001      	movs	r0, #1
 800c7d4:	f000 fd6c 	bl	800d2b0 <UTIL_SEQ_SetTask>
  /* USER CODE END OnRxDone */
}
 800c7d8:	bf00      	nop
 800c7da:	3718      	adds	r7, #24
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}
 800c7e0:	08012adc 	.word	0x08012adc
 800c7e4:	08012ae8 	.word	0x08012ae8
 800c7e8:	20001581 	.word	0x20001581
 800c7ec:	20000fad 	.word	0x20000fad
 800c7f0:	20001584 	.word	0x20001584
 800c7f4:	20001784 	.word	0x20001784
 800c7f8:	20001580 	.word	0x20001580
 800c7fc:	08012b0c 	.word	0x08012b0c
 800c800:	08012b20 	.word	0x08012b20
 800c804:	08012b28 	.word	0x08012b28

0800c808 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
	APP_LOG(TS_ON, VLEVEL_L,  "OnTxTimeout\n\r");
 800c80c:	4b07      	ldr	r3, [pc, #28]	; (800c82c <OnTxTimeout+0x24>)
 800c80e:	2201      	movs	r2, #1
 800c810:	2100      	movs	r1, #0
 800c812:	2001      	movs	r0, #1
 800c814:	f001 f86a 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>

	  State = TX_TIMEOUT;
 800c818:	4b05      	ldr	r3, [pc, #20]	; (800c830 <OnTxTimeout+0x28>)
 800c81a:	2205      	movs	r2, #5
 800c81c:	701a      	strb	r2, [r3, #0]
	  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_PingPong_Process), CFG_SEQ_Prio_0);
 800c81e:	2100      	movs	r1, #0
 800c820:	2001      	movs	r0, #1
 800c822:	f000 fd45 	bl	800d2b0 <UTIL_SEQ_SetTask>

  /* USER CODE END OnTxTimeout */
}
 800c826:	bf00      	nop
 800c828:	bd80      	pop	{r7, pc}
 800c82a:	bf00      	nop
 800c82c:	08012b2c 	.word	0x08012b2c
 800c830:	20000fad 	.word	0x20000fad

0800c834 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
	  APP_LOG(TS_ON, VLEVEL_L,  "OnRxTimeout\n\r");
 800c838:	4b07      	ldr	r3, [pc, #28]	; (800c858 <OnRxTimeout+0x24>)
 800c83a:	2201      	movs	r2, #1
 800c83c:	2100      	movs	r1, #0
 800c83e:	2001      	movs	r0, #1
 800c840:	f001 f854 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>

	  State = RX_TIMEOUT;
 800c844:	4b05      	ldr	r3, [pc, #20]	; (800c85c <OnRxTimeout+0x28>)
 800c846:	2202      	movs	r2, #2
 800c848:	701a      	strb	r2, [r3, #0]
	  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_PingPong_Process), CFG_SEQ_Prio_0);
 800c84a:	2100      	movs	r1, #0
 800c84c:	2001      	movs	r0, #1
 800c84e:	f000 fd2f 	bl	800d2b0 <UTIL_SEQ_SetTask>

  /* USER CODE END OnRxTimeout */
}
 800c852:	bf00      	nop
 800c854:	bd80      	pop	{r7, pc}
 800c856:	bf00      	nop
 800c858:	08012b3c 	.word	0x08012b3c
 800c85c:	20000fad 	.word	0x20000fad

0800c860 <OnRxError>:

static void OnRxError(void)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
	  APP_LOG(TS_ON, VLEVEL_L, "OnRxError\n\r");
 800c864:	4b07      	ldr	r3, [pc, #28]	; (800c884 <OnRxError+0x24>)
 800c866:	2201      	movs	r2, #1
 800c868:	2100      	movs	r1, #0
 800c86a:	2001      	movs	r0, #1
 800c86c:	f001 f83e 	bl	800d8ec <UTIL_ADV_TRACE_COND_FSend>

	  State = RX_ERROR;
 800c870:	4b05      	ldr	r3, [pc, #20]	; (800c888 <OnRxError+0x28>)
 800c872:	2203      	movs	r2, #3
 800c874:	701a      	strb	r2, [r3, #0]
	  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_PingPong_Process), CFG_SEQ_Prio_0);
 800c876:	2100      	movs	r1, #0
 800c878:	2001      	movs	r0, #1
 800c87a:	f000 fd19 	bl	800d2b0 <UTIL_SEQ_SetTask>

  /* USER CODE END OnRxError */
}
 800c87e:	bf00      	nop
 800c880:	bd80      	pop	{r7, pc}
 800c882:	bf00      	nop
 800c884:	08012b4c 	.word	0x08012b4c
 800c888:	20000fad 	.word	0x20000fad

0800c88c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800c890:	f7f6 f8f1 	bl	8002a76 <BSP_RADIO_Init>
 800c894:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c896:	4618      	mov	r0, r3
 800c898:	bd80      	pop	{r7, pc}

0800c89a <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800c89a:	b580      	push	{r7, lr}
 800c89c:	b082      	sub	sp, #8
 800c89e:	af00      	add	r7, sp, #0
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800c8a4:	79fb      	ldrb	r3, [r7, #7]
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f7f6 f916 	bl	8002ad8 <BSP_RADIO_ConfigRFSwitch>
 800c8ac:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}

0800c8b6 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800c8b6:	b580      	push	{r7, lr}
 800c8b8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800c8ba:	f7f6 f95b 	bl	8002b74 <BSP_RADIO_GetTxConfig>
 800c8be:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	bd80      	pop	{r7, pc}

0800c8c4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800c8c8:	f7f6 f95b 	bl	8002b82 <BSP_RADIO_IsTCXO>
 800c8cc:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	bd80      	pop	{r7, pc}

0800c8d2 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800c8d2:	b580      	push	{r7, lr}
 800c8d4:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800c8d6:	f7f6 f95b 	bl	8002b90 <BSP_RADIO_IsDCDC>
 800c8da:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	bd80      	pop	{r7, pc}

0800c8e0 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800c8ea:	79fb      	ldrb	r3, [r7, #7]
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f7f6 f956 	bl	8002b9e <BSP_RADIO_GetRFOMaxPowerConfig>
 800c8f2:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3708      	adds	r7, #8
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800c900:	4b04      	ldr	r3, [pc, #16]	; (800c914 <UTIL_LPM_Init+0x18>)
 800c902:	2200      	movs	r2, #0
 800c904:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800c906:	4b04      	ldr	r3, [pc, #16]	; (800c918 <UTIL_LPM_Init+0x1c>)
 800c908:	2200      	movs	r2, #0
 800c90a:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800c90c:	bf00      	nop
 800c90e:	46bd      	mov	sp, r7
 800c910:	bc80      	pop	{r7}
 800c912:	4770      	bx	lr
 800c914:	200017a8 	.word	0x200017a8
 800c918:	200017ac 	.word	0x200017ac

0800c91c <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800c91c:	b480      	push	{r7}
 800c91e:	b087      	sub	sp, #28
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
 800c924:	460b      	mov	r3, r1
 800c926:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c928:	f3ef 8310 	mrs	r3, PRIMASK
 800c92c:	613b      	str	r3, [r7, #16]
  return(result);
 800c92e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800c930:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c932:	b672      	cpsid	i
}
 800c934:	bf00      	nop
  
  switch( state )
 800c936:	78fb      	ldrb	r3, [r7, #3]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d008      	beq.n	800c94e <UTIL_LPM_SetStopMode+0x32>
 800c93c:	2b01      	cmp	r3, #1
 800c93e:	d10e      	bne.n	800c95e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800c940:	4b0d      	ldr	r3, [pc, #52]	; (800c978 <UTIL_LPM_SetStopMode+0x5c>)
 800c942:	681a      	ldr	r2, [r3, #0]
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	4313      	orrs	r3, r2
 800c948:	4a0b      	ldr	r2, [pc, #44]	; (800c978 <UTIL_LPM_SetStopMode+0x5c>)
 800c94a:	6013      	str	r3, [r2, #0]
      break;
 800c94c:	e008      	b.n	800c960 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	43da      	mvns	r2, r3
 800c952:	4b09      	ldr	r3, [pc, #36]	; (800c978 <UTIL_LPM_SetStopMode+0x5c>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4013      	ands	r3, r2
 800c958:	4a07      	ldr	r2, [pc, #28]	; (800c978 <UTIL_LPM_SetStopMode+0x5c>)
 800c95a:	6013      	str	r3, [r2, #0]
      break;
 800c95c:	e000      	b.n	800c960 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800c95e:	bf00      	nop
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f383 8810 	msr	PRIMASK, r3
}
 800c96a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800c96c:	bf00      	nop
 800c96e:	371c      	adds	r7, #28
 800c970:	46bd      	mov	sp, r7
 800c972:	bc80      	pop	{r7}
 800c974:	4770      	bx	lr
 800c976:	bf00      	nop
 800c978:	200017a8 	.word	0x200017a8

0800c97c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800c97c:	b480      	push	{r7}
 800c97e:	b087      	sub	sp, #28
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	460b      	mov	r3, r1
 800c986:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c988:	f3ef 8310 	mrs	r3, PRIMASK
 800c98c:	613b      	str	r3, [r7, #16]
  return(result);
 800c98e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800c990:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c992:	b672      	cpsid	i
}
 800c994:	bf00      	nop
  
  switch(state)
 800c996:	78fb      	ldrb	r3, [r7, #3]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d008      	beq.n	800c9ae <UTIL_LPM_SetOffMode+0x32>
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d10e      	bne.n	800c9be <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800c9a0:	4b0d      	ldr	r3, [pc, #52]	; (800c9d8 <UTIL_LPM_SetOffMode+0x5c>)
 800c9a2:	681a      	ldr	r2, [r3, #0]
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4313      	orrs	r3, r2
 800c9a8:	4a0b      	ldr	r2, [pc, #44]	; (800c9d8 <UTIL_LPM_SetOffMode+0x5c>)
 800c9aa:	6013      	str	r3, [r2, #0]
      break;
 800c9ac:	e008      	b.n	800c9c0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	43da      	mvns	r2, r3
 800c9b2:	4b09      	ldr	r3, [pc, #36]	; (800c9d8 <UTIL_LPM_SetOffMode+0x5c>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4013      	ands	r3, r2
 800c9b8:	4a07      	ldr	r2, [pc, #28]	; (800c9d8 <UTIL_LPM_SetOffMode+0x5c>)
 800c9ba:	6013      	str	r3, [r2, #0]
      break;
 800c9bc:	e000      	b.n	800c9c0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800c9be:	bf00      	nop
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	f383 8810 	msr	PRIMASK, r3
}
 800c9ca:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800c9cc:	bf00      	nop
 800c9ce:	371c      	adds	r7, #28
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bc80      	pop	{r7}
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	200017ac 	.word	0x200017ac

0800c9dc <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b084      	sub	sp, #16
 800c9e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c9e2:	f3ef 8310 	mrs	r3, PRIMASK
 800c9e6:	60bb      	str	r3, [r7, #8]
  return(result);
 800c9e8:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800c9ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c9ec:	b672      	cpsid	i
}
 800c9ee:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800c9f0:	4b12      	ldr	r3, [pc, #72]	; (800ca3c <UTIL_LPM_EnterLowPower+0x60>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d006      	beq.n	800ca06 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800c9f8:	4b11      	ldr	r3, [pc, #68]	; (800ca40 <UTIL_LPM_EnterLowPower+0x64>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800c9fe:	4b10      	ldr	r3, [pc, #64]	; (800ca40 <UTIL_LPM_EnterLowPower+0x64>)
 800ca00:	685b      	ldr	r3, [r3, #4]
 800ca02:	4798      	blx	r3
 800ca04:	e010      	b.n	800ca28 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800ca06:	4b0f      	ldr	r3, [pc, #60]	; (800ca44 <UTIL_LPM_EnterLowPower+0x68>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d006      	beq.n	800ca1c <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800ca0e:	4b0c      	ldr	r3, [pc, #48]	; (800ca40 <UTIL_LPM_EnterLowPower+0x64>)
 800ca10:	689b      	ldr	r3, [r3, #8]
 800ca12:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800ca14:	4b0a      	ldr	r3, [pc, #40]	; (800ca40 <UTIL_LPM_EnterLowPower+0x64>)
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	4798      	blx	r3
 800ca1a:	e005      	b.n	800ca28 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800ca1c:	4b08      	ldr	r3, [pc, #32]	; (800ca40 <UTIL_LPM_EnterLowPower+0x64>)
 800ca1e:	691b      	ldr	r3, [r3, #16]
 800ca20:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800ca22:	4b07      	ldr	r3, [pc, #28]	; (800ca40 <UTIL_LPM_EnterLowPower+0x64>)
 800ca24:	695b      	ldr	r3, [r3, #20]
 800ca26:	4798      	blx	r3
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f383 8810 	msr	PRIMASK, r3
}
 800ca32:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800ca34:	bf00      	nop
 800ca36:	3710      	adds	r7, #16
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}
 800ca3c:	200017a8 	.word	0x200017a8
 800ca40:	08012bb0 	.word	0x08012bb0
 800ca44:	200017ac 	.word	0x200017ac

0800ca48 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b087      	sub	sp, #28
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	4613      	mov	r3, r2
 800ca54:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	613b      	str	r3, [r7, #16]

  while( size-- )
 800ca5e:	e007      	b.n	800ca70 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800ca60:	693a      	ldr	r2, [r7, #16]
 800ca62:	1c53      	adds	r3, r2, #1
 800ca64:	613b      	str	r3, [r7, #16]
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	1c59      	adds	r1, r3, #1
 800ca6a:	6179      	str	r1, [r7, #20]
 800ca6c:	7812      	ldrb	r2, [r2, #0]
 800ca6e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800ca70:	88fb      	ldrh	r3, [r7, #6]
 800ca72:	1e5a      	subs	r2, r3, #1
 800ca74:	80fa      	strh	r2, [r7, #6]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d1f2      	bne.n	800ca60 <UTIL_MEM_cpy_8+0x18>
    }
}
 800ca7a:	bf00      	nop
 800ca7c:	bf00      	nop
 800ca7e:	371c      	adds	r7, #28
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bc80      	pop	{r7}
 800ca84:	4770      	bx	lr

0800ca86 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800ca86:	b480      	push	{r7}
 800ca88:	b085      	sub	sp, #20
 800ca8a:	af00      	add	r7, sp, #0
 800ca8c:	6078      	str	r0, [r7, #4]
 800ca8e:	460b      	mov	r3, r1
 800ca90:	70fb      	strb	r3, [r7, #3]
 800ca92:	4613      	mov	r3, r2
 800ca94:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800ca9a:	e004      	b.n	800caa6 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	1c5a      	adds	r2, r3, #1
 800caa0:	60fa      	str	r2, [r7, #12]
 800caa2:	78fa      	ldrb	r2, [r7, #3]
 800caa4:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800caa6:	883b      	ldrh	r3, [r7, #0]
 800caa8:	1e5a      	subs	r2, r3, #1
 800caaa:	803a      	strh	r2, [r7, #0]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d1f5      	bne.n	800ca9c <UTIL_MEM_set_8+0x16>
  }
}
 800cab0:	bf00      	nop
 800cab2:	bf00      	nop
 800cab4:	3714      	adds	r7, #20
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bc80      	pop	{r7}
 800caba:	4770      	bx	lr

0800cabc <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800cabc:	b082      	sub	sp, #8
 800cabe:	b480      	push	{r7}
 800cac0:	b087      	sub	sp, #28
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	60f8      	str	r0, [r7, #12]
 800cac6:	1d38      	adds	r0, r7, #4
 800cac8:	e880 0006 	stmia.w	r0, {r1, r2}
 800cacc:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800cace:	2300      	movs	r3, #0
 800cad0:	613b      	str	r3, [r7, #16]
 800cad2:	2300      	movs	r3, #0
 800cad4:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cada:	4413      	add	r3, r2
 800cadc:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800cade:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800cae2:	b29a      	uxth	r2, r3
 800cae4:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800cae8:	b29b      	uxth	r3, r3
 800caea:	4413      	add	r3, r2
 800caec:	b29b      	uxth	r3, r3
 800caee:	b21b      	sxth	r3, r3
 800caf0:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800caf2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800caf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cafa:	db0a      	blt.n	800cb12 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800cafc:	693b      	ldr	r3, [r7, #16]
 800cafe:	3301      	adds	r3, #1
 800cb00:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800cb02:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800cb0c:	b29b      	uxth	r3, r3
 800cb0e:	b21b      	sxth	r3, r3
 800cb10:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	461a      	mov	r2, r3
 800cb16:	f107 0310 	add.w	r3, r7, #16
 800cb1a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cb1e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800cb22:	68f8      	ldr	r0, [r7, #12]
 800cb24:	371c      	adds	r7, #28
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bc80      	pop	{r7}
 800cb2a:	b002      	add	sp, #8
 800cb2c:	4770      	bx	lr
	...

0800cb30 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b08a      	sub	sp, #40	; 0x28
 800cb34:	af02      	add	r7, sp, #8
 800cb36:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800cb38:	2300      	movs	r3, #0
 800cb3a:	61bb      	str	r3, [r7, #24]
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800cb40:	2300      	movs	r3, #0
 800cb42:	613b      	str	r3, [r7, #16]
 800cb44:	2300      	movs	r3, #0
 800cb46:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800cb48:	4b14      	ldr	r3, [pc, #80]	; (800cb9c <SysTimeGet+0x6c>)
 800cb4a:	691b      	ldr	r3, [r3, #16]
 800cb4c:	f107 0218 	add.w	r2, r7, #24
 800cb50:	3204      	adds	r2, #4
 800cb52:	4610      	mov	r0, r2
 800cb54:	4798      	blx	r3
 800cb56:	4603      	mov	r3, r0
 800cb58:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800cb5a:	4b10      	ldr	r3, [pc, #64]	; (800cb9c <SysTimeGet+0x6c>)
 800cb5c:	68db      	ldr	r3, [r3, #12]
 800cb5e:	4798      	blx	r3
 800cb60:	4603      	mov	r3, r0
 800cb62:	b21b      	sxth	r3, r3
 800cb64:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800cb66:	4b0d      	ldr	r3, [pc, #52]	; (800cb9c <SysTimeGet+0x6c>)
 800cb68:	685b      	ldr	r3, [r3, #4]
 800cb6a:	4798      	blx	r3
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800cb70:	f107 0010 	add.w	r0, r7, #16
 800cb74:	69fb      	ldr	r3, [r7, #28]
 800cb76:	9300      	str	r3, [sp, #0]
 800cb78:	69bb      	ldr	r3, [r7, #24]
 800cb7a:	f107 0208 	add.w	r2, r7, #8
 800cb7e:	ca06      	ldmia	r2, {r1, r2}
 800cb80:	f7ff ff9c 	bl	800cabc <SysTimeAdd>

  return sysTime;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	461a      	mov	r2, r3
 800cb88:	f107 0310 	add.w	r3, r7, #16
 800cb8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cb90:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	3720      	adds	r7, #32
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}
 800cb9c:	08012c94 	.word	0x08012c94

0800cba0 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b085      	sub	sp, #20
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  int i = 0;
 800cba8:	2300      	movs	r3, #0
 800cbaa:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800cbac:	e00e      	b.n	800cbcc <ee_skip_atoi+0x2c>
 800cbae:	68fa      	ldr	r2, [r7, #12]
 800cbb0:	4613      	mov	r3, r2
 800cbb2:	009b      	lsls	r3, r3, #2
 800cbb4:	4413      	add	r3, r2
 800cbb6:	005b      	lsls	r3, r3, #1
 800cbb8:	4618      	mov	r0, r3
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	1c59      	adds	r1, r3, #1
 800cbc0:	687a      	ldr	r2, [r7, #4]
 800cbc2:	6011      	str	r1, [r2, #0]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	4403      	add	r3, r0
 800cbc8:	3b30      	subs	r3, #48	; 0x30
 800cbca:	60fb      	str	r3, [r7, #12]
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	2b2f      	cmp	r3, #47	; 0x2f
 800cbd4:	d904      	bls.n	800cbe0 <ee_skip_atoi+0x40>
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	2b39      	cmp	r3, #57	; 0x39
 800cbde:	d9e6      	bls.n	800cbae <ee_skip_atoi+0xe>
  return i;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3714      	adds	r7, #20
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bc80      	pop	{r7}
 800cbea:	4770      	bx	lr

0800cbec <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800cbec:	b480      	push	{r7}
 800cbee:	b099      	sub	sp, #100	; 0x64
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	60f8      	str	r0, [r7, #12]
 800cbf4:	60b9      	str	r1, [r7, #8]
 800cbf6:	607a      	str	r2, [r7, #4]
 800cbf8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800cbfa:	4b71      	ldr	r3, [pc, #452]	; (800cdc0 <ee_number+0x1d4>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800cc00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cc02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d002      	beq.n	800cc10 <ee_number+0x24>
 800cc0a:	4b6e      	ldr	r3, [pc, #440]	; (800cdc4 <ee_number+0x1d8>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	2b01      	cmp	r3, #1
 800cc14:	dd02      	ble.n	800cc1c <ee_number+0x30>
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	2b24      	cmp	r3, #36	; 0x24
 800cc1a:	dd01      	ble.n	800cc20 <ee_number+0x34>
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	e0ca      	b.n	800cdb6 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800cc20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cc22:	f003 0301 	and.w	r3, r3, #1
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d001      	beq.n	800cc2e <ee_number+0x42>
 800cc2a:	2330      	movs	r3, #48	; 0x30
 800cc2c:	e000      	b.n	800cc30 <ee_number+0x44>
 800cc2e:	2320      	movs	r3, #32
 800cc30:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 800cc34:	2300      	movs	r3, #0
 800cc36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 800cc3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cc3c:	f003 0302 	and.w	r3, r3, #2
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d00b      	beq.n	800cc5c <ee_number+0x70>
  {
    if (num < 0)
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	da08      	bge.n	800cc5c <ee_number+0x70>
    {
      sign = '-';
 800cc4a:	232d      	movs	r3, #45	; 0x2d
 800cc4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	425b      	negs	r3, r3
 800cc54:	607b      	str	r3, [r7, #4]
      size--;
 800cc56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cc58:	3b01      	subs	r3, #1
 800cc5a:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d11e      	bne.n	800cca4 <ee_number+0xb8>
    tmp[i++] = '0';
 800cc66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc68:	1c5a      	adds	r2, r3, #1
 800cc6a:	657a      	str	r2, [r7, #84]	; 0x54
 800cc6c:	3360      	adds	r3, #96	; 0x60
 800cc6e:	443b      	add	r3, r7
 800cc70:	2230      	movs	r2, #48	; 0x30
 800cc72:	f803 2c50 	strb.w	r2, [r3, #-80]
 800cc76:	e018      	b.n	800ccaa <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	683a      	ldr	r2, [r7, #0]
 800cc7c:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc80:	fb01 f202 	mul.w	r2, r1, r2
 800cc84:	1a9b      	subs	r3, r3, r2
 800cc86:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cc88:	441a      	add	r2, r3
 800cc8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc8c:	1c59      	adds	r1, r3, #1
 800cc8e:	6579      	str	r1, [r7, #84]	; 0x54
 800cc90:	7812      	ldrb	r2, [r2, #0]
 800cc92:	3360      	adds	r3, #96	; 0x60
 800cc94:	443b      	add	r3, r7
 800cc96:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cca2:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d1e6      	bne.n	800cc78 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800ccaa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ccac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ccae:	429a      	cmp	r2, r3
 800ccb0:	dd01      	ble.n	800ccb6 <ee_number+0xca>
 800ccb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccb4:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 800ccb6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ccb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ccba:	1ad3      	subs	r3, r2, r3
 800ccbc:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800ccbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ccc0:	f003 0301 	and.w	r3, r3, #1
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d112      	bne.n	800ccee <ee_number+0x102>
 800ccc8:	e00c      	b.n	800cce4 <ee_number+0xf8>
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	1c5a      	adds	r2, r3, #1
 800ccce:	60fa      	str	r2, [r7, #12]
 800ccd0:	2220      	movs	r2, #32
 800ccd2:	701a      	strb	r2, [r3, #0]
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	3b01      	subs	r3, #1
 800ccd8:	60bb      	str	r3, [r7, #8]
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d101      	bne.n	800cce4 <ee_number+0xf8>
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	e068      	b.n	800cdb6 <ee_number+0x1ca>
 800cce4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cce6:	1e5a      	subs	r2, r3, #1
 800cce8:	66ba      	str	r2, [r7, #104]	; 0x68
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	dced      	bgt.n	800ccca <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800ccee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d01b      	beq.n	800cd2e <ee_number+0x142>
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	1c5a      	adds	r2, r3, #1
 800ccfa:	60fa      	str	r2, [r7, #12]
 800ccfc:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800cd00:	701a      	strb	r2, [r3, #0]
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	3b01      	subs	r3, #1
 800cd06:	60bb      	str	r3, [r7, #8]
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d10f      	bne.n	800cd2e <ee_number+0x142>
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	e051      	b.n	800cdb6 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	1c5a      	adds	r2, r3, #1
 800cd16:	60fa      	str	r2, [r7, #12]
 800cd18:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 800cd1c:	701a      	strb	r2, [r3, #0]
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	3b01      	subs	r3, #1
 800cd22:	60bb      	str	r3, [r7, #8]
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d101      	bne.n	800cd2e <ee_number+0x142>
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	e043      	b.n	800cdb6 <ee_number+0x1ca>
 800cd2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cd30:	1e5a      	subs	r2, r3, #1
 800cd32:	66ba      	str	r2, [r7, #104]	; 0x68
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	dcec      	bgt.n	800cd12 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800cd38:	e00c      	b.n	800cd54 <ee_number+0x168>
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	1c5a      	adds	r2, r3, #1
 800cd3e:	60fa      	str	r2, [r7, #12]
 800cd40:	2230      	movs	r2, #48	; 0x30
 800cd42:	701a      	strb	r2, [r3, #0]
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	3b01      	subs	r3, #1
 800cd48:	60bb      	str	r3, [r7, #8]
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d101      	bne.n	800cd54 <ee_number+0x168>
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	e030      	b.n	800cdb6 <ee_number+0x1ca>
 800cd54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cd56:	1e5a      	subs	r2, r3, #1
 800cd58:	66fa      	str	r2, [r7, #108]	; 0x6c
 800cd5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cd5c:	429a      	cmp	r2, r3
 800cd5e:	dbec      	blt.n	800cd3a <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800cd60:	e010      	b.n	800cd84 <ee_number+0x198>
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	60fa      	str	r2, [r7, #12]
 800cd68:	f107 0110 	add.w	r1, r7, #16
 800cd6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cd6e:	440a      	add	r2, r1
 800cd70:	7812      	ldrb	r2, [r2, #0]
 800cd72:	701a      	strb	r2, [r3, #0]
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	3b01      	subs	r3, #1
 800cd78:	60bb      	str	r3, [r7, #8]
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d101      	bne.n	800cd84 <ee_number+0x198>
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	e018      	b.n	800cdb6 <ee_number+0x1ca>
 800cd84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd86:	1e5a      	subs	r2, r3, #1
 800cd88:	657a      	str	r2, [r7, #84]	; 0x54
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	dce9      	bgt.n	800cd62 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800cd8e:	e00c      	b.n	800cdaa <ee_number+0x1be>
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	1c5a      	adds	r2, r3, #1
 800cd94:	60fa      	str	r2, [r7, #12]
 800cd96:	2220      	movs	r2, #32
 800cd98:	701a      	strb	r2, [r3, #0]
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	3b01      	subs	r3, #1
 800cd9e:	60bb      	str	r3, [r7, #8]
 800cda0:	68bb      	ldr	r3, [r7, #8]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d101      	bne.n	800cdaa <ee_number+0x1be>
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	e005      	b.n	800cdb6 <ee_number+0x1ca>
 800cdaa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdac:	1e5a      	subs	r2, r3, #1
 800cdae:	66ba      	str	r2, [r7, #104]	; 0x68
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	dced      	bgt.n	800cd90 <ee_number+0x1a4>

  return str;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3764      	adds	r7, #100	; 0x64
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bc80      	pop	{r7}
 800cdbe:	4770      	bx	lr
 800cdc0:	20000fb0 	.word	0x20000fb0
 800cdc4:	20000fb4 	.word	0x20000fb4

0800cdc8 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b092      	sub	sp, #72	; 0x48
 800cdcc:	af04      	add	r7, sp, #16
 800cdce:	60f8      	str	r0, [r7, #12]
 800cdd0:	60b9      	str	r1, [r7, #8]
 800cdd2:	607a      	str	r2, [r7, #4]
 800cdd4:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	dc01      	bgt.n	800cde0 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800cddc:	2300      	movs	r3, #0
 800cdde:	e142      	b.n	800d066 <tiny_vsnprintf_like+0x29e>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cde4:	e12a      	b.n	800d03c <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 800cde6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	1ad2      	subs	r2, r2, r3
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	3b01      	subs	r3, #1
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	f280 8131 	bge.w	800d058 <tiny_vsnprintf_like+0x290>

    if (*fmt != '%')
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	781b      	ldrb	r3, [r3, #0]
 800cdfa:	2b25      	cmp	r3, #37	; 0x25
 800cdfc:	d006      	beq.n	800ce0c <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce02:	1c59      	adds	r1, r3, #1
 800ce04:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ce06:	7812      	ldrb	r2, [r2, #0]
 800ce08:	701a      	strb	r2, [r3, #0]
      continue;
 800ce0a:	e114      	b.n	800d036 <tiny_vsnprintf_like+0x26e>
    }

    // Process flags
    flags = 0;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	3301      	adds	r3, #1
 800ce14:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	2b30      	cmp	r3, #48	; 0x30
 800ce1c:	d103      	bne.n	800ce26 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800ce1e:	6a3b      	ldr	r3, [r7, #32]
 800ce20:	f043 0301 	orr.w	r3, r3, #1
 800ce24:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800ce26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ce2a:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	2b2f      	cmp	r3, #47	; 0x2f
 800ce32:	d908      	bls.n	800ce46 <tiny_vsnprintf_like+0x7e>
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	2b39      	cmp	r3, #57	; 0x39
 800ce3a:	d804      	bhi.n	800ce46 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800ce3c:	1d3b      	adds	r3, r7, #4
 800ce3e:	4618      	mov	r0, r3
 800ce40:	f7ff feae 	bl	800cba0 <ee_skip_atoi>
 800ce44:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800ce46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ce4a:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800ce4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ce50:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800ce52:	230a      	movs	r3, #10
 800ce54:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	781b      	ldrb	r3, [r3, #0]
 800ce5a:	3b58      	subs	r3, #88	; 0x58
 800ce5c:	2b20      	cmp	r3, #32
 800ce5e:	f200 8094 	bhi.w	800cf8a <tiny_vsnprintf_like+0x1c2>
 800ce62:	a201      	add	r2, pc, #4	; (adr r2, 800ce68 <tiny_vsnprintf_like+0xa0>)
 800ce64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce68:	0800cf73 	.word	0x0800cf73
 800ce6c:	0800cf8b 	.word	0x0800cf8b
 800ce70:	0800cf8b 	.word	0x0800cf8b
 800ce74:	0800cf8b 	.word	0x0800cf8b
 800ce78:	0800cf8b 	.word	0x0800cf8b
 800ce7c:	0800cf8b 	.word	0x0800cf8b
 800ce80:	0800cf8b 	.word	0x0800cf8b
 800ce84:	0800cf8b 	.word	0x0800cf8b
 800ce88:	0800cf8b 	.word	0x0800cf8b
 800ce8c:	0800cf8b 	.word	0x0800cf8b
 800ce90:	0800cf8b 	.word	0x0800cf8b
 800ce94:	0800cef7 	.word	0x0800cef7
 800ce98:	0800cf81 	.word	0x0800cf81
 800ce9c:	0800cf8b 	.word	0x0800cf8b
 800cea0:	0800cf8b 	.word	0x0800cf8b
 800cea4:	0800cf8b 	.word	0x0800cf8b
 800cea8:	0800cf8b 	.word	0x0800cf8b
 800ceac:	0800cf81 	.word	0x0800cf81
 800ceb0:	0800cf8b 	.word	0x0800cf8b
 800ceb4:	0800cf8b 	.word	0x0800cf8b
 800ceb8:	0800cf8b 	.word	0x0800cf8b
 800cebc:	0800cf8b 	.word	0x0800cf8b
 800cec0:	0800cf8b 	.word	0x0800cf8b
 800cec4:	0800cf8b 	.word	0x0800cf8b
 800cec8:	0800cf8b 	.word	0x0800cf8b
 800cecc:	0800cf8b 	.word	0x0800cf8b
 800ced0:	0800cf8b 	.word	0x0800cf8b
 800ced4:	0800cf17 	.word	0x0800cf17
 800ced8:	0800cf8b 	.word	0x0800cf8b
 800cedc:	0800cfd7 	.word	0x0800cfd7
 800cee0:	0800cf8b 	.word	0x0800cf8b
 800cee4:	0800cf8b 	.word	0x0800cf8b
 800cee8:	0800cf7b 	.word	0x0800cf7b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800ceec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceee:	1c5a      	adds	r2, r3, #1
 800cef0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800cef2:	2220      	movs	r2, #32
 800cef4:	701a      	strb	r2, [r3, #0]
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	3b01      	subs	r3, #1
 800cefa:	61fb      	str	r3, [r7, #28]
 800cefc:	69fb      	ldr	r3, [r7, #28]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	dcf4      	bgt.n	800ceec <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	1d1a      	adds	r2, r3, #4
 800cf06:	603a      	str	r2, [r7, #0]
 800cf08:	6819      	ldr	r1, [r3, #0]
 800cf0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf0c:	1c5a      	adds	r2, r3, #1
 800cf0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800cf10:	b2ca      	uxtb	r2, r1
 800cf12:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800cf14:	e08f      	b.n	800d036 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	1d1a      	adds	r2, r3, #4
 800cf1a:	603a      	str	r2, [r7, #0]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 800cf20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d101      	bne.n	800cf2a <tiny_vsnprintf_like+0x162>
 800cf26:	4b52      	ldr	r3, [pc, #328]	; (800d070 <tiny_vsnprintf_like+0x2a8>)
 800cf28:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800cf2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cf2c:	f7f3 f928 	bl	8000180 <strlen>
 800cf30:	4603      	mov	r3, r0
 800cf32:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800cf34:	e004      	b.n	800cf40 <tiny_vsnprintf_like+0x178>
 800cf36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf38:	1c5a      	adds	r2, r3, #1
 800cf3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800cf3c:	2220      	movs	r2, #32
 800cf3e:	701a      	strb	r2, [r3, #0]
 800cf40:	69fb      	ldr	r3, [r7, #28]
 800cf42:	1e5a      	subs	r2, r3, #1
 800cf44:	61fa      	str	r2, [r7, #28]
 800cf46:	693a      	ldr	r2, [r7, #16]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	dbf4      	blt.n	800cf36 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf50:	e00a      	b.n	800cf68 <tiny_vsnprintf_like+0x1a0>
 800cf52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf54:	1c53      	adds	r3, r2, #1
 800cf56:	627b      	str	r3, [r7, #36]	; 0x24
 800cf58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf5a:	1c59      	adds	r1, r3, #1
 800cf5c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800cf5e:	7812      	ldrb	r2, [r2, #0]
 800cf60:	701a      	strb	r2, [r3, #0]
 800cf62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf64:	3301      	adds	r3, #1
 800cf66:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf6a:	693b      	ldr	r3, [r7, #16]
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	dbf0      	blt.n	800cf52 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800cf70:	e061      	b.n	800d036 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800cf72:	6a3b      	ldr	r3, [r7, #32]
 800cf74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf78:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800cf7a:	2310      	movs	r3, #16
 800cf7c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 800cf7e:	e02d      	b.n	800cfdc <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 800cf80:	6a3b      	ldr	r3, [r7, #32]
 800cf82:	f043 0302 	orr.w	r3, r3, #2
 800cf86:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800cf88:	e025      	b.n	800cfd6 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	2b25      	cmp	r3, #37	; 0x25
 800cf90:	d004      	beq.n	800cf9c <tiny_vsnprintf_like+0x1d4>
 800cf92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf94:	1c5a      	adds	r2, r3, #1
 800cf96:	62fa      	str	r2, [r7, #44]	; 0x2c
 800cf98:	2225      	movs	r2, #37	; 0x25
 800cf9a:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800cf9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	1ad2      	subs	r2, r2, r3
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	3b01      	subs	r3, #1
 800cfa6:	429a      	cmp	r2, r3
 800cfa8:	da17      	bge.n	800cfda <tiny_vsnprintf_like+0x212>
        if (*fmt)
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	781b      	ldrb	r3, [r3, #0]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d006      	beq.n	800cfc0 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb6:	1c59      	adds	r1, r3, #1
 800cfb8:	62f9      	str	r1, [r7, #44]	; 0x2c
 800cfba:	7812      	ldrb	r2, [r2, #0]
 800cfbc:	701a      	strb	r2, [r3, #0]
 800cfbe:	e002      	b.n	800cfc6 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800cfc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	1ad2      	subs	r2, r2, r3
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	3b01      	subs	r3, #1
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	db2f      	blt.n	800d034 <tiny_vsnprintf_like+0x26c>
 800cfd4:	e002      	b.n	800cfdc <tiny_vsnprintf_like+0x214>
        break;
 800cfd6:	bf00      	nop
 800cfd8:	e000      	b.n	800cfdc <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 800cfda:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800cfdc:	697b      	ldr	r3, [r7, #20]
 800cfde:	2b6c      	cmp	r3, #108	; 0x6c
 800cfe0:	d105      	bne.n	800cfee <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	1d1a      	adds	r2, r3, #4
 800cfe6:	603a      	str	r2, [r7, #0]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	637b      	str	r3, [r7, #52]	; 0x34
 800cfec:	e00f      	b.n	800d00e <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 800cfee:	6a3b      	ldr	r3, [r7, #32]
 800cff0:	f003 0302 	and.w	r3, r3, #2
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d005      	beq.n	800d004 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	1d1a      	adds	r2, r3, #4
 800cffc:	603a      	str	r2, [r7, #0]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	637b      	str	r3, [r7, #52]	; 0x34
 800d002:	e004      	b.n	800d00e <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	1d1a      	adds	r2, r3, #4
 800d008:	603a      	str	r2, [r7, #0]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800d00e:	68bb      	ldr	r3, [r7, #8]
 800d010:	1e5a      	subs	r2, r3, #1
 800d012:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	1acb      	subs	r3, r1, r3
 800d018:	1ad1      	subs	r1, r2, r3
 800d01a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d01c:	6a3b      	ldr	r3, [r7, #32]
 800d01e:	9302      	str	r3, [sp, #8]
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	9301      	str	r3, [sp, #4]
 800d024:	69fb      	ldr	r3, [r7, #28]
 800d026:	9300      	str	r3, [sp, #0]
 800d028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d02a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d02c:	f7ff fdde 	bl	800cbec <ee_number>
 800d030:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d032:	e000      	b.n	800d036 <tiny_vsnprintf_like+0x26e>
        continue;
 800d034:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	3301      	adds	r3, #1
 800d03a:	607b      	str	r3, [r7, #4]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	2b00      	cmp	r3, #0
 800d042:	f47f aed0 	bne.w	800cde6 <tiny_vsnprintf_like+0x1e>
 800d046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	1ad2      	subs	r2, r2, r3
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	3b01      	subs	r3, #1
 800d050:	429a      	cmp	r2, r3
 800d052:	f6bf aec8 	bge.w	800cde6 <tiny_vsnprintf_like+0x1e>
 800d056:	e000      	b.n	800d05a <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 800d058:	bf00      	nop
  }

  *str = '\0';
 800d05a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d05c:	2200      	movs	r2, #0
 800d05e:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800d060:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	1ad3      	subs	r3, r2, r3
}
 800d066:	4618      	mov	r0, r3
 800d068:	3738      	adds	r7, #56	; 0x38
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	08012ba8 	.word	0x08012ba8

0800d074 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b090      	sub	sp, #64	; 0x40
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800d07c:	4b73      	ldr	r3, [pc, #460]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800d082:	4b72      	ldr	r3, [pc, #456]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d084:	681a      	ldr	r2, [r3, #0]
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4013      	ands	r3, r2
 800d08a:	4a70      	ldr	r2, [pc, #448]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d08c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800d08e:	4b70      	ldr	r3, [pc, #448]	; (800d250 <UTIL_SEQ_Run+0x1dc>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800d094:	4b6f      	ldr	r3, [pc, #444]	; (800d254 <UTIL_SEQ_Run+0x1e0>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800d09a:	4b6f      	ldr	r3, [pc, #444]	; (800d258 <UTIL_SEQ_Run+0x1e4>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800d0a0:	4b6e      	ldr	r3, [pc, #440]	; (800d25c <UTIL_SEQ_Run+0x1e8>)
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d0a6:	e08d      	b.n	800d1c4 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800d0ac:	e002      	b.n	800d0b4 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800d0ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0b0:	3301      	adds	r3, #1
 800d0b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800d0b4:	4a6a      	ldr	r2, [pc, #424]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d0b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0b8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0be:	401a      	ands	r2, r3
 800d0c0:	4b62      	ldr	r3, [pc, #392]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	4013      	ands	r3, r2
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d0f1      	beq.n	800d0ae <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800d0ca:	4a65      	ldr	r2, [pc, #404]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d0cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0ce:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0d4:	401a      	ands	r2, r3
 800d0d6:	4b5d      	ldr	r3, [pc, #372]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4013      	ands	r3, r2
 800d0dc:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800d0de:	4a60      	ldr	r2, [pc, #384]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d0e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0e2:	00db      	lsls	r3, r3, #3
 800d0e4:	4413      	add	r3, r2
 800d0e6:	685a      	ldr	r2, [r3, #4]
 800d0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ea:	4013      	ands	r3, r2
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d106      	bne.n	800d0fe <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800d0f0:	4a5b      	ldr	r2, [pc, #364]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d0f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0f4:	00db      	lsls	r3, r3, #3
 800d0f6:	4413      	add	r3, r2
 800d0f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d0fc:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800d0fe:	4a58      	ldr	r2, [pc, #352]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d102:	00db      	lsls	r3, r3, #3
 800d104:	4413      	add	r3, r2
 800d106:	685a      	ldr	r2, [r3, #4]
 800d108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10a:	4013      	ands	r3, r2
 800d10c:	4618      	mov	r0, r3
 800d10e:	f000 f907 	bl	800d320 <SEQ_BitPosition>
 800d112:	4603      	mov	r3, r0
 800d114:	461a      	mov	r2, r3
 800d116:	4b53      	ldr	r3, [pc, #332]	; (800d264 <UTIL_SEQ_Run+0x1f0>)
 800d118:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800d11a:	4a51      	ldr	r2, [pc, #324]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d11c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d11e:	00db      	lsls	r3, r3, #3
 800d120:	4413      	add	r3, r2
 800d122:	685a      	ldr	r2, [r3, #4]
 800d124:	4b4f      	ldr	r3, [pc, #316]	; (800d264 <UTIL_SEQ_Run+0x1f0>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2101      	movs	r1, #1
 800d12a:	fa01 f303 	lsl.w	r3, r1, r3
 800d12e:	43db      	mvns	r3, r3
 800d130:	401a      	ands	r2, r3
 800d132:	494b      	ldr	r1, [pc, #300]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d136:	00db      	lsls	r3, r3, #3
 800d138:	440b      	add	r3, r1
 800d13a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d13c:	f3ef 8310 	mrs	r3, PRIMASK
 800d140:	61bb      	str	r3, [r7, #24]
  return(result);
 800d142:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d144:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800d146:	b672      	cpsid	i
}
 800d148:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800d14a:	4b46      	ldr	r3, [pc, #280]	; (800d264 <UTIL_SEQ_Run+0x1f0>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	2201      	movs	r2, #1
 800d150:	fa02 f303 	lsl.w	r3, r2, r3
 800d154:	43da      	mvns	r2, r3
 800d156:	4b3e      	ldr	r3, [pc, #248]	; (800d250 <UTIL_SEQ_Run+0x1dc>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	4013      	ands	r3, r2
 800d15c:	4a3c      	ldr	r2, [pc, #240]	; (800d250 <UTIL_SEQ_Run+0x1dc>)
 800d15e:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d160:	2301      	movs	r3, #1
 800d162:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d164:	e013      	b.n	800d18e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800d166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d168:	3b01      	subs	r3, #1
 800d16a:	4a3d      	ldr	r2, [pc, #244]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d16c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800d170:	4b3c      	ldr	r3, [pc, #240]	; (800d264 <UTIL_SEQ_Run+0x1f0>)
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	2201      	movs	r2, #1
 800d176:	fa02 f303 	lsl.w	r3, r2, r3
 800d17a:	43da      	mvns	r2, r3
 800d17c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d17e:	3b01      	subs	r3, #1
 800d180:	400a      	ands	r2, r1
 800d182:	4937      	ldr	r1, [pc, #220]	; (800d260 <UTIL_SEQ_Run+0x1ec>)
 800d184:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d18a:	3b01      	subs	r3, #1
 800d18c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d18e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d190:	2b00      	cmp	r3, #0
 800d192:	d1e8      	bne.n	800d166 <UTIL_SEQ_Run+0xf2>
 800d194:	6a3b      	ldr	r3, [r7, #32]
 800d196:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d198:	697b      	ldr	r3, [r7, #20]
 800d19a:	f383 8810 	msr	PRIMASK, r3
}
 800d19e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800d1a0:	4b30      	ldr	r3, [pc, #192]	; (800d264 <UTIL_SEQ_Run+0x1f0>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a30      	ldr	r2, [pc, #192]	; (800d268 <UTIL_SEQ_Run+0x1f4>)
 800d1a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1aa:	4798      	blx	r3

    local_taskset = TaskSet;
 800d1ac:	4b28      	ldr	r3, [pc, #160]	; (800d250 <UTIL_SEQ_Run+0x1dc>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800d1b2:	4b28      	ldr	r3, [pc, #160]	; (800d254 <UTIL_SEQ_Run+0x1e0>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800d1b8:	4b27      	ldr	r3, [pc, #156]	; (800d258 <UTIL_SEQ_Run+0x1e4>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800d1be:	4b27      	ldr	r3, [pc, #156]	; (800d25c <UTIL_SEQ_Run+0x1e8>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d1c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1c8:	401a      	ands	r2, r3
 800d1ca:	4b20      	ldr	r3, [pc, #128]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	4013      	ands	r3, r2
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d005      	beq.n	800d1e0 <UTIL_SEQ_Run+0x16c>
 800d1d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1d8:	4013      	ands	r3, r2
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	f43f af64 	beq.w	800d0a8 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800d1e0:	4b20      	ldr	r3, [pc, #128]	; (800d264 <UTIL_SEQ_Run+0x1f0>)
 800d1e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d1e6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800d1e8:	f000 f88e 	bl	800d308 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d1ec:	f3ef 8310 	mrs	r3, PRIMASK
 800d1f0:	613b      	str	r3, [r7, #16]
  return(result);
 800d1f2:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800d1f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d1f6:	b672      	cpsid	i
}
 800d1f8:	bf00      	nop
  local_taskset = TaskSet;
 800d1fa:	4b15      	ldr	r3, [pc, #84]	; (800d250 <UTIL_SEQ_Run+0x1dc>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800d200:	4b14      	ldr	r3, [pc, #80]	; (800d254 <UTIL_SEQ_Run+0x1e0>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800d206:	4b14      	ldr	r3, [pc, #80]	; (800d258 <UTIL_SEQ_Run+0x1e4>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800d20c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d20e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d210:	401a      	ands	r2, r3
 800d212:	4b0e      	ldr	r3, [pc, #56]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	4013      	ands	r3, r2
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d107      	bne.n	800d22c <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800d21c:	4b0f      	ldr	r3, [pc, #60]	; (800d25c <UTIL_SEQ_Run+0x1e8>)
 800d21e:	681a      	ldr	r2, [r3, #0]
 800d220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d222:	4013      	ands	r3, r2
 800d224:	2b00      	cmp	r3, #0
 800d226:	d101      	bne.n	800d22c <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800d228:	f7f4 fd2e 	bl	8001c88 <UTIL_SEQ_Idle>
 800d22c:	69fb      	ldr	r3, [r7, #28]
 800d22e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	f383 8810 	msr	PRIMASK, r3
}
 800d236:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800d238:	f000 f86c 	bl	800d314 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800d23c:	4a03      	ldr	r2, [pc, #12]	; (800d24c <UTIL_SEQ_Run+0x1d8>)
 800d23e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d240:	6013      	str	r3, [r2, #0]

  return;
 800d242:	bf00      	nop
}
 800d244:	3740      	adds	r7, #64	; 0x40
 800d246:	46bd      	mov	sp, r7
 800d248:	bd80      	pop	{r7, pc}
 800d24a:	bf00      	nop
 800d24c:	20000fbc 	.word	0x20000fbc
 800d250:	200017b0 	.word	0x200017b0
 800d254:	200017b4 	.word	0x200017b4
 800d258:	20000fb8 	.word	0x20000fb8
 800d25c:	200017b8 	.word	0x200017b8
 800d260:	200017c4 	.word	0x200017c4
 800d264:	200017bc 	.word	0x200017bc
 800d268:	200017c0 	.word	0x200017c0

0800d26c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b088      	sub	sp, #32
 800d270:	af00      	add	r7, sp, #0
 800d272:	60f8      	str	r0, [r7, #12]
 800d274:	60b9      	str	r1, [r7, #8]
 800d276:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d278:	f3ef 8310 	mrs	r3, PRIMASK
 800d27c:	617b      	str	r3, [r7, #20]
  return(result);
 800d27e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800d280:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d282:	b672      	cpsid	i
}
 800d284:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800d286:	68f8      	ldr	r0, [r7, #12]
 800d288:	f000 f84a 	bl	800d320 <SEQ_BitPosition>
 800d28c:	4603      	mov	r3, r0
 800d28e:	4619      	mov	r1, r3
 800d290:	4a06      	ldr	r2, [pc, #24]	; (800d2ac <UTIL_SEQ_RegTask+0x40>)
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d298:	69fb      	ldr	r3, [r7, #28]
 800d29a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d29c:	69bb      	ldr	r3, [r7, #24]
 800d29e:	f383 8810 	msr	PRIMASK, r3
}
 800d2a2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800d2a4:	bf00      	nop
}
 800d2a6:	3720      	adds	r7, #32
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}
 800d2ac:	200017c0 	.word	0x200017c0

0800d2b0 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b087      	sub	sp, #28
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
 800d2b8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d2ba:	f3ef 8310 	mrs	r3, PRIMASK
 800d2be:	60fb      	str	r3, [r7, #12]
  return(result);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d2c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d2c4:	b672      	cpsid	i
}
 800d2c6:	bf00      	nop

  TaskSet |= TaskId_bm;
 800d2c8:	4b0d      	ldr	r3, [pc, #52]	; (800d300 <UTIL_SEQ_SetTask+0x50>)
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	4313      	orrs	r3, r2
 800d2d0:	4a0b      	ldr	r2, [pc, #44]	; (800d300 <UTIL_SEQ_SetTask+0x50>)
 800d2d2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800d2d4:	4a0b      	ldr	r2, [pc, #44]	; (800d304 <UTIL_SEQ_SetTask+0x54>)
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	431a      	orrs	r2, r3
 800d2e0:	4908      	ldr	r1, [pc, #32]	; (800d304 <UTIL_SEQ_SetTask+0x54>)
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800d2e8:	697b      	ldr	r3, [r7, #20]
 800d2ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d2ec:	693b      	ldr	r3, [r7, #16]
 800d2ee:	f383 8810 	msr	PRIMASK, r3
}
 800d2f2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800d2f4:	bf00      	nop
}
 800d2f6:	371c      	adds	r7, #28
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bc80      	pop	{r7}
 800d2fc:	4770      	bx	lr
 800d2fe:	bf00      	nop
 800d300:	200017b0 	.word	0x200017b0
 800d304:	200017c4 	.word	0x200017c4

0800d308 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800d308:	b480      	push	{r7}
 800d30a:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800d30c:	bf00      	nop
}
 800d30e:	46bd      	mov	sp, r7
 800d310:	bc80      	pop	{r7}
 800d312:	4770      	bx	lr

0800d314 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800d314:	b480      	push	{r7}
 800d316:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800d318:	bf00      	nop
}
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bc80      	pop	{r7}
 800d31e:	4770      	bx	lr

0800d320 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800d320:	b480      	push	{r7}
 800d322:	b085      	sub	sp, #20
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800d328:	2300      	movs	r3, #0
 800d32a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	0c1b      	lsrs	r3, r3, #16
 800d334:	041b      	lsls	r3, r3, #16
 800d336:	2b00      	cmp	r3, #0
 800d338:	d104      	bne.n	800d344 <SEQ_BitPosition+0x24>
 800d33a:	2310      	movs	r3, #16
 800d33c:	73fb      	strb	r3, [r7, #15]
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	041b      	lsls	r3, r3, #16
 800d342:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d105      	bne.n	800d35a <SEQ_BitPosition+0x3a>
 800d34e:	7bfb      	ldrb	r3, [r7, #15]
 800d350:	3308      	adds	r3, #8
 800d352:	73fb      	strb	r3, [r7, #15]
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	021b      	lsls	r3, r3, #8
 800d358:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d360:	2b00      	cmp	r3, #0
 800d362:	d105      	bne.n	800d370 <SEQ_BitPosition+0x50>
 800d364:	7bfb      	ldrb	r3, [r7, #15]
 800d366:	3304      	adds	r3, #4
 800d368:	73fb      	strb	r3, [r7, #15]
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	011b      	lsls	r3, r3, #4
 800d36e:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	0f1b      	lsrs	r3, r3, #28
 800d374:	4a06      	ldr	r2, [pc, #24]	; (800d390 <SEQ_BitPosition+0x70>)
 800d376:	5cd2      	ldrb	r2, [r2, r3]
 800d378:	7bfb      	ldrb	r3, [r7, #15]
 800d37a:	4413      	add	r3, r2
 800d37c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800d37e:	7bfb      	ldrb	r3, [r7, #15]
 800d380:	f1c3 031f 	rsb	r3, r3, #31
 800d384:	b2db      	uxtb	r3, r3
}
 800d386:	4618      	mov	r0, r3
 800d388:	3714      	adds	r7, #20
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bc80      	pop	{r7}
 800d38e:	4770      	bx	lr
 800d390:	08012e18 	.word	0x08012e18

0800d394 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800d398:	4b04      	ldr	r3, [pc, #16]	; (800d3ac <UTIL_TIMER_Init+0x18>)
 800d39a:	2200      	movs	r2, #0
 800d39c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800d39e:	4b04      	ldr	r3, [pc, #16]	; (800d3b0 <UTIL_TIMER_Init+0x1c>)
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	4798      	blx	r3
 800d3a4:	4603      	mov	r3, r0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	bd80      	pop	{r7, pc}
 800d3aa:	bf00      	nop
 800d3ac:	200017cc 	.word	0x200017cc
 800d3b0:	08012c68 	.word	0x08012c68

0800d3b4 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b084      	sub	sp, #16
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	60f8      	str	r0, [r7, #12]
 800d3bc:	60b9      	str	r1, [r7, #8]
 800d3be:	603b      	str	r3, [r7, #0]
 800d3c0:	4613      	mov	r3, r2
 800d3c2:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d023      	beq.n	800d412 <UTIL_TIMER_Create+0x5e>
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d020      	beq.n	800d412 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800d3d6:	4b11      	ldr	r3, [pc, #68]	; (800d41c <UTIL_TIMER_Create+0x68>)
 800d3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3da:	68b8      	ldr	r0, [r7, #8]
 800d3dc:	4798      	blx	r3
 800d3de:	4602      	mov	r2, r0
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	683a      	ldr	r2, [r7, #0]
 800d3fa:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	69ba      	ldr	r2, [r7, #24]
 800d400:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	79fa      	ldrb	r2, [r7, #7]
 800d406:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	2200      	movs	r2, #0
 800d40c:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800d40e:	2300      	movs	r3, #0
 800d410:	e000      	b.n	800d414 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800d412:	2301      	movs	r3, #1
  }
}
 800d414:	4618      	mov	r0, r3
 800d416:	3710      	adds	r7, #16
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}
 800d41c:	08012c68 	.word	0x08012c68

0800d420 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b08a      	sub	sp, #40	; 0x28
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800d428:	2300      	movs	r3, #0
 800d42a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d056      	beq.n	800d4e2 <UTIL_TIMER_Start+0xc2>
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f000 f9a9 	bl	800d78c <TimerExists>
 800d43a:	4603      	mov	r3, r0
 800d43c:	f083 0301 	eor.w	r3, r3, #1
 800d440:	b2db      	uxtb	r3, r3
 800d442:	2b00      	cmp	r3, #0
 800d444:	d04d      	beq.n	800d4e2 <UTIL_TIMER_Start+0xc2>
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	7a5b      	ldrb	r3, [r3, #9]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d149      	bne.n	800d4e2 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d44e:	f3ef 8310 	mrs	r3, PRIMASK
 800d452:	613b      	str	r3, [r7, #16]
  return(result);
 800d454:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800d456:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d458:	b672      	cpsid	i
}
 800d45a:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800d462:	4b24      	ldr	r3, [pc, #144]	; (800d4f4 <UTIL_TIMER_Start+0xd4>)
 800d464:	6a1b      	ldr	r3, [r3, #32]
 800d466:	4798      	blx	r3
 800d468:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800d46a:	6a3a      	ldr	r2, [r7, #32]
 800d46c:	69bb      	ldr	r3, [r7, #24]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d201      	bcs.n	800d476 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6a3a      	ldr	r2, [r7, #32]
 800d47a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	2200      	movs	r2, #0
 800d480:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2201      	movs	r2, #1
 800d486:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2200      	movs	r2, #0
 800d48c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800d48e:	4b1a      	ldr	r3, [pc, #104]	; (800d4f8 <UTIL_TIMER_Start+0xd8>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d106      	bne.n	800d4a4 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800d496:	4b17      	ldr	r3, [pc, #92]	; (800d4f4 <UTIL_TIMER_Start+0xd4>)
 800d498:	691b      	ldr	r3, [r3, #16]
 800d49a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	f000 f9eb 	bl	800d878 <TimerInsertNewHeadTimer>
 800d4a2:	e017      	b.n	800d4d4 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800d4a4:	4b13      	ldr	r3, [pc, #76]	; (800d4f4 <UTIL_TIMER_Start+0xd4>)
 800d4a6:	699b      	ldr	r3, [r3, #24]
 800d4a8:	4798      	blx	r3
 800d4aa:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	441a      	add	r2, r3
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681a      	ldr	r2, [r3, #0]
 800d4bc:	4b0e      	ldr	r3, [pc, #56]	; (800d4f8 <UTIL_TIMER_Start+0xd8>)
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d203      	bcs.n	800d4ce <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 f9d6 	bl	800d878 <TimerInsertNewHeadTimer>
 800d4cc:	e002      	b.n	800d4d4 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f000 f9a2 	bl	800d818 <TimerInsertTimer>
 800d4d4:	69fb      	ldr	r3, [r7, #28]
 800d4d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	f383 8810 	msr	PRIMASK, r3
}
 800d4de:	bf00      	nop
  {
 800d4e0:	e002      	b.n	800d4e8 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800d4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	3728      	adds	r7, #40	; 0x28
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}
 800d4f4:	08012c68 	.word	0x08012c68
 800d4f8:	200017cc 	.word	0x200017cc

0800d4fc <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b088      	sub	sp, #32
 800d500:	af00      	add	r7, sp, #0
 800d502:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800d504:	2300      	movs	r3, #0
 800d506:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d05b      	beq.n	800d5c6 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d50e:	f3ef 8310 	mrs	r3, PRIMASK
 800d512:	60fb      	str	r3, [r7, #12]
  return(result);
 800d514:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800d516:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d518:	b672      	cpsid	i
}
 800d51a:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800d51c:	4b2d      	ldr	r3, [pc, #180]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800d522:	4b2c      	ldr	r3, [pc, #176]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2201      	movs	r2, #1
 800d52c:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800d52e:	4b29      	ldr	r3, [pc, #164]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d041      	beq.n	800d5ba <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	2200      	movs	r2, #0
 800d53a:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800d53c:	4b25      	ldr	r3, [pc, #148]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	687a      	ldr	r2, [r7, #4]
 800d542:	429a      	cmp	r2, r3
 800d544:	d134      	bne.n	800d5b0 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800d546:	4b23      	ldr	r3, [pc, #140]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	2200      	movs	r2, #0
 800d54c:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800d54e:	4b21      	ldr	r3, [pc, #132]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	695b      	ldr	r3, [r3, #20]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d00a      	beq.n	800d56e <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800d558:	4b1e      	ldr	r3, [pc, #120]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	695b      	ldr	r3, [r3, #20]
 800d55e:	4a1d      	ldr	r2, [pc, #116]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d560:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800d562:	4b1c      	ldr	r3, [pc, #112]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	4618      	mov	r0, r3
 800d568:	f000 f92c 	bl	800d7c4 <TimerSetTimeout>
 800d56c:	e023      	b.n	800d5b6 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800d56e:	4b1a      	ldr	r3, [pc, #104]	; (800d5d8 <UTIL_TIMER_Stop+0xdc>)
 800d570:	68db      	ldr	r3, [r3, #12]
 800d572:	4798      	blx	r3
            TimerListHead = NULL;
 800d574:	4b17      	ldr	r3, [pc, #92]	; (800d5d4 <UTIL_TIMER_Stop+0xd8>)
 800d576:	2200      	movs	r2, #0
 800d578:	601a      	str	r2, [r3, #0]
 800d57a:	e01c      	b.n	800d5b6 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800d57c:	697a      	ldr	r2, [r7, #20]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	429a      	cmp	r2, r3
 800d582:	d110      	bne.n	800d5a6 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	695b      	ldr	r3, [r3, #20]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d006      	beq.n	800d59a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	695b      	ldr	r3, [r3, #20]
 800d590:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800d592:	69bb      	ldr	r3, [r7, #24]
 800d594:	697a      	ldr	r2, [r7, #20]
 800d596:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800d598:	e00d      	b.n	800d5b6 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800d59a:	2300      	movs	r3, #0
 800d59c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	697a      	ldr	r2, [r7, #20]
 800d5a2:	615a      	str	r2, [r3, #20]
            break;
 800d5a4:	e007      	b.n	800d5b6 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800d5a6:	697b      	ldr	r3, [r7, #20]
 800d5a8:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	695b      	ldr	r3, [r3, #20]
 800d5ae:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800d5b0:	697b      	ldr	r3, [r7, #20]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d1e2      	bne.n	800d57c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	77fb      	strb	r3, [r7, #31]
 800d5ba:	693b      	ldr	r3, [r7, #16]
 800d5bc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	f383 8810 	msr	PRIMASK, r3
}
 800d5c4:	e001      	b.n	800d5ca <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800d5ca:	7ffb      	ldrb	r3, [r7, #31]
}
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	3720      	adds	r7, #32
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}
 800d5d4:	200017cc 	.word	0x200017cc
 800d5d8:	08012c68 	.word	0x08012c68

0800d5dc <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b084      	sub	sp, #16
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d102      	bne.n	800d5f6 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	73fb      	strb	r3, [r7, #15]
 800d5f4:	e014      	b.n	800d620 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800d5f6:	4b0d      	ldr	r3, [pc, #52]	; (800d62c <UTIL_TIMER_SetPeriod+0x50>)
 800d5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5fa:	6838      	ldr	r0, [r7, #0]
 800d5fc:	4798      	blx	r3
 800d5fe:	4602      	mov	r2, r0
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f000 f8c1 	bl	800d78c <TimerExists>
 800d60a:	4603      	mov	r3, r0
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d007      	beq.n	800d620 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f7ff ff73 	bl	800d4fc <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f7ff ff02 	bl	800d420 <UTIL_TIMER_Start>
 800d61c:	4603      	mov	r3, r0
 800d61e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800d620:	7bfb      	ldrb	r3, [r7, #15]
}
 800d622:	4618      	mov	r0, r3
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
 800d62a:	bf00      	nop
 800d62c:	08012c68 	.word	0x08012c68

0800d630 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800d630:	b590      	push	{r4, r7, lr}
 800d632:	b089      	sub	sp, #36	; 0x24
 800d634:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d636:	f3ef 8310 	mrs	r3, PRIMASK
 800d63a:	60bb      	str	r3, [r7, #8]
  return(result);
 800d63c:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800d63e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800d640:	b672      	cpsid	i
}
 800d642:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800d644:	4b38      	ldr	r3, [pc, #224]	; (800d728 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800d646:	695b      	ldr	r3, [r3, #20]
 800d648:	4798      	blx	r3
 800d64a:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800d64c:	4b36      	ldr	r3, [pc, #216]	; (800d728 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800d64e:	691b      	ldr	r3, [r3, #16]
 800d650:	4798      	blx	r3
 800d652:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800d654:	693a      	ldr	r2, [r7, #16]
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	1ad3      	subs	r3, r2, r3
 800d65a:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800d65c:	4b33      	ldr	r3, [pc, #204]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d037      	beq.n	800d6d4 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800d664:	4b31      	ldr	r3, [pc, #196]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800d66a:	69fb      	ldr	r3, [r7, #28]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	68fa      	ldr	r2, [r7, #12]
 800d670:	429a      	cmp	r2, r3
 800d672:	d206      	bcs.n	800d682 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800d674:	69fb      	ldr	r3, [r7, #28]
 800d676:	681a      	ldr	r2, [r3, #0]
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	1ad2      	subs	r2, r2, r3
 800d67c:	69fb      	ldr	r3, [r7, #28]
 800d67e:	601a      	str	r2, [r3, #0]
 800d680:	e002      	b.n	800d688 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	2200      	movs	r2, #0
 800d686:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800d688:	69fb      	ldr	r3, [r7, #28]
 800d68a:	695b      	ldr	r3, [r3, #20]
 800d68c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d1ea      	bne.n	800d66a <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800d694:	e01e      	b.n	800d6d4 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800d696:	4b25      	ldr	r3, [pc, #148]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800d69c:	4b23      	ldr	r3, [pc, #140]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	695b      	ldr	r3, [r3, #20]
 800d6a2:	4a22      	ldr	r2, [pc, #136]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d6a4:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800d6a6:	69fb      	ldr	r3, [r7, #28]
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800d6ac:	69fb      	ldr	r3, [r7, #28]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800d6b2:	69fb      	ldr	r3, [r7, #28]
 800d6b4:	68db      	ldr	r3, [r3, #12]
 800d6b6:	69fa      	ldr	r2, [r7, #28]
 800d6b8:	6912      	ldr	r2, [r2, #16]
 800d6ba:	4610      	mov	r0, r2
 800d6bc:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800d6be:	69fb      	ldr	r3, [r7, #28]
 800d6c0:	7adb      	ldrb	r3, [r3, #11]
 800d6c2:	2b01      	cmp	r3, #1
 800d6c4:	d106      	bne.n	800d6d4 <UTIL_TIMER_IRQ_Handler+0xa4>
 800d6c6:	69fb      	ldr	r3, [r7, #28]
 800d6c8:	7a9b      	ldrb	r3, [r3, #10]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d102      	bne.n	800d6d4 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800d6ce:	69f8      	ldr	r0, [r7, #28]
 800d6d0:	f7ff fea6 	bl	800d420 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800d6d4:	4b15      	ldr	r3, [pc, #84]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d00d      	beq.n	800d6f8 <UTIL_TIMER_IRQ_Handler+0xc8>
 800d6dc:	4b13      	ldr	r3, [pc, #76]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d0d7      	beq.n	800d696 <UTIL_TIMER_IRQ_Handler+0x66>
 800d6e6:	4b11      	ldr	r3, [pc, #68]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	681c      	ldr	r4, [r3, #0]
 800d6ec:	4b0e      	ldr	r3, [pc, #56]	; (800d728 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800d6ee:	699b      	ldr	r3, [r3, #24]
 800d6f0:	4798      	blx	r3
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	429c      	cmp	r4, r3
 800d6f6:	d3ce      	bcc.n	800d696 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800d6f8:	4b0c      	ldr	r3, [pc, #48]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d009      	beq.n	800d714 <UTIL_TIMER_IRQ_Handler+0xe4>
 800d700:	4b0a      	ldr	r3, [pc, #40]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	7a1b      	ldrb	r3, [r3, #8]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d104      	bne.n	800d714 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800d70a:	4b08      	ldr	r3, [pc, #32]	; (800d72c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	4618      	mov	r0, r3
 800d710:	f000 f858 	bl	800d7c4 <TimerSetTimeout>
 800d714:	69bb      	ldr	r3, [r7, #24]
 800d716:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	f383 8810 	msr	PRIMASK, r3
}
 800d71e:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800d720:	bf00      	nop
 800d722:	3724      	adds	r7, #36	; 0x24
 800d724:	46bd      	mov	sp, r7
 800d726:	bd90      	pop	{r4, r7, pc}
 800d728:	08012c68 	.word	0x08012c68
 800d72c:	200017cc 	.word	0x200017cc

0800d730 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	b082      	sub	sp, #8
 800d734:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800d736:	4b06      	ldr	r3, [pc, #24]	; (800d750 <UTIL_TIMER_GetCurrentTime+0x20>)
 800d738:	69db      	ldr	r3, [r3, #28]
 800d73a:	4798      	blx	r3
 800d73c:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800d73e:	4b04      	ldr	r3, [pc, #16]	; (800d750 <UTIL_TIMER_GetCurrentTime+0x20>)
 800d740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	4798      	blx	r3
 800d746:	4603      	mov	r3, r0
}
 800d748:	4618      	mov	r0, r3
 800d74a:	3708      	adds	r7, #8
 800d74c:	46bd      	mov	sp, r7
 800d74e:	bd80      	pop	{r7, pc}
 800d750:	08012c68 	.word	0x08012c68

0800d754 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b084      	sub	sp, #16
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800d75c:	4b0a      	ldr	r3, [pc, #40]	; (800d788 <UTIL_TIMER_GetElapsedTime+0x34>)
 800d75e:	69db      	ldr	r3, [r3, #28]
 800d760:	4798      	blx	r3
 800d762:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800d764:	4b08      	ldr	r3, [pc, #32]	; (800d788 <UTIL_TIMER_GetElapsedTime+0x34>)
 800d766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	4798      	blx	r3
 800d76c:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800d76e:	4b06      	ldr	r3, [pc, #24]	; (800d788 <UTIL_TIMER_GetElapsedTime+0x34>)
 800d770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d772:	68f9      	ldr	r1, [r7, #12]
 800d774:	68ba      	ldr	r2, [r7, #8]
 800d776:	1a8a      	subs	r2, r1, r2
 800d778:	4610      	mov	r0, r2
 800d77a:	4798      	blx	r3
 800d77c:	4603      	mov	r3, r0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3710      	adds	r7, #16
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	08012c68 	.word	0x08012c68

0800d78c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800d78c:	b480      	push	{r7}
 800d78e:	b085      	sub	sp, #20
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800d794:	4b0a      	ldr	r3, [pc, #40]	; (800d7c0 <TimerExists+0x34>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800d79a:	e008      	b.n	800d7ae <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800d79c:	68fa      	ldr	r2, [r7, #12]
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d101      	bne.n	800d7a8 <TimerExists+0x1c>
    {
      return true;
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	e006      	b.n	800d7b6 <TimerExists+0x2a>
    }
    cur = cur->Next;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	695b      	ldr	r3, [r3, #20]
 800d7ac:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d1f3      	bne.n	800d79c <TimerExists+0x10>
  }
  return false;
 800d7b4:	2300      	movs	r3, #0
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3714      	adds	r7, #20
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bc80      	pop	{r7}
 800d7be:	4770      	bx	lr
 800d7c0:	200017cc 	.word	0x200017cc

0800d7c4 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800d7c4:	b590      	push	{r4, r7, lr}
 800d7c6:	b085      	sub	sp, #20
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800d7cc:	4b11      	ldr	r3, [pc, #68]	; (800d814 <TimerSetTimeout+0x50>)
 800d7ce:	6a1b      	ldr	r3, [r3, #32]
 800d7d0:	4798      	blx	r3
 800d7d2:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2201      	movs	r2, #1
 800d7d8:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681c      	ldr	r4, [r3, #0]
 800d7de:	4b0d      	ldr	r3, [pc, #52]	; (800d814 <TimerSetTimeout+0x50>)
 800d7e0:	699b      	ldr	r3, [r3, #24]
 800d7e2:	4798      	blx	r3
 800d7e4:	4602      	mov	r2, r0
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	4413      	add	r3, r2
 800d7ea:	429c      	cmp	r4, r3
 800d7ec:	d207      	bcs.n	800d7fe <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800d7ee:	4b09      	ldr	r3, [pc, #36]	; (800d814 <TimerSetTimeout+0x50>)
 800d7f0:	699b      	ldr	r3, [r3, #24]
 800d7f2:	4798      	blx	r3
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	441a      	add	r2, r3
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800d7fe:	4b05      	ldr	r3, [pc, #20]	; (800d814 <TimerSetTimeout+0x50>)
 800d800:	689b      	ldr	r3, [r3, #8]
 800d802:	687a      	ldr	r2, [r7, #4]
 800d804:	6812      	ldr	r2, [r2, #0]
 800d806:	4610      	mov	r0, r2
 800d808:	4798      	blx	r3
}
 800d80a:	bf00      	nop
 800d80c:	3714      	adds	r7, #20
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd90      	pop	{r4, r7, pc}
 800d812:	bf00      	nop
 800d814:	08012c68 	.word	0x08012c68

0800d818 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800d818:	b480      	push	{r7}
 800d81a:	b085      	sub	sp, #20
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800d820:	4b14      	ldr	r3, [pc, #80]	; (800d874 <TimerInsertTimer+0x5c>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800d826:	4b13      	ldr	r3, [pc, #76]	; (800d874 <TimerInsertTimer+0x5c>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	695b      	ldr	r3, [r3, #20]
 800d82c:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800d82e:	e012      	b.n	800d856 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681a      	ldr	r2, [r3, #0]
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	429a      	cmp	r2, r3
 800d83a:	d905      	bls.n	800d848 <TimerInsertTimer+0x30>
    {
        cur = next;
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	695b      	ldr	r3, [r3, #20]
 800d844:	60bb      	str	r3, [r7, #8]
 800d846:	e006      	b.n	800d856 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	687a      	ldr	r2, [r7, #4]
 800d84c:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	68ba      	ldr	r2, [r7, #8]
 800d852:	615a      	str	r2, [r3, #20]
        return;
 800d854:	e009      	b.n	800d86a <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	695b      	ldr	r3, [r3, #20]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d1e8      	bne.n	800d830 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	687a      	ldr	r2, [r7, #4]
 800d862:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2200      	movs	r2, #0
 800d868:	615a      	str	r2, [r3, #20]
}
 800d86a:	3714      	adds	r7, #20
 800d86c:	46bd      	mov	sp, r7
 800d86e:	bc80      	pop	{r7}
 800d870:	4770      	bx	lr
 800d872:	bf00      	nop
 800d874:	200017cc 	.word	0x200017cc

0800d878 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b084      	sub	sp, #16
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800d880:	4b0b      	ldr	r3, [pc, #44]	; (800d8b0 <TimerInsertNewHeadTimer+0x38>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d002      	beq.n	800d892 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	2200      	movs	r2, #0
 800d890:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	68fa      	ldr	r2, [r7, #12]
 800d896:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800d898:	4a05      	ldr	r2, [pc, #20]	; (800d8b0 <TimerInsertNewHeadTimer+0x38>)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800d89e:	4b04      	ldr	r3, [pc, #16]	; (800d8b0 <TimerInsertNewHeadTimer+0x38>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7ff ff8e 	bl	800d7c4 <TimerSetTimeout>
}
 800d8a8:	bf00      	nop
 800d8aa:	3710      	adds	r7, #16
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}
 800d8b0:	200017cc 	.word	0x200017cc

0800d8b4 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800d8b8:	2218      	movs	r2, #24
 800d8ba:	2100      	movs	r1, #0
 800d8bc:	4807      	ldr	r0, [pc, #28]	; (800d8dc <UTIL_ADV_TRACE_Init+0x28>)
 800d8be:	f7ff f8e2 	bl	800ca86 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800d8c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d8c6:	2100      	movs	r1, #0
 800d8c8:	4805      	ldr	r0, [pc, #20]	; (800d8e0 <UTIL_ADV_TRACE_Init+0x2c>)
 800d8ca:	f7ff f8dc 	bl	800ca86 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800d8ce:	4b05      	ldr	r3, [pc, #20]	; (800d8e4 <UTIL_ADV_TRACE_Init+0x30>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	4805      	ldr	r0, [pc, #20]	; (800d8e8 <UTIL_ADV_TRACE_Init+0x34>)
 800d8d4:	4798      	blx	r3
 800d8d6:	4603      	mov	r3, r0
}
 800d8d8:	4618      	mov	r0, r3
 800d8da:	bd80      	pop	{r7, pc}
 800d8dc:	200017d0 	.word	0x200017d0
 800d8e0:	200017e8 	.word	0x200017e8
 800d8e4:	08012ca8 	.word	0x08012ca8
 800d8e8:	0800db31 	.word	0x0800db31

0800d8ec <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800d8ec:	b408      	push	{r3}
 800d8ee:	b580      	push	{r7, lr}
 800d8f0:	b08d      	sub	sp, #52	; 0x34
 800d8f2:	af00      	add	r7, sp, #0
 800d8f4:	60f8      	str	r0, [r7, #12]
 800d8f6:	60b9      	str	r1, [r7, #8]
 800d8f8:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800d8fe:	2300      	movs	r3, #0
 800d900:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800d902:	4b37      	ldr	r3, [pc, #220]	; (800d9e0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d904:	7a1b      	ldrb	r3, [r3, #8]
 800d906:	461a      	mov	r2, r3
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d902      	bls.n	800d914 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800d90e:	f06f 0304 	mvn.w	r3, #4
 800d912:	e05e      	b.n	800d9d2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800d914:	4b32      	ldr	r3, [pc, #200]	; (800d9e0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d916:	68da      	ldr	r2, [r3, #12]
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	4013      	ands	r3, r2
 800d91c:	68ba      	ldr	r2, [r7, #8]
 800d91e:	429a      	cmp	r2, r3
 800d920:	d002      	beq.n	800d928 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800d922:	f06f 0305 	mvn.w	r3, #5
 800d926:	e054      	b.n	800d9d2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800d928:	4b2d      	ldr	r3, [pc, #180]	; (800d9e0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d92a:	685b      	ldr	r3, [r3, #4]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d00a      	beq.n	800d946 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d007      	beq.n	800d946 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800d936:	4b2a      	ldr	r3, [pc, #168]	; (800d9e0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d938:	685b      	ldr	r3, [r3, #4]
 800d93a:	f107 0116 	add.w	r1, r7, #22
 800d93e:	f107 0218 	add.w	r2, r7, #24
 800d942:	4610      	mov	r0, r2
 800d944:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800d946:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d94a:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800d94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d94e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d950:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d954:	4823      	ldr	r0, [pc, #140]	; (800d9e4 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800d956:	f7ff fa37 	bl	800cdc8 <tiny_vsnprintf_like>
 800d95a:	4603      	mov	r3, r0
 800d95c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 800d95e:	f000 f9f1 	bl	800dd44 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800d962:	8afa      	ldrh	r2, [r7, #22]
 800d964:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d966:	4413      	add	r3, r2
 800d968:	b29b      	uxth	r3, r3
 800d96a:	f107 0214 	add.w	r2, r7, #20
 800d96e:	4611      	mov	r1, r2
 800d970:	4618      	mov	r0, r3
 800d972:	f000 f969 	bl	800dc48 <TRACE_AllocateBufer>
 800d976:	4603      	mov	r3, r0
 800d978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d97c:	d025      	beq.n	800d9ca <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800d97e:	2300      	movs	r3, #0
 800d980:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d982:	e00e      	b.n	800d9a2 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800d984:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d986:	8aba      	ldrh	r2, [r7, #20]
 800d988:	3330      	adds	r3, #48	; 0x30
 800d98a:	443b      	add	r3, r7
 800d98c:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800d990:	4b15      	ldr	r3, [pc, #84]	; (800d9e8 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800d992:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800d994:	8abb      	ldrh	r3, [r7, #20]
 800d996:	3301      	adds	r3, #1
 800d998:	b29b      	uxth	r3, r3
 800d99a:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800d99c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d99e:	3301      	adds	r3, #1
 800d9a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d9a2:	8afb      	ldrh	r3, [r7, #22]
 800d9a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d3ec      	bcc.n	800d984 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800d9aa:	8abb      	ldrh	r3, [r7, #20]
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	4b0e      	ldr	r3, [pc, #56]	; (800d9e8 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800d9b0:	18d0      	adds	r0, r2, r3
 800d9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d9b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d9ba:	f7ff fa05 	bl	800cdc8 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 800d9be:	f000 f9df 	bl	800dd80 <TRACE_UnLock>

    return TRACE_Send();
 800d9c2:	f000 f831 	bl	800da28 <TRACE_Send>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	e003      	b.n	800d9d2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800d9ca:	f000 f9d9 	bl	800dd80 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800d9ce:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3734      	adds	r7, #52	; 0x34
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d9dc:	b001      	add	sp, #4
 800d9de:	4770      	bx	lr
 800d9e0:	200017d0 	.word	0x200017d0
 800d9e4:	200019e8 	.word	0x200019e8
 800d9e8:	200017e8 	.word	0x200017e8

0800d9ec <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b083      	sub	sp, #12
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800d9f4:	4a03      	ldr	r2, [pc, #12]	; (800da04 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6053      	str	r3, [r2, #4]
}
 800d9fa:	bf00      	nop
 800d9fc:	370c      	adds	r7, #12
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bc80      	pop	{r7}
 800da02:	4770      	bx	lr
 800da04:	200017d0 	.word	0x200017d0

0800da08 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	4603      	mov	r3, r0
 800da10:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800da12:	4a04      	ldr	r2, [pc, #16]	; (800da24 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800da14:	79fb      	ldrb	r3, [r7, #7]
 800da16:	7213      	strb	r3, [r2, #8]
}
 800da18:	bf00      	nop
 800da1a:	370c      	adds	r7, #12
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bc80      	pop	{r7}
 800da20:	4770      	bx	lr
 800da22:	bf00      	nop
 800da24:	200017d0 	.word	0x200017d0

0800da28 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b088      	sub	sp, #32
 800da2c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800da2e:	2300      	movs	r3, #0
 800da30:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800da32:	2300      	movs	r3, #0
 800da34:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da36:	f3ef 8310 	mrs	r3, PRIMASK
 800da3a:	613b      	str	r3, [r7, #16]
  return(result);
 800da3c:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800da3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800da40:	b672      	cpsid	i
}
 800da42:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 800da44:	f000 f9ba 	bl	800ddbc <TRACE_IsLocked>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d15d      	bne.n	800db0a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800da4e:	f000 f979 	bl	800dd44 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800da52:	4b34      	ldr	r3, [pc, #208]	; (800db24 <TRACE_Send+0xfc>)
 800da54:	8a1a      	ldrh	r2, [r3, #16]
 800da56:	4b33      	ldr	r3, [pc, #204]	; (800db24 <TRACE_Send+0xfc>)
 800da58:	8a5b      	ldrh	r3, [r3, #18]
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d04d      	beq.n	800dafa <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800da5e:	4b31      	ldr	r3, [pc, #196]	; (800db24 <TRACE_Send+0xfc>)
 800da60:	789b      	ldrb	r3, [r3, #2]
 800da62:	2b01      	cmp	r3, #1
 800da64:	d117      	bne.n	800da96 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800da66:	4b2f      	ldr	r3, [pc, #188]	; (800db24 <TRACE_Send+0xfc>)
 800da68:	881a      	ldrh	r2, [r3, #0]
 800da6a:	4b2e      	ldr	r3, [pc, #184]	; (800db24 <TRACE_Send+0xfc>)
 800da6c:	8a1b      	ldrh	r3, [r3, #16]
 800da6e:	1ad3      	subs	r3, r2, r3
 800da70:	b29a      	uxth	r2, r3
 800da72:	4b2c      	ldr	r3, [pc, #176]	; (800db24 <TRACE_Send+0xfc>)
 800da74:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800da76:	4b2b      	ldr	r3, [pc, #172]	; (800db24 <TRACE_Send+0xfc>)
 800da78:	2202      	movs	r2, #2
 800da7a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800da7c:	4b29      	ldr	r3, [pc, #164]	; (800db24 <TRACE_Send+0xfc>)
 800da7e:	2200      	movs	r2, #0
 800da80:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800da82:	4b28      	ldr	r3, [pc, #160]	; (800db24 <TRACE_Send+0xfc>)
 800da84:	8a9b      	ldrh	r3, [r3, #20]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d105      	bne.n	800da96 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800da8a:	4b26      	ldr	r3, [pc, #152]	; (800db24 <TRACE_Send+0xfc>)
 800da8c:	2200      	movs	r2, #0
 800da8e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800da90:	4b24      	ldr	r3, [pc, #144]	; (800db24 <TRACE_Send+0xfc>)
 800da92:	2200      	movs	r2, #0
 800da94:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800da96:	4b23      	ldr	r3, [pc, #140]	; (800db24 <TRACE_Send+0xfc>)
 800da98:	789b      	ldrb	r3, [r3, #2]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d115      	bne.n	800daca <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800da9e:	4b21      	ldr	r3, [pc, #132]	; (800db24 <TRACE_Send+0xfc>)
 800daa0:	8a5a      	ldrh	r2, [r3, #18]
 800daa2:	4b20      	ldr	r3, [pc, #128]	; (800db24 <TRACE_Send+0xfc>)
 800daa4:	8a1b      	ldrh	r3, [r3, #16]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d908      	bls.n	800dabc <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800daaa:	4b1e      	ldr	r3, [pc, #120]	; (800db24 <TRACE_Send+0xfc>)
 800daac:	8a5a      	ldrh	r2, [r3, #18]
 800daae:	4b1d      	ldr	r3, [pc, #116]	; (800db24 <TRACE_Send+0xfc>)
 800dab0:	8a1b      	ldrh	r3, [r3, #16]
 800dab2:	1ad3      	subs	r3, r2, r3
 800dab4:	b29a      	uxth	r2, r3
 800dab6:	4b1b      	ldr	r3, [pc, #108]	; (800db24 <TRACE_Send+0xfc>)
 800dab8:	829a      	strh	r2, [r3, #20]
 800daba:	e006      	b.n	800daca <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800dabc:	4b19      	ldr	r3, [pc, #100]	; (800db24 <TRACE_Send+0xfc>)
 800dabe:	8a1b      	ldrh	r3, [r3, #16]
 800dac0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dac4:	b29a      	uxth	r2, r3
 800dac6:	4b17      	ldr	r3, [pc, #92]	; (800db24 <TRACE_Send+0xfc>)
 800dac8:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800daca:	4b16      	ldr	r3, [pc, #88]	; (800db24 <TRACE_Send+0xfc>)
 800dacc:	8a1b      	ldrh	r3, [r3, #16]
 800dace:	461a      	mov	r2, r3
 800dad0:	4b15      	ldr	r3, [pc, #84]	; (800db28 <TRACE_Send+0x100>)
 800dad2:	4413      	add	r3, r2
 800dad4:	61bb      	str	r3, [r7, #24]
 800dad6:	697b      	ldr	r3, [r7, #20]
 800dad8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	f383 8810 	msr	PRIMASK, r3
}
 800dae0:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 800dae2:	f7f4 f8f7 	bl	8001cd4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800dae6:	4b11      	ldr	r3, [pc, #68]	; (800db2c <TRACE_Send+0x104>)
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	4a0e      	ldr	r2, [pc, #56]	; (800db24 <TRACE_Send+0xfc>)
 800daec:	8a92      	ldrh	r2, [r2, #20]
 800daee:	4611      	mov	r1, r2
 800daf0:	69b8      	ldr	r0, [r7, #24]
 800daf2:	4798      	blx	r3
 800daf4:	4603      	mov	r3, r0
 800daf6:	77fb      	strb	r3, [r7, #31]
 800daf8:	e00d      	b.n	800db16 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800dafa:	f000 f941 	bl	800dd80 <TRACE_UnLock>
 800dafe:	697b      	ldr	r3, [r7, #20]
 800db00:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	f383 8810 	msr	PRIMASK, r3
}
 800db08:	e005      	b.n	800db16 <TRACE_Send+0xee>
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	f383 8810 	msr	PRIMASK, r3
}
 800db14:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 800db16:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3720      	adds	r7, #32
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	200017d0 	.word	0x200017d0
 800db28:	200017e8 	.word	0x200017e8
 800db2c:	08012ca8 	.word	0x08012ca8

0800db30 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b088      	sub	sp, #32
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800db38:	2300      	movs	r3, #0
 800db3a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db3c:	f3ef 8310 	mrs	r3, PRIMASK
 800db40:	617b      	str	r3, [r7, #20]
  return(result);
 800db42:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800db44:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800db46:	b672      	cpsid	i
}
 800db48:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800db4a:	4b3c      	ldr	r3, [pc, #240]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db4c:	789b      	ldrb	r3, [r3, #2]
 800db4e:	2b02      	cmp	r3, #2
 800db50:	d106      	bne.n	800db60 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800db52:	4b3a      	ldr	r3, [pc, #232]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db54:	2200      	movs	r2, #0
 800db56:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800db58:	4b38      	ldr	r3, [pc, #224]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db5a:	2200      	movs	r2, #0
 800db5c:	821a      	strh	r2, [r3, #16]
 800db5e:	e00a      	b.n	800db76 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800db60:	4b36      	ldr	r3, [pc, #216]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db62:	8a1a      	ldrh	r2, [r3, #16]
 800db64:	4b35      	ldr	r3, [pc, #212]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db66:	8a9b      	ldrh	r3, [r3, #20]
 800db68:	4413      	add	r3, r2
 800db6a:	b29b      	uxth	r3, r3
 800db6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db70:	b29a      	uxth	r2, r3
 800db72:	4b32      	ldr	r3, [pc, #200]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db74:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800db76:	4b31      	ldr	r3, [pc, #196]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db78:	8a1a      	ldrh	r2, [r3, #16]
 800db7a:	4b30      	ldr	r3, [pc, #192]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db7c:	8a5b      	ldrh	r3, [r3, #18]
 800db7e:	429a      	cmp	r2, r3
 800db80:	d04d      	beq.n	800dc1e <TRACE_TxCpltCallback+0xee>
 800db82:	4b2e      	ldr	r3, [pc, #184]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db84:	8adb      	ldrh	r3, [r3, #22]
 800db86:	2b01      	cmp	r3, #1
 800db88:	d149      	bne.n	800dc1e <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800db8a:	4b2c      	ldr	r3, [pc, #176]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db8c:	789b      	ldrb	r3, [r3, #2]
 800db8e:	2b01      	cmp	r3, #1
 800db90:	d117      	bne.n	800dbc2 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800db92:	4b2a      	ldr	r3, [pc, #168]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db94:	881a      	ldrh	r2, [r3, #0]
 800db96:	4b29      	ldr	r3, [pc, #164]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800db98:	8a1b      	ldrh	r3, [r3, #16]
 800db9a:	1ad3      	subs	r3, r2, r3
 800db9c:	b29a      	uxth	r2, r3
 800db9e:	4b27      	ldr	r3, [pc, #156]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dba0:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800dba2:	4b26      	ldr	r3, [pc, #152]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dba4:	2202      	movs	r2, #2
 800dba6:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800dba8:	4b24      	ldr	r3, [pc, #144]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbaa:	2200      	movs	r2, #0
 800dbac:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800dbae:	4b23      	ldr	r3, [pc, #140]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbb0:	8a9b      	ldrh	r3, [r3, #20]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d105      	bne.n	800dbc2 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800dbb6:	4b21      	ldr	r3, [pc, #132]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbb8:	2200      	movs	r2, #0
 800dbba:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800dbbc:	4b1f      	ldr	r3, [pc, #124]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800dbc2:	4b1e      	ldr	r3, [pc, #120]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbc4:	789b      	ldrb	r3, [r3, #2]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d115      	bne.n	800dbf6 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800dbca:	4b1c      	ldr	r3, [pc, #112]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbcc:	8a5a      	ldrh	r2, [r3, #18]
 800dbce:	4b1b      	ldr	r3, [pc, #108]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbd0:	8a1b      	ldrh	r3, [r3, #16]
 800dbd2:	429a      	cmp	r2, r3
 800dbd4:	d908      	bls.n	800dbe8 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800dbd6:	4b19      	ldr	r3, [pc, #100]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbd8:	8a5a      	ldrh	r2, [r3, #18]
 800dbda:	4b18      	ldr	r3, [pc, #96]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbdc:	8a1b      	ldrh	r3, [r3, #16]
 800dbde:	1ad3      	subs	r3, r2, r3
 800dbe0:	b29a      	uxth	r2, r3
 800dbe2:	4b16      	ldr	r3, [pc, #88]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbe4:	829a      	strh	r2, [r3, #20]
 800dbe6:	e006      	b.n	800dbf6 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800dbe8:	4b14      	ldr	r3, [pc, #80]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbea:	8a1b      	ldrh	r3, [r3, #16]
 800dbec:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dbf0:	b29a      	uxth	r2, r3
 800dbf2:	4b12      	ldr	r3, [pc, #72]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbf4:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800dbf6:	4b11      	ldr	r3, [pc, #68]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dbf8:	8a1b      	ldrh	r3, [r3, #16]
 800dbfa:	461a      	mov	r2, r3
 800dbfc:	4b10      	ldr	r3, [pc, #64]	; (800dc40 <TRACE_TxCpltCallback+0x110>)
 800dbfe:	4413      	add	r3, r2
 800dc00:	61fb      	str	r3, [r7, #28]
 800dc02:	69bb      	ldr	r3, [r7, #24]
 800dc04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc06:	693b      	ldr	r3, [r7, #16]
 800dc08:	f383 8810 	msr	PRIMASK, r3
}
 800dc0c:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800dc0e:	4b0d      	ldr	r3, [pc, #52]	; (800dc44 <TRACE_TxCpltCallback+0x114>)
 800dc10:	68db      	ldr	r3, [r3, #12]
 800dc12:	4a0a      	ldr	r2, [pc, #40]	; (800dc3c <TRACE_TxCpltCallback+0x10c>)
 800dc14:	8a92      	ldrh	r2, [r2, #20]
 800dc16:	4611      	mov	r1, r2
 800dc18:	69f8      	ldr	r0, [r7, #28]
 800dc1a:	4798      	blx	r3
 800dc1c:	e00a      	b.n	800dc34 <TRACE_TxCpltCallback+0x104>
 800dc1e:	69bb      	ldr	r3, [r7, #24]
 800dc20:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f383 8810 	msr	PRIMASK, r3
}
 800dc28:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800dc2a:	f7f4 f85b 	bl	8001ce4 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800dc2e:	f000 f8a7 	bl	800dd80 <TRACE_UnLock>
  }
}
 800dc32:	bf00      	nop
 800dc34:	bf00      	nop
 800dc36:	3720      	adds	r7, #32
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	200017d0 	.word	0x200017d0
 800dc40:	200017e8 	.word	0x200017e8
 800dc44:	08012ca8 	.word	0x08012ca8

0800dc48 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800dc48:	b480      	push	{r7}
 800dc4a:	b087      	sub	sp, #28
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	4603      	mov	r3, r0
 800dc50:	6039      	str	r1, [r7, #0]
 800dc52:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800dc54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dc58:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc5a:	f3ef 8310 	mrs	r3, PRIMASK
 800dc5e:	60fb      	str	r3, [r7, #12]
  return(result);
 800dc60:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800dc62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc64:	b672      	cpsid	i
}
 800dc66:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800dc68:	4b35      	ldr	r3, [pc, #212]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc6a:	8a5a      	ldrh	r2, [r3, #18]
 800dc6c:	4b34      	ldr	r3, [pc, #208]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc6e:	8a1b      	ldrh	r3, [r3, #16]
 800dc70:	429a      	cmp	r2, r3
 800dc72:	d11b      	bne.n	800dcac <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800dc74:	4b32      	ldr	r3, [pc, #200]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc76:	8a5b      	ldrh	r3, [r3, #18]
 800dc78:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dc7c:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800dc7e:	88fa      	ldrh	r2, [r7, #6]
 800dc80:	8afb      	ldrh	r3, [r7, #22]
 800dc82:	429a      	cmp	r2, r3
 800dc84:	d33a      	bcc.n	800dcfc <TRACE_AllocateBufer+0xb4>
 800dc86:	4b2e      	ldr	r3, [pc, #184]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc88:	8a1b      	ldrh	r3, [r3, #16]
 800dc8a:	88fa      	ldrh	r2, [r7, #6]
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d235      	bcs.n	800dcfc <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800dc90:	4b2b      	ldr	r3, [pc, #172]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc92:	2201      	movs	r2, #1
 800dc94:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800dc96:	4b2a      	ldr	r3, [pc, #168]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc98:	8a5a      	ldrh	r2, [r3, #18]
 800dc9a:	4b29      	ldr	r3, [pc, #164]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dc9c:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800dc9e:	4b28      	ldr	r3, [pc, #160]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dca0:	8a1b      	ldrh	r3, [r3, #16]
 800dca2:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800dca4:	4b26      	ldr	r3, [pc, #152]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dca6:	2200      	movs	r2, #0
 800dca8:	825a      	strh	r2, [r3, #18]
 800dcaa:	e027      	b.n	800dcfc <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800dcac:	4b24      	ldr	r3, [pc, #144]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcae:	8a5a      	ldrh	r2, [r3, #18]
 800dcb0:	4b23      	ldr	r3, [pc, #140]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcb2:	8a1b      	ldrh	r3, [r3, #16]
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	d91b      	bls.n	800dcf0 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800dcb8:	4b21      	ldr	r3, [pc, #132]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcba:	8a5b      	ldrh	r3, [r3, #18]
 800dcbc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dcc0:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800dcc2:	88fa      	ldrh	r2, [r7, #6]
 800dcc4:	8afb      	ldrh	r3, [r7, #22]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d318      	bcc.n	800dcfc <TRACE_AllocateBufer+0xb4>
 800dcca:	4b1d      	ldr	r3, [pc, #116]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dccc:	8a1b      	ldrh	r3, [r3, #16]
 800dcce:	88fa      	ldrh	r2, [r7, #6]
 800dcd0:	429a      	cmp	r2, r3
 800dcd2:	d213      	bcs.n	800dcfc <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800dcd4:	4b1a      	ldr	r3, [pc, #104]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcd6:	2201      	movs	r2, #1
 800dcd8:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800dcda:	4b19      	ldr	r3, [pc, #100]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcdc:	8a5a      	ldrh	r2, [r3, #18]
 800dcde:	4b18      	ldr	r3, [pc, #96]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dce0:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800dce2:	4b17      	ldr	r3, [pc, #92]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dce4:	8a1b      	ldrh	r3, [r3, #16]
 800dce6:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800dce8:	4b15      	ldr	r3, [pc, #84]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcea:	2200      	movs	r2, #0
 800dcec:	825a      	strh	r2, [r3, #18]
 800dcee:	e005      	b.n	800dcfc <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800dcf0:	4b13      	ldr	r3, [pc, #76]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcf2:	8a1a      	ldrh	r2, [r3, #16]
 800dcf4:	4b12      	ldr	r3, [pc, #72]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dcf6:	8a5b      	ldrh	r3, [r3, #18]
 800dcf8:	1ad3      	subs	r3, r2, r3
 800dcfa:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800dcfc:	8afa      	ldrh	r2, [r7, #22]
 800dcfe:	88fb      	ldrh	r3, [r7, #6]
 800dd00:	429a      	cmp	r2, r3
 800dd02:	d90f      	bls.n	800dd24 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800dd04:	4b0e      	ldr	r3, [pc, #56]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dd06:	8a5a      	ldrh	r2, [r3, #18]
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800dd0c:	4b0c      	ldr	r3, [pc, #48]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dd0e:	8a5a      	ldrh	r2, [r3, #18]
 800dd10:	88fb      	ldrh	r3, [r7, #6]
 800dd12:	4413      	add	r3, r2
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd1a:	b29a      	uxth	r2, r3
 800dd1c:	4b08      	ldr	r3, [pc, #32]	; (800dd40 <TRACE_AllocateBufer+0xf8>)
 800dd1e:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800dd20:	2300      	movs	r3, #0
 800dd22:	82bb      	strh	r3, [r7, #20]
 800dd24:	693b      	ldr	r3, [r7, #16]
 800dd26:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	f383 8810 	msr	PRIMASK, r3
}
 800dd2e:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 800dd30:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	371c      	adds	r7, #28
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bc80      	pop	{r7}
 800dd3c:	4770      	bx	lr
 800dd3e:	bf00      	nop
 800dd40:	200017d0 	.word	0x200017d0

0800dd44 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 800dd44:	b480      	push	{r7}
 800dd46:	b085      	sub	sp, #20
 800dd48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd4a:	f3ef 8310 	mrs	r3, PRIMASK
 800dd4e:	607b      	str	r3, [r7, #4]
  return(result);
 800dd50:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800dd52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd54:	b672      	cpsid	i
}
 800dd56:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800dd58:	4b08      	ldr	r3, [pc, #32]	; (800dd7c <TRACE_Lock+0x38>)
 800dd5a:	8adb      	ldrh	r3, [r3, #22]
 800dd5c:	3301      	adds	r3, #1
 800dd5e:	b29a      	uxth	r2, r3
 800dd60:	4b06      	ldr	r3, [pc, #24]	; (800dd7c <TRACE_Lock+0x38>)
 800dd62:	82da      	strh	r2, [r3, #22]
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	f383 8810 	msr	PRIMASK, r3
}
 800dd6e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800dd70:	bf00      	nop
 800dd72:	3714      	adds	r7, #20
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bc80      	pop	{r7}
 800dd78:	4770      	bx	lr
 800dd7a:	bf00      	nop
 800dd7c:	200017d0 	.word	0x200017d0

0800dd80 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b085      	sub	sp, #20
 800dd84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd86:	f3ef 8310 	mrs	r3, PRIMASK
 800dd8a:	607b      	str	r3, [r7, #4]
  return(result);
 800dd8c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800dd8e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd90:	b672      	cpsid	i
}
 800dd92:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800dd94:	4b08      	ldr	r3, [pc, #32]	; (800ddb8 <TRACE_UnLock+0x38>)
 800dd96:	8adb      	ldrh	r3, [r3, #22]
 800dd98:	3b01      	subs	r3, #1
 800dd9a:	b29a      	uxth	r2, r3
 800dd9c:	4b06      	ldr	r3, [pc, #24]	; (800ddb8 <TRACE_UnLock+0x38>)
 800dd9e:	82da      	strh	r2, [r3, #22]
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	f383 8810 	msr	PRIMASK, r3
}
 800ddaa:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800ddac:	bf00      	nop
 800ddae:	3714      	adds	r7, #20
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bc80      	pop	{r7}
 800ddb4:	4770      	bx	lr
 800ddb6:	bf00      	nop
 800ddb8:	200017d0 	.word	0x200017d0

0800ddbc <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800ddc0:	4b05      	ldr	r3, [pc, #20]	; (800ddd8 <TRACE_IsLocked+0x1c>)
 800ddc2:	8adb      	ldrh	r3, [r3, #22]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	bf14      	ite	ne
 800ddc8:	2301      	movne	r3, #1
 800ddca:	2300      	moveq	r3, #0
 800ddcc:	b2db      	uxtb	r3, r3
}
 800ddce:	4618      	mov	r0, r3
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bc80      	pop	{r7}
 800ddd4:	4770      	bx	lr
 800ddd6:	bf00      	nop
 800ddd8:	200017d0 	.word	0x200017d0

0800dddc <__errno>:
 800dddc:	4b01      	ldr	r3, [pc, #4]	; (800dde4 <__errno+0x8>)
 800ddde:	6818      	ldr	r0, [r3, #0]
 800dde0:	4770      	bx	lr
 800dde2:	bf00      	nop
 800dde4:	20000fc0 	.word	0x20000fc0

0800dde8 <__libc_init_array>:
 800dde8:	b570      	push	{r4, r5, r6, lr}
 800ddea:	4d0d      	ldr	r5, [pc, #52]	; (800de20 <__libc_init_array+0x38>)
 800ddec:	4c0d      	ldr	r4, [pc, #52]	; (800de24 <__libc_init_array+0x3c>)
 800ddee:	1b64      	subs	r4, r4, r5
 800ddf0:	10a4      	asrs	r4, r4, #2
 800ddf2:	2600      	movs	r6, #0
 800ddf4:	42a6      	cmp	r6, r4
 800ddf6:	d109      	bne.n	800de0c <__libc_init_array+0x24>
 800ddf8:	4d0b      	ldr	r5, [pc, #44]	; (800de28 <__libc_init_array+0x40>)
 800ddfa:	4c0c      	ldr	r4, [pc, #48]	; (800de2c <__libc_init_array+0x44>)
 800ddfc:	f004 fca4 	bl	8012748 <_init>
 800de00:	1b64      	subs	r4, r4, r5
 800de02:	10a4      	asrs	r4, r4, #2
 800de04:	2600      	movs	r6, #0
 800de06:	42a6      	cmp	r6, r4
 800de08:	d105      	bne.n	800de16 <__libc_init_array+0x2e>
 800de0a:	bd70      	pop	{r4, r5, r6, pc}
 800de0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800de10:	4798      	blx	r3
 800de12:	3601      	adds	r6, #1
 800de14:	e7ee      	b.n	800ddf4 <__libc_init_array+0xc>
 800de16:	f855 3b04 	ldr.w	r3, [r5], #4
 800de1a:	4798      	blx	r3
 800de1c:	3601      	adds	r6, #1
 800de1e:	e7f2      	b.n	800de06 <__libc_init_array+0x1e>
 800de20:	080132fc 	.word	0x080132fc
 800de24:	080132fc 	.word	0x080132fc
 800de28:	080132fc 	.word	0x080132fc
 800de2c:	08013300 	.word	0x08013300

0800de30 <__itoa>:
 800de30:	1e93      	subs	r3, r2, #2
 800de32:	2b22      	cmp	r3, #34	; 0x22
 800de34:	b510      	push	{r4, lr}
 800de36:	460c      	mov	r4, r1
 800de38:	d904      	bls.n	800de44 <__itoa+0x14>
 800de3a:	2300      	movs	r3, #0
 800de3c:	700b      	strb	r3, [r1, #0]
 800de3e:	461c      	mov	r4, r3
 800de40:	4620      	mov	r0, r4
 800de42:	bd10      	pop	{r4, pc}
 800de44:	2a0a      	cmp	r2, #10
 800de46:	d109      	bne.n	800de5c <__itoa+0x2c>
 800de48:	2800      	cmp	r0, #0
 800de4a:	da07      	bge.n	800de5c <__itoa+0x2c>
 800de4c:	232d      	movs	r3, #45	; 0x2d
 800de4e:	700b      	strb	r3, [r1, #0]
 800de50:	4240      	negs	r0, r0
 800de52:	2101      	movs	r1, #1
 800de54:	4421      	add	r1, r4
 800de56:	f001 fd5b 	bl	800f910 <__utoa>
 800de5a:	e7f1      	b.n	800de40 <__itoa+0x10>
 800de5c:	2100      	movs	r1, #0
 800de5e:	e7f9      	b.n	800de54 <__itoa+0x24>

0800de60 <itoa>:
 800de60:	f7ff bfe6 	b.w	800de30 <__itoa>

0800de64 <memcpy>:
 800de64:	440a      	add	r2, r1
 800de66:	4291      	cmp	r1, r2
 800de68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800de6c:	d100      	bne.n	800de70 <memcpy+0xc>
 800de6e:	4770      	bx	lr
 800de70:	b510      	push	{r4, lr}
 800de72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de7a:	4291      	cmp	r1, r2
 800de7c:	d1f9      	bne.n	800de72 <memcpy+0xe>
 800de7e:	bd10      	pop	{r4, pc}

0800de80 <memset>:
 800de80:	4402      	add	r2, r0
 800de82:	4603      	mov	r3, r0
 800de84:	4293      	cmp	r3, r2
 800de86:	d100      	bne.n	800de8a <memset+0xa>
 800de88:	4770      	bx	lr
 800de8a:	f803 1b01 	strb.w	r1, [r3], #1
 800de8e:	e7f9      	b.n	800de84 <memset+0x4>

0800de90 <__cvt>:
 800de90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de94:	b088      	sub	sp, #32
 800de96:	2b00      	cmp	r3, #0
 800de98:	461f      	mov	r7, r3
 800de9a:	4614      	mov	r4, r2
 800de9c:	bfb8      	it	lt
 800de9e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800dea2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dea4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800dea6:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800deaa:	bfb6      	itet	lt
 800deac:	461f      	movlt	r7, r3
 800deae:	2300      	movge	r3, #0
 800deb0:	232d      	movlt	r3, #45	; 0x2d
 800deb2:	7013      	strb	r3, [r2, #0]
 800deb4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800deb6:	f023 0820 	bic.w	r8, r3, #32
 800deba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800debe:	d005      	beq.n	800decc <__cvt+0x3c>
 800dec0:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dec4:	d100      	bne.n	800dec8 <__cvt+0x38>
 800dec6:	3501      	adds	r5, #1
 800dec8:	2302      	movs	r3, #2
 800deca:	e000      	b.n	800dece <__cvt+0x3e>
 800decc:	2303      	movs	r3, #3
 800dece:	aa07      	add	r2, sp, #28
 800ded0:	9204      	str	r2, [sp, #16]
 800ded2:	aa06      	add	r2, sp, #24
 800ded4:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ded8:	e9cd 3500 	strd	r3, r5, [sp]
 800dedc:	4622      	mov	r2, r4
 800dede:	463b      	mov	r3, r7
 800dee0:	f001 fde2 	bl	800faa8 <_dtoa_r>
 800dee4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dee8:	4606      	mov	r6, r0
 800deea:	d102      	bne.n	800def2 <__cvt+0x62>
 800deec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800deee:	07db      	lsls	r3, r3, #31
 800def0:	d522      	bpl.n	800df38 <__cvt+0xa8>
 800def2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800def6:	eb06 0905 	add.w	r9, r6, r5
 800defa:	d110      	bne.n	800df1e <__cvt+0x8e>
 800defc:	7833      	ldrb	r3, [r6, #0]
 800defe:	2b30      	cmp	r3, #48	; 0x30
 800df00:	d10a      	bne.n	800df18 <__cvt+0x88>
 800df02:	2200      	movs	r2, #0
 800df04:	2300      	movs	r3, #0
 800df06:	4620      	mov	r0, r4
 800df08:	4639      	mov	r1, r7
 800df0a:	f7f2 fdb5 	bl	8000a78 <__aeabi_dcmpeq>
 800df0e:	b918      	cbnz	r0, 800df18 <__cvt+0x88>
 800df10:	f1c5 0501 	rsb	r5, r5, #1
 800df14:	f8ca 5000 	str.w	r5, [sl]
 800df18:	f8da 3000 	ldr.w	r3, [sl]
 800df1c:	4499      	add	r9, r3
 800df1e:	2200      	movs	r2, #0
 800df20:	2300      	movs	r3, #0
 800df22:	4620      	mov	r0, r4
 800df24:	4639      	mov	r1, r7
 800df26:	f7f2 fda7 	bl	8000a78 <__aeabi_dcmpeq>
 800df2a:	b108      	cbz	r0, 800df30 <__cvt+0xa0>
 800df2c:	f8cd 901c 	str.w	r9, [sp, #28]
 800df30:	2230      	movs	r2, #48	; 0x30
 800df32:	9b07      	ldr	r3, [sp, #28]
 800df34:	454b      	cmp	r3, r9
 800df36:	d307      	bcc.n	800df48 <__cvt+0xb8>
 800df38:	9b07      	ldr	r3, [sp, #28]
 800df3a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800df3c:	1b9b      	subs	r3, r3, r6
 800df3e:	4630      	mov	r0, r6
 800df40:	6013      	str	r3, [r2, #0]
 800df42:	b008      	add	sp, #32
 800df44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df48:	1c59      	adds	r1, r3, #1
 800df4a:	9107      	str	r1, [sp, #28]
 800df4c:	701a      	strb	r2, [r3, #0]
 800df4e:	e7f0      	b.n	800df32 <__cvt+0xa2>

0800df50 <__exponent>:
 800df50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df52:	4603      	mov	r3, r0
 800df54:	2900      	cmp	r1, #0
 800df56:	bfb8      	it	lt
 800df58:	4249      	neglt	r1, r1
 800df5a:	f803 2b02 	strb.w	r2, [r3], #2
 800df5e:	bfb4      	ite	lt
 800df60:	222d      	movlt	r2, #45	; 0x2d
 800df62:	222b      	movge	r2, #43	; 0x2b
 800df64:	2909      	cmp	r1, #9
 800df66:	7042      	strb	r2, [r0, #1]
 800df68:	dd2a      	ble.n	800dfc0 <__exponent+0x70>
 800df6a:	f10d 0407 	add.w	r4, sp, #7
 800df6e:	46a4      	mov	ip, r4
 800df70:	270a      	movs	r7, #10
 800df72:	46a6      	mov	lr, r4
 800df74:	460a      	mov	r2, r1
 800df76:	fb91 f6f7 	sdiv	r6, r1, r7
 800df7a:	fb07 1516 	mls	r5, r7, r6, r1
 800df7e:	3530      	adds	r5, #48	; 0x30
 800df80:	2a63      	cmp	r2, #99	; 0x63
 800df82:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800df86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800df8a:	4631      	mov	r1, r6
 800df8c:	dcf1      	bgt.n	800df72 <__exponent+0x22>
 800df8e:	3130      	adds	r1, #48	; 0x30
 800df90:	f1ae 0502 	sub.w	r5, lr, #2
 800df94:	f804 1c01 	strb.w	r1, [r4, #-1]
 800df98:	1c44      	adds	r4, r0, #1
 800df9a:	4629      	mov	r1, r5
 800df9c:	4561      	cmp	r1, ip
 800df9e:	d30a      	bcc.n	800dfb6 <__exponent+0x66>
 800dfa0:	f10d 0209 	add.w	r2, sp, #9
 800dfa4:	eba2 020e 	sub.w	r2, r2, lr
 800dfa8:	4565      	cmp	r5, ip
 800dfaa:	bf88      	it	hi
 800dfac:	2200      	movhi	r2, #0
 800dfae:	4413      	add	r3, r2
 800dfb0:	1a18      	subs	r0, r3, r0
 800dfb2:	b003      	add	sp, #12
 800dfb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dfbe:	e7ed      	b.n	800df9c <__exponent+0x4c>
 800dfc0:	2330      	movs	r3, #48	; 0x30
 800dfc2:	3130      	adds	r1, #48	; 0x30
 800dfc4:	7083      	strb	r3, [r0, #2]
 800dfc6:	70c1      	strb	r1, [r0, #3]
 800dfc8:	1d03      	adds	r3, r0, #4
 800dfca:	e7f1      	b.n	800dfb0 <__exponent+0x60>

0800dfcc <_printf_float>:
 800dfcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd0:	b091      	sub	sp, #68	; 0x44
 800dfd2:	460c      	mov	r4, r1
 800dfd4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800dfd8:	4616      	mov	r6, r2
 800dfda:	461f      	mov	r7, r3
 800dfdc:	4605      	mov	r5, r0
 800dfde:	f002 feb7 	bl	8010d50 <_localeconv_r>
 800dfe2:	6803      	ldr	r3, [r0, #0]
 800dfe4:	9309      	str	r3, [sp, #36]	; 0x24
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f7f2 f8ca 	bl	8000180 <strlen>
 800dfec:	2300      	movs	r3, #0
 800dfee:	930e      	str	r3, [sp, #56]	; 0x38
 800dff0:	f8d8 3000 	ldr.w	r3, [r8]
 800dff4:	900a      	str	r0, [sp, #40]	; 0x28
 800dff6:	3307      	adds	r3, #7
 800dff8:	f023 0307 	bic.w	r3, r3, #7
 800dffc:	f103 0208 	add.w	r2, r3, #8
 800e000:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e004:	f8d4 b000 	ldr.w	fp, [r4]
 800e008:	f8c8 2000 	str.w	r2, [r8]
 800e00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e010:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e014:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800e018:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800e01c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e01e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e020:	4b9c      	ldr	r3, [pc, #624]	; (800e294 <_printf_float+0x2c8>)
 800e022:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e026:	4640      	mov	r0, r8
 800e028:	f7f2 fd58 	bl	8000adc <__aeabi_dcmpun>
 800e02c:	bb70      	cbnz	r0, 800e08c <_printf_float+0xc0>
 800e02e:	4b99      	ldr	r3, [pc, #612]	; (800e294 <_printf_float+0x2c8>)
 800e030:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e036:	4640      	mov	r0, r8
 800e038:	f7f2 fd32 	bl	8000aa0 <__aeabi_dcmple>
 800e03c:	bb30      	cbnz	r0, 800e08c <_printf_float+0xc0>
 800e03e:	2200      	movs	r2, #0
 800e040:	2300      	movs	r3, #0
 800e042:	4640      	mov	r0, r8
 800e044:	4651      	mov	r1, sl
 800e046:	f7f2 fd21 	bl	8000a8c <__aeabi_dcmplt>
 800e04a:	b110      	cbz	r0, 800e052 <_printf_float+0x86>
 800e04c:	232d      	movs	r3, #45	; 0x2d
 800e04e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e052:	4b91      	ldr	r3, [pc, #580]	; (800e298 <_printf_float+0x2cc>)
 800e054:	4891      	ldr	r0, [pc, #580]	; (800e29c <_printf_float+0x2d0>)
 800e056:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e05a:	bf94      	ite	ls
 800e05c:	4698      	movls	r8, r3
 800e05e:	4680      	movhi	r8, r0
 800e060:	2303      	movs	r3, #3
 800e062:	6123      	str	r3, [r4, #16]
 800e064:	f02b 0304 	bic.w	r3, fp, #4
 800e068:	6023      	str	r3, [r4, #0]
 800e06a:	f04f 0a00 	mov.w	sl, #0
 800e06e:	9700      	str	r7, [sp, #0]
 800e070:	4633      	mov	r3, r6
 800e072:	aa0f      	add	r2, sp, #60	; 0x3c
 800e074:	4621      	mov	r1, r4
 800e076:	4628      	mov	r0, r5
 800e078:	f000 f9d2 	bl	800e420 <_printf_common>
 800e07c:	3001      	adds	r0, #1
 800e07e:	f040 808f 	bne.w	800e1a0 <_printf_float+0x1d4>
 800e082:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e086:	b011      	add	sp, #68	; 0x44
 800e088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e08c:	4642      	mov	r2, r8
 800e08e:	4653      	mov	r3, sl
 800e090:	4640      	mov	r0, r8
 800e092:	4651      	mov	r1, sl
 800e094:	f7f2 fd22 	bl	8000adc <__aeabi_dcmpun>
 800e098:	b140      	cbz	r0, 800e0ac <_printf_float+0xe0>
 800e09a:	f1ba 0f00 	cmp.w	sl, #0
 800e09e:	bfbc      	itt	lt
 800e0a0:	232d      	movlt	r3, #45	; 0x2d
 800e0a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e0a6:	487e      	ldr	r0, [pc, #504]	; (800e2a0 <_printf_float+0x2d4>)
 800e0a8:	4b7e      	ldr	r3, [pc, #504]	; (800e2a4 <_printf_float+0x2d8>)
 800e0aa:	e7d4      	b.n	800e056 <_printf_float+0x8a>
 800e0ac:	6863      	ldr	r3, [r4, #4]
 800e0ae:	1c5a      	adds	r2, r3, #1
 800e0b0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e0b4:	d142      	bne.n	800e13c <_printf_float+0x170>
 800e0b6:	2306      	movs	r3, #6
 800e0b8:	6063      	str	r3, [r4, #4]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	9206      	str	r2, [sp, #24]
 800e0be:	aa0e      	add	r2, sp, #56	; 0x38
 800e0c0:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800e0c4:	aa0d      	add	r2, sp, #52	; 0x34
 800e0c6:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800e0ca:	9203      	str	r2, [sp, #12]
 800e0cc:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e0d0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e0d4:	6023      	str	r3, [r4, #0]
 800e0d6:	6863      	ldr	r3, [r4, #4]
 800e0d8:	9300      	str	r3, [sp, #0]
 800e0da:	4642      	mov	r2, r8
 800e0dc:	4653      	mov	r3, sl
 800e0de:	4628      	mov	r0, r5
 800e0e0:	910b      	str	r1, [sp, #44]	; 0x2c
 800e0e2:	f7ff fed5 	bl	800de90 <__cvt>
 800e0e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0e8:	2947      	cmp	r1, #71	; 0x47
 800e0ea:	4680      	mov	r8, r0
 800e0ec:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e0ee:	d108      	bne.n	800e102 <_printf_float+0x136>
 800e0f0:	1cc8      	adds	r0, r1, #3
 800e0f2:	db02      	blt.n	800e0fa <_printf_float+0x12e>
 800e0f4:	6863      	ldr	r3, [r4, #4]
 800e0f6:	4299      	cmp	r1, r3
 800e0f8:	dd40      	ble.n	800e17c <_printf_float+0x1b0>
 800e0fa:	f1a9 0902 	sub.w	r9, r9, #2
 800e0fe:	fa5f f989 	uxtb.w	r9, r9
 800e102:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e106:	d81f      	bhi.n	800e148 <_printf_float+0x17c>
 800e108:	3901      	subs	r1, #1
 800e10a:	464a      	mov	r2, r9
 800e10c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e110:	910d      	str	r1, [sp, #52]	; 0x34
 800e112:	f7ff ff1d 	bl	800df50 <__exponent>
 800e116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e118:	1813      	adds	r3, r2, r0
 800e11a:	2a01      	cmp	r2, #1
 800e11c:	4682      	mov	sl, r0
 800e11e:	6123      	str	r3, [r4, #16]
 800e120:	dc02      	bgt.n	800e128 <_printf_float+0x15c>
 800e122:	6822      	ldr	r2, [r4, #0]
 800e124:	07d2      	lsls	r2, r2, #31
 800e126:	d501      	bpl.n	800e12c <_printf_float+0x160>
 800e128:	3301      	adds	r3, #1
 800e12a:	6123      	str	r3, [r4, #16]
 800e12c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e130:	2b00      	cmp	r3, #0
 800e132:	d09c      	beq.n	800e06e <_printf_float+0xa2>
 800e134:	232d      	movs	r3, #45	; 0x2d
 800e136:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e13a:	e798      	b.n	800e06e <_printf_float+0xa2>
 800e13c:	2947      	cmp	r1, #71	; 0x47
 800e13e:	d1bc      	bne.n	800e0ba <_printf_float+0xee>
 800e140:	2b00      	cmp	r3, #0
 800e142:	d1ba      	bne.n	800e0ba <_printf_float+0xee>
 800e144:	2301      	movs	r3, #1
 800e146:	e7b7      	b.n	800e0b8 <_printf_float+0xec>
 800e148:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e14c:	d118      	bne.n	800e180 <_printf_float+0x1b4>
 800e14e:	2900      	cmp	r1, #0
 800e150:	6863      	ldr	r3, [r4, #4]
 800e152:	dd0b      	ble.n	800e16c <_printf_float+0x1a0>
 800e154:	6121      	str	r1, [r4, #16]
 800e156:	b913      	cbnz	r3, 800e15e <_printf_float+0x192>
 800e158:	6822      	ldr	r2, [r4, #0]
 800e15a:	07d0      	lsls	r0, r2, #31
 800e15c:	d502      	bpl.n	800e164 <_printf_float+0x198>
 800e15e:	3301      	adds	r3, #1
 800e160:	440b      	add	r3, r1
 800e162:	6123      	str	r3, [r4, #16]
 800e164:	65a1      	str	r1, [r4, #88]	; 0x58
 800e166:	f04f 0a00 	mov.w	sl, #0
 800e16a:	e7df      	b.n	800e12c <_printf_float+0x160>
 800e16c:	b913      	cbnz	r3, 800e174 <_printf_float+0x1a8>
 800e16e:	6822      	ldr	r2, [r4, #0]
 800e170:	07d2      	lsls	r2, r2, #31
 800e172:	d501      	bpl.n	800e178 <_printf_float+0x1ac>
 800e174:	3302      	adds	r3, #2
 800e176:	e7f4      	b.n	800e162 <_printf_float+0x196>
 800e178:	2301      	movs	r3, #1
 800e17a:	e7f2      	b.n	800e162 <_printf_float+0x196>
 800e17c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e180:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e182:	4299      	cmp	r1, r3
 800e184:	db05      	blt.n	800e192 <_printf_float+0x1c6>
 800e186:	6823      	ldr	r3, [r4, #0]
 800e188:	6121      	str	r1, [r4, #16]
 800e18a:	07d8      	lsls	r0, r3, #31
 800e18c:	d5ea      	bpl.n	800e164 <_printf_float+0x198>
 800e18e:	1c4b      	adds	r3, r1, #1
 800e190:	e7e7      	b.n	800e162 <_printf_float+0x196>
 800e192:	2900      	cmp	r1, #0
 800e194:	bfd4      	ite	le
 800e196:	f1c1 0202 	rsble	r2, r1, #2
 800e19a:	2201      	movgt	r2, #1
 800e19c:	4413      	add	r3, r2
 800e19e:	e7e0      	b.n	800e162 <_printf_float+0x196>
 800e1a0:	6823      	ldr	r3, [r4, #0]
 800e1a2:	055a      	lsls	r2, r3, #21
 800e1a4:	d407      	bmi.n	800e1b6 <_printf_float+0x1ea>
 800e1a6:	6923      	ldr	r3, [r4, #16]
 800e1a8:	4642      	mov	r2, r8
 800e1aa:	4631      	mov	r1, r6
 800e1ac:	4628      	mov	r0, r5
 800e1ae:	47b8      	blx	r7
 800e1b0:	3001      	adds	r0, #1
 800e1b2:	d12b      	bne.n	800e20c <_printf_float+0x240>
 800e1b4:	e765      	b.n	800e082 <_printf_float+0xb6>
 800e1b6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e1ba:	f240 80dc 	bls.w	800e376 <_printf_float+0x3aa>
 800e1be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e1c2:	2200      	movs	r2, #0
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	f7f2 fc57 	bl	8000a78 <__aeabi_dcmpeq>
 800e1ca:	2800      	cmp	r0, #0
 800e1cc:	d033      	beq.n	800e236 <_printf_float+0x26a>
 800e1ce:	4a36      	ldr	r2, [pc, #216]	; (800e2a8 <_printf_float+0x2dc>)
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	4631      	mov	r1, r6
 800e1d4:	4628      	mov	r0, r5
 800e1d6:	47b8      	blx	r7
 800e1d8:	3001      	adds	r0, #1
 800e1da:	f43f af52 	beq.w	800e082 <_printf_float+0xb6>
 800e1de:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e1e2:	429a      	cmp	r2, r3
 800e1e4:	db02      	blt.n	800e1ec <_printf_float+0x220>
 800e1e6:	6823      	ldr	r3, [r4, #0]
 800e1e8:	07d8      	lsls	r0, r3, #31
 800e1ea:	d50f      	bpl.n	800e20c <_printf_float+0x240>
 800e1ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e1f0:	4631      	mov	r1, r6
 800e1f2:	4628      	mov	r0, r5
 800e1f4:	47b8      	blx	r7
 800e1f6:	3001      	adds	r0, #1
 800e1f8:	f43f af43 	beq.w	800e082 <_printf_float+0xb6>
 800e1fc:	f04f 0800 	mov.w	r8, #0
 800e200:	f104 091a 	add.w	r9, r4, #26
 800e204:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e206:	3b01      	subs	r3, #1
 800e208:	4543      	cmp	r3, r8
 800e20a:	dc09      	bgt.n	800e220 <_printf_float+0x254>
 800e20c:	6823      	ldr	r3, [r4, #0]
 800e20e:	079b      	lsls	r3, r3, #30
 800e210:	f100 8101 	bmi.w	800e416 <_printf_float+0x44a>
 800e214:	68e0      	ldr	r0, [r4, #12]
 800e216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e218:	4298      	cmp	r0, r3
 800e21a:	bfb8      	it	lt
 800e21c:	4618      	movlt	r0, r3
 800e21e:	e732      	b.n	800e086 <_printf_float+0xba>
 800e220:	2301      	movs	r3, #1
 800e222:	464a      	mov	r2, r9
 800e224:	4631      	mov	r1, r6
 800e226:	4628      	mov	r0, r5
 800e228:	47b8      	blx	r7
 800e22a:	3001      	adds	r0, #1
 800e22c:	f43f af29 	beq.w	800e082 <_printf_float+0xb6>
 800e230:	f108 0801 	add.w	r8, r8, #1
 800e234:	e7e6      	b.n	800e204 <_printf_float+0x238>
 800e236:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e238:	2b00      	cmp	r3, #0
 800e23a:	dc37      	bgt.n	800e2ac <_printf_float+0x2e0>
 800e23c:	4a1a      	ldr	r2, [pc, #104]	; (800e2a8 <_printf_float+0x2dc>)
 800e23e:	2301      	movs	r3, #1
 800e240:	4631      	mov	r1, r6
 800e242:	4628      	mov	r0, r5
 800e244:	47b8      	blx	r7
 800e246:	3001      	adds	r0, #1
 800e248:	f43f af1b 	beq.w	800e082 <_printf_float+0xb6>
 800e24c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e250:	4313      	orrs	r3, r2
 800e252:	d102      	bne.n	800e25a <_printf_float+0x28e>
 800e254:	6823      	ldr	r3, [r4, #0]
 800e256:	07d9      	lsls	r1, r3, #31
 800e258:	d5d8      	bpl.n	800e20c <_printf_float+0x240>
 800e25a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e25e:	4631      	mov	r1, r6
 800e260:	4628      	mov	r0, r5
 800e262:	47b8      	blx	r7
 800e264:	3001      	adds	r0, #1
 800e266:	f43f af0c 	beq.w	800e082 <_printf_float+0xb6>
 800e26a:	f04f 0900 	mov.w	r9, #0
 800e26e:	f104 0a1a 	add.w	sl, r4, #26
 800e272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e274:	425b      	negs	r3, r3
 800e276:	454b      	cmp	r3, r9
 800e278:	dc01      	bgt.n	800e27e <_printf_float+0x2b2>
 800e27a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e27c:	e794      	b.n	800e1a8 <_printf_float+0x1dc>
 800e27e:	2301      	movs	r3, #1
 800e280:	4652      	mov	r2, sl
 800e282:	4631      	mov	r1, r6
 800e284:	4628      	mov	r0, r5
 800e286:	47b8      	blx	r7
 800e288:	3001      	adds	r0, #1
 800e28a:	f43f aefa 	beq.w	800e082 <_printf_float+0xb6>
 800e28e:	f109 0901 	add.w	r9, r9, #1
 800e292:	e7ee      	b.n	800e272 <_printf_float+0x2a6>
 800e294:	7fefffff 	.word	0x7fefffff
 800e298:	08012e2c 	.word	0x08012e2c
 800e29c:	08012e30 	.word	0x08012e30
 800e2a0:	08012e38 	.word	0x08012e38
 800e2a4:	08012e34 	.word	0x08012e34
 800e2a8:	08012e3c 	.word	0x08012e3c
 800e2ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e2b0:	429a      	cmp	r2, r3
 800e2b2:	bfa8      	it	ge
 800e2b4:	461a      	movge	r2, r3
 800e2b6:	2a00      	cmp	r2, #0
 800e2b8:	4691      	mov	r9, r2
 800e2ba:	dc37      	bgt.n	800e32c <_printf_float+0x360>
 800e2bc:	f04f 0b00 	mov.w	fp, #0
 800e2c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e2c4:	f104 021a 	add.w	r2, r4, #26
 800e2c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e2cc:	ebaa 0309 	sub.w	r3, sl, r9
 800e2d0:	455b      	cmp	r3, fp
 800e2d2:	dc33      	bgt.n	800e33c <_printf_float+0x370>
 800e2d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	db3b      	blt.n	800e354 <_printf_float+0x388>
 800e2dc:	6823      	ldr	r3, [r4, #0]
 800e2de:	07da      	lsls	r2, r3, #31
 800e2e0:	d438      	bmi.n	800e354 <_printf_float+0x388>
 800e2e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2e4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e2e6:	eba3 020a 	sub.w	r2, r3, sl
 800e2ea:	eba3 0901 	sub.w	r9, r3, r1
 800e2ee:	4591      	cmp	r9, r2
 800e2f0:	bfa8      	it	ge
 800e2f2:	4691      	movge	r9, r2
 800e2f4:	f1b9 0f00 	cmp.w	r9, #0
 800e2f8:	dc34      	bgt.n	800e364 <_printf_float+0x398>
 800e2fa:	f04f 0800 	mov.w	r8, #0
 800e2fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e302:	f104 0a1a 	add.w	sl, r4, #26
 800e306:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e30a:	1a9b      	subs	r3, r3, r2
 800e30c:	eba3 0309 	sub.w	r3, r3, r9
 800e310:	4543      	cmp	r3, r8
 800e312:	f77f af7b 	ble.w	800e20c <_printf_float+0x240>
 800e316:	2301      	movs	r3, #1
 800e318:	4652      	mov	r2, sl
 800e31a:	4631      	mov	r1, r6
 800e31c:	4628      	mov	r0, r5
 800e31e:	47b8      	blx	r7
 800e320:	3001      	adds	r0, #1
 800e322:	f43f aeae 	beq.w	800e082 <_printf_float+0xb6>
 800e326:	f108 0801 	add.w	r8, r8, #1
 800e32a:	e7ec      	b.n	800e306 <_printf_float+0x33a>
 800e32c:	4613      	mov	r3, r2
 800e32e:	4631      	mov	r1, r6
 800e330:	4642      	mov	r2, r8
 800e332:	4628      	mov	r0, r5
 800e334:	47b8      	blx	r7
 800e336:	3001      	adds	r0, #1
 800e338:	d1c0      	bne.n	800e2bc <_printf_float+0x2f0>
 800e33a:	e6a2      	b.n	800e082 <_printf_float+0xb6>
 800e33c:	2301      	movs	r3, #1
 800e33e:	4631      	mov	r1, r6
 800e340:	4628      	mov	r0, r5
 800e342:	920b      	str	r2, [sp, #44]	; 0x2c
 800e344:	47b8      	blx	r7
 800e346:	3001      	adds	r0, #1
 800e348:	f43f ae9b 	beq.w	800e082 <_printf_float+0xb6>
 800e34c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e34e:	f10b 0b01 	add.w	fp, fp, #1
 800e352:	e7b9      	b.n	800e2c8 <_printf_float+0x2fc>
 800e354:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e358:	4631      	mov	r1, r6
 800e35a:	4628      	mov	r0, r5
 800e35c:	47b8      	blx	r7
 800e35e:	3001      	adds	r0, #1
 800e360:	d1bf      	bne.n	800e2e2 <_printf_float+0x316>
 800e362:	e68e      	b.n	800e082 <_printf_float+0xb6>
 800e364:	464b      	mov	r3, r9
 800e366:	eb08 020a 	add.w	r2, r8, sl
 800e36a:	4631      	mov	r1, r6
 800e36c:	4628      	mov	r0, r5
 800e36e:	47b8      	blx	r7
 800e370:	3001      	adds	r0, #1
 800e372:	d1c2      	bne.n	800e2fa <_printf_float+0x32e>
 800e374:	e685      	b.n	800e082 <_printf_float+0xb6>
 800e376:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e378:	2a01      	cmp	r2, #1
 800e37a:	dc01      	bgt.n	800e380 <_printf_float+0x3b4>
 800e37c:	07db      	lsls	r3, r3, #31
 800e37e:	d537      	bpl.n	800e3f0 <_printf_float+0x424>
 800e380:	2301      	movs	r3, #1
 800e382:	4642      	mov	r2, r8
 800e384:	4631      	mov	r1, r6
 800e386:	4628      	mov	r0, r5
 800e388:	47b8      	blx	r7
 800e38a:	3001      	adds	r0, #1
 800e38c:	f43f ae79 	beq.w	800e082 <_printf_float+0xb6>
 800e390:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e394:	4631      	mov	r1, r6
 800e396:	4628      	mov	r0, r5
 800e398:	47b8      	blx	r7
 800e39a:	3001      	adds	r0, #1
 800e39c:	f43f ae71 	beq.w	800e082 <_printf_float+0xb6>
 800e3a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	f7f2 fb66 	bl	8000a78 <__aeabi_dcmpeq>
 800e3ac:	b9d8      	cbnz	r0, 800e3e6 <_printf_float+0x41a>
 800e3ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e3b0:	f108 0201 	add.w	r2, r8, #1
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	4631      	mov	r1, r6
 800e3b8:	4628      	mov	r0, r5
 800e3ba:	47b8      	blx	r7
 800e3bc:	3001      	adds	r0, #1
 800e3be:	d10e      	bne.n	800e3de <_printf_float+0x412>
 800e3c0:	e65f      	b.n	800e082 <_printf_float+0xb6>
 800e3c2:	2301      	movs	r3, #1
 800e3c4:	464a      	mov	r2, r9
 800e3c6:	4631      	mov	r1, r6
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	47b8      	blx	r7
 800e3cc:	3001      	adds	r0, #1
 800e3ce:	f43f ae58 	beq.w	800e082 <_printf_float+0xb6>
 800e3d2:	f108 0801 	add.w	r8, r8, #1
 800e3d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e3d8:	3b01      	subs	r3, #1
 800e3da:	4543      	cmp	r3, r8
 800e3dc:	dcf1      	bgt.n	800e3c2 <_printf_float+0x3f6>
 800e3de:	4653      	mov	r3, sl
 800e3e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e3e4:	e6e1      	b.n	800e1aa <_printf_float+0x1de>
 800e3e6:	f04f 0800 	mov.w	r8, #0
 800e3ea:	f104 091a 	add.w	r9, r4, #26
 800e3ee:	e7f2      	b.n	800e3d6 <_printf_float+0x40a>
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	4642      	mov	r2, r8
 800e3f4:	e7df      	b.n	800e3b6 <_printf_float+0x3ea>
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	464a      	mov	r2, r9
 800e3fa:	4631      	mov	r1, r6
 800e3fc:	4628      	mov	r0, r5
 800e3fe:	47b8      	blx	r7
 800e400:	3001      	adds	r0, #1
 800e402:	f43f ae3e 	beq.w	800e082 <_printf_float+0xb6>
 800e406:	f108 0801 	add.w	r8, r8, #1
 800e40a:	68e3      	ldr	r3, [r4, #12]
 800e40c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e40e:	1a5b      	subs	r3, r3, r1
 800e410:	4543      	cmp	r3, r8
 800e412:	dcf0      	bgt.n	800e3f6 <_printf_float+0x42a>
 800e414:	e6fe      	b.n	800e214 <_printf_float+0x248>
 800e416:	f04f 0800 	mov.w	r8, #0
 800e41a:	f104 0919 	add.w	r9, r4, #25
 800e41e:	e7f4      	b.n	800e40a <_printf_float+0x43e>

0800e420 <_printf_common>:
 800e420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e424:	4616      	mov	r6, r2
 800e426:	4699      	mov	r9, r3
 800e428:	688a      	ldr	r2, [r1, #8]
 800e42a:	690b      	ldr	r3, [r1, #16]
 800e42c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e430:	4293      	cmp	r3, r2
 800e432:	bfb8      	it	lt
 800e434:	4613      	movlt	r3, r2
 800e436:	6033      	str	r3, [r6, #0]
 800e438:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e43c:	4607      	mov	r7, r0
 800e43e:	460c      	mov	r4, r1
 800e440:	b10a      	cbz	r2, 800e446 <_printf_common+0x26>
 800e442:	3301      	adds	r3, #1
 800e444:	6033      	str	r3, [r6, #0]
 800e446:	6823      	ldr	r3, [r4, #0]
 800e448:	0699      	lsls	r1, r3, #26
 800e44a:	bf42      	ittt	mi
 800e44c:	6833      	ldrmi	r3, [r6, #0]
 800e44e:	3302      	addmi	r3, #2
 800e450:	6033      	strmi	r3, [r6, #0]
 800e452:	6825      	ldr	r5, [r4, #0]
 800e454:	f015 0506 	ands.w	r5, r5, #6
 800e458:	d106      	bne.n	800e468 <_printf_common+0x48>
 800e45a:	f104 0a19 	add.w	sl, r4, #25
 800e45e:	68e3      	ldr	r3, [r4, #12]
 800e460:	6832      	ldr	r2, [r6, #0]
 800e462:	1a9b      	subs	r3, r3, r2
 800e464:	42ab      	cmp	r3, r5
 800e466:	dc26      	bgt.n	800e4b6 <_printf_common+0x96>
 800e468:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e46c:	1e13      	subs	r3, r2, #0
 800e46e:	6822      	ldr	r2, [r4, #0]
 800e470:	bf18      	it	ne
 800e472:	2301      	movne	r3, #1
 800e474:	0692      	lsls	r2, r2, #26
 800e476:	d42b      	bmi.n	800e4d0 <_printf_common+0xb0>
 800e478:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e47c:	4649      	mov	r1, r9
 800e47e:	4638      	mov	r0, r7
 800e480:	47c0      	blx	r8
 800e482:	3001      	adds	r0, #1
 800e484:	d01e      	beq.n	800e4c4 <_printf_common+0xa4>
 800e486:	6823      	ldr	r3, [r4, #0]
 800e488:	68e5      	ldr	r5, [r4, #12]
 800e48a:	6832      	ldr	r2, [r6, #0]
 800e48c:	f003 0306 	and.w	r3, r3, #6
 800e490:	2b04      	cmp	r3, #4
 800e492:	bf08      	it	eq
 800e494:	1aad      	subeq	r5, r5, r2
 800e496:	68a3      	ldr	r3, [r4, #8]
 800e498:	6922      	ldr	r2, [r4, #16]
 800e49a:	bf0c      	ite	eq
 800e49c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e4a0:	2500      	movne	r5, #0
 800e4a2:	4293      	cmp	r3, r2
 800e4a4:	bfc4      	itt	gt
 800e4a6:	1a9b      	subgt	r3, r3, r2
 800e4a8:	18ed      	addgt	r5, r5, r3
 800e4aa:	2600      	movs	r6, #0
 800e4ac:	341a      	adds	r4, #26
 800e4ae:	42b5      	cmp	r5, r6
 800e4b0:	d11a      	bne.n	800e4e8 <_printf_common+0xc8>
 800e4b2:	2000      	movs	r0, #0
 800e4b4:	e008      	b.n	800e4c8 <_printf_common+0xa8>
 800e4b6:	2301      	movs	r3, #1
 800e4b8:	4652      	mov	r2, sl
 800e4ba:	4649      	mov	r1, r9
 800e4bc:	4638      	mov	r0, r7
 800e4be:	47c0      	blx	r8
 800e4c0:	3001      	adds	r0, #1
 800e4c2:	d103      	bne.n	800e4cc <_printf_common+0xac>
 800e4c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e4c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4cc:	3501      	adds	r5, #1
 800e4ce:	e7c6      	b.n	800e45e <_printf_common+0x3e>
 800e4d0:	18e1      	adds	r1, r4, r3
 800e4d2:	1c5a      	adds	r2, r3, #1
 800e4d4:	2030      	movs	r0, #48	; 0x30
 800e4d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e4da:	4422      	add	r2, r4
 800e4dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e4e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e4e4:	3302      	adds	r3, #2
 800e4e6:	e7c7      	b.n	800e478 <_printf_common+0x58>
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	4622      	mov	r2, r4
 800e4ec:	4649      	mov	r1, r9
 800e4ee:	4638      	mov	r0, r7
 800e4f0:	47c0      	blx	r8
 800e4f2:	3001      	adds	r0, #1
 800e4f4:	d0e6      	beq.n	800e4c4 <_printf_common+0xa4>
 800e4f6:	3601      	adds	r6, #1
 800e4f8:	e7d9      	b.n	800e4ae <_printf_common+0x8e>
	...

0800e4fc <_printf_i>:
 800e4fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e500:	7e0f      	ldrb	r7, [r1, #24]
 800e502:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e504:	2f78      	cmp	r7, #120	; 0x78
 800e506:	4691      	mov	r9, r2
 800e508:	4680      	mov	r8, r0
 800e50a:	460c      	mov	r4, r1
 800e50c:	469a      	mov	sl, r3
 800e50e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e512:	d807      	bhi.n	800e524 <_printf_i+0x28>
 800e514:	2f62      	cmp	r7, #98	; 0x62
 800e516:	d80a      	bhi.n	800e52e <_printf_i+0x32>
 800e518:	2f00      	cmp	r7, #0
 800e51a:	f000 80d8 	beq.w	800e6ce <_printf_i+0x1d2>
 800e51e:	2f58      	cmp	r7, #88	; 0x58
 800e520:	f000 80a3 	beq.w	800e66a <_printf_i+0x16e>
 800e524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e528:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e52c:	e03a      	b.n	800e5a4 <_printf_i+0xa8>
 800e52e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e532:	2b15      	cmp	r3, #21
 800e534:	d8f6      	bhi.n	800e524 <_printf_i+0x28>
 800e536:	a101      	add	r1, pc, #4	; (adr r1, 800e53c <_printf_i+0x40>)
 800e538:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e53c:	0800e595 	.word	0x0800e595
 800e540:	0800e5a9 	.word	0x0800e5a9
 800e544:	0800e525 	.word	0x0800e525
 800e548:	0800e525 	.word	0x0800e525
 800e54c:	0800e525 	.word	0x0800e525
 800e550:	0800e525 	.word	0x0800e525
 800e554:	0800e5a9 	.word	0x0800e5a9
 800e558:	0800e525 	.word	0x0800e525
 800e55c:	0800e525 	.word	0x0800e525
 800e560:	0800e525 	.word	0x0800e525
 800e564:	0800e525 	.word	0x0800e525
 800e568:	0800e6b5 	.word	0x0800e6b5
 800e56c:	0800e5d9 	.word	0x0800e5d9
 800e570:	0800e697 	.word	0x0800e697
 800e574:	0800e525 	.word	0x0800e525
 800e578:	0800e525 	.word	0x0800e525
 800e57c:	0800e6d7 	.word	0x0800e6d7
 800e580:	0800e525 	.word	0x0800e525
 800e584:	0800e5d9 	.word	0x0800e5d9
 800e588:	0800e525 	.word	0x0800e525
 800e58c:	0800e525 	.word	0x0800e525
 800e590:	0800e69f 	.word	0x0800e69f
 800e594:	682b      	ldr	r3, [r5, #0]
 800e596:	1d1a      	adds	r2, r3, #4
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	602a      	str	r2, [r5, #0]
 800e59c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	e0a3      	b.n	800e6f0 <_printf_i+0x1f4>
 800e5a8:	6820      	ldr	r0, [r4, #0]
 800e5aa:	6829      	ldr	r1, [r5, #0]
 800e5ac:	0606      	lsls	r6, r0, #24
 800e5ae:	f101 0304 	add.w	r3, r1, #4
 800e5b2:	d50a      	bpl.n	800e5ca <_printf_i+0xce>
 800e5b4:	680e      	ldr	r6, [r1, #0]
 800e5b6:	602b      	str	r3, [r5, #0]
 800e5b8:	2e00      	cmp	r6, #0
 800e5ba:	da03      	bge.n	800e5c4 <_printf_i+0xc8>
 800e5bc:	232d      	movs	r3, #45	; 0x2d
 800e5be:	4276      	negs	r6, r6
 800e5c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5c4:	485e      	ldr	r0, [pc, #376]	; (800e740 <_printf_i+0x244>)
 800e5c6:	230a      	movs	r3, #10
 800e5c8:	e019      	b.n	800e5fe <_printf_i+0x102>
 800e5ca:	680e      	ldr	r6, [r1, #0]
 800e5cc:	602b      	str	r3, [r5, #0]
 800e5ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e5d2:	bf18      	it	ne
 800e5d4:	b236      	sxthne	r6, r6
 800e5d6:	e7ef      	b.n	800e5b8 <_printf_i+0xbc>
 800e5d8:	682b      	ldr	r3, [r5, #0]
 800e5da:	6820      	ldr	r0, [r4, #0]
 800e5dc:	1d19      	adds	r1, r3, #4
 800e5de:	6029      	str	r1, [r5, #0]
 800e5e0:	0601      	lsls	r1, r0, #24
 800e5e2:	d501      	bpl.n	800e5e8 <_printf_i+0xec>
 800e5e4:	681e      	ldr	r6, [r3, #0]
 800e5e6:	e002      	b.n	800e5ee <_printf_i+0xf2>
 800e5e8:	0646      	lsls	r6, r0, #25
 800e5ea:	d5fb      	bpl.n	800e5e4 <_printf_i+0xe8>
 800e5ec:	881e      	ldrh	r6, [r3, #0]
 800e5ee:	4854      	ldr	r0, [pc, #336]	; (800e740 <_printf_i+0x244>)
 800e5f0:	2f6f      	cmp	r7, #111	; 0x6f
 800e5f2:	bf0c      	ite	eq
 800e5f4:	2308      	moveq	r3, #8
 800e5f6:	230a      	movne	r3, #10
 800e5f8:	2100      	movs	r1, #0
 800e5fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e5fe:	6865      	ldr	r5, [r4, #4]
 800e600:	60a5      	str	r5, [r4, #8]
 800e602:	2d00      	cmp	r5, #0
 800e604:	bfa2      	ittt	ge
 800e606:	6821      	ldrge	r1, [r4, #0]
 800e608:	f021 0104 	bicge.w	r1, r1, #4
 800e60c:	6021      	strge	r1, [r4, #0]
 800e60e:	b90e      	cbnz	r6, 800e614 <_printf_i+0x118>
 800e610:	2d00      	cmp	r5, #0
 800e612:	d04d      	beq.n	800e6b0 <_printf_i+0x1b4>
 800e614:	4615      	mov	r5, r2
 800e616:	fbb6 f1f3 	udiv	r1, r6, r3
 800e61a:	fb03 6711 	mls	r7, r3, r1, r6
 800e61e:	5dc7      	ldrb	r7, [r0, r7]
 800e620:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e624:	4637      	mov	r7, r6
 800e626:	42bb      	cmp	r3, r7
 800e628:	460e      	mov	r6, r1
 800e62a:	d9f4      	bls.n	800e616 <_printf_i+0x11a>
 800e62c:	2b08      	cmp	r3, #8
 800e62e:	d10b      	bne.n	800e648 <_printf_i+0x14c>
 800e630:	6823      	ldr	r3, [r4, #0]
 800e632:	07de      	lsls	r6, r3, #31
 800e634:	d508      	bpl.n	800e648 <_printf_i+0x14c>
 800e636:	6923      	ldr	r3, [r4, #16]
 800e638:	6861      	ldr	r1, [r4, #4]
 800e63a:	4299      	cmp	r1, r3
 800e63c:	bfde      	ittt	le
 800e63e:	2330      	movle	r3, #48	; 0x30
 800e640:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e644:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e648:	1b52      	subs	r2, r2, r5
 800e64a:	6122      	str	r2, [r4, #16]
 800e64c:	f8cd a000 	str.w	sl, [sp]
 800e650:	464b      	mov	r3, r9
 800e652:	aa03      	add	r2, sp, #12
 800e654:	4621      	mov	r1, r4
 800e656:	4640      	mov	r0, r8
 800e658:	f7ff fee2 	bl	800e420 <_printf_common>
 800e65c:	3001      	adds	r0, #1
 800e65e:	d14c      	bne.n	800e6fa <_printf_i+0x1fe>
 800e660:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e664:	b004      	add	sp, #16
 800e666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e66a:	4835      	ldr	r0, [pc, #212]	; (800e740 <_printf_i+0x244>)
 800e66c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e670:	6829      	ldr	r1, [r5, #0]
 800e672:	6823      	ldr	r3, [r4, #0]
 800e674:	f851 6b04 	ldr.w	r6, [r1], #4
 800e678:	6029      	str	r1, [r5, #0]
 800e67a:	061d      	lsls	r5, r3, #24
 800e67c:	d514      	bpl.n	800e6a8 <_printf_i+0x1ac>
 800e67e:	07df      	lsls	r7, r3, #31
 800e680:	bf44      	itt	mi
 800e682:	f043 0320 	orrmi.w	r3, r3, #32
 800e686:	6023      	strmi	r3, [r4, #0]
 800e688:	b91e      	cbnz	r6, 800e692 <_printf_i+0x196>
 800e68a:	6823      	ldr	r3, [r4, #0]
 800e68c:	f023 0320 	bic.w	r3, r3, #32
 800e690:	6023      	str	r3, [r4, #0]
 800e692:	2310      	movs	r3, #16
 800e694:	e7b0      	b.n	800e5f8 <_printf_i+0xfc>
 800e696:	6823      	ldr	r3, [r4, #0]
 800e698:	f043 0320 	orr.w	r3, r3, #32
 800e69c:	6023      	str	r3, [r4, #0]
 800e69e:	2378      	movs	r3, #120	; 0x78
 800e6a0:	4828      	ldr	r0, [pc, #160]	; (800e744 <_printf_i+0x248>)
 800e6a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e6a6:	e7e3      	b.n	800e670 <_printf_i+0x174>
 800e6a8:	0659      	lsls	r1, r3, #25
 800e6aa:	bf48      	it	mi
 800e6ac:	b2b6      	uxthmi	r6, r6
 800e6ae:	e7e6      	b.n	800e67e <_printf_i+0x182>
 800e6b0:	4615      	mov	r5, r2
 800e6b2:	e7bb      	b.n	800e62c <_printf_i+0x130>
 800e6b4:	682b      	ldr	r3, [r5, #0]
 800e6b6:	6826      	ldr	r6, [r4, #0]
 800e6b8:	6961      	ldr	r1, [r4, #20]
 800e6ba:	1d18      	adds	r0, r3, #4
 800e6bc:	6028      	str	r0, [r5, #0]
 800e6be:	0635      	lsls	r5, r6, #24
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	d501      	bpl.n	800e6c8 <_printf_i+0x1cc>
 800e6c4:	6019      	str	r1, [r3, #0]
 800e6c6:	e002      	b.n	800e6ce <_printf_i+0x1d2>
 800e6c8:	0670      	lsls	r0, r6, #25
 800e6ca:	d5fb      	bpl.n	800e6c4 <_printf_i+0x1c8>
 800e6cc:	8019      	strh	r1, [r3, #0]
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	6123      	str	r3, [r4, #16]
 800e6d2:	4615      	mov	r5, r2
 800e6d4:	e7ba      	b.n	800e64c <_printf_i+0x150>
 800e6d6:	682b      	ldr	r3, [r5, #0]
 800e6d8:	1d1a      	adds	r2, r3, #4
 800e6da:	602a      	str	r2, [r5, #0]
 800e6dc:	681d      	ldr	r5, [r3, #0]
 800e6de:	6862      	ldr	r2, [r4, #4]
 800e6e0:	2100      	movs	r1, #0
 800e6e2:	4628      	mov	r0, r5
 800e6e4:	f7f1 fd54 	bl	8000190 <memchr>
 800e6e8:	b108      	cbz	r0, 800e6ee <_printf_i+0x1f2>
 800e6ea:	1b40      	subs	r0, r0, r5
 800e6ec:	6060      	str	r0, [r4, #4]
 800e6ee:	6863      	ldr	r3, [r4, #4]
 800e6f0:	6123      	str	r3, [r4, #16]
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e6f8:	e7a8      	b.n	800e64c <_printf_i+0x150>
 800e6fa:	6923      	ldr	r3, [r4, #16]
 800e6fc:	462a      	mov	r2, r5
 800e6fe:	4649      	mov	r1, r9
 800e700:	4640      	mov	r0, r8
 800e702:	47d0      	blx	sl
 800e704:	3001      	adds	r0, #1
 800e706:	d0ab      	beq.n	800e660 <_printf_i+0x164>
 800e708:	6823      	ldr	r3, [r4, #0]
 800e70a:	079b      	lsls	r3, r3, #30
 800e70c:	d413      	bmi.n	800e736 <_printf_i+0x23a>
 800e70e:	68e0      	ldr	r0, [r4, #12]
 800e710:	9b03      	ldr	r3, [sp, #12]
 800e712:	4298      	cmp	r0, r3
 800e714:	bfb8      	it	lt
 800e716:	4618      	movlt	r0, r3
 800e718:	e7a4      	b.n	800e664 <_printf_i+0x168>
 800e71a:	2301      	movs	r3, #1
 800e71c:	4632      	mov	r2, r6
 800e71e:	4649      	mov	r1, r9
 800e720:	4640      	mov	r0, r8
 800e722:	47d0      	blx	sl
 800e724:	3001      	adds	r0, #1
 800e726:	d09b      	beq.n	800e660 <_printf_i+0x164>
 800e728:	3501      	adds	r5, #1
 800e72a:	68e3      	ldr	r3, [r4, #12]
 800e72c:	9903      	ldr	r1, [sp, #12]
 800e72e:	1a5b      	subs	r3, r3, r1
 800e730:	42ab      	cmp	r3, r5
 800e732:	dcf2      	bgt.n	800e71a <_printf_i+0x21e>
 800e734:	e7eb      	b.n	800e70e <_printf_i+0x212>
 800e736:	2500      	movs	r5, #0
 800e738:	f104 0619 	add.w	r6, r4, #25
 800e73c:	e7f5      	b.n	800e72a <_printf_i+0x22e>
 800e73e:	bf00      	nop
 800e740:	08012e3e 	.word	0x08012e3e
 800e744:	08012e4f 	.word	0x08012e4f

0800e748 <_scanf_float>:
 800e748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e74c:	b087      	sub	sp, #28
 800e74e:	4617      	mov	r7, r2
 800e750:	9303      	str	r3, [sp, #12]
 800e752:	688b      	ldr	r3, [r1, #8]
 800e754:	1e5a      	subs	r2, r3, #1
 800e756:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e75a:	bf83      	ittte	hi
 800e75c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e760:	195b      	addhi	r3, r3, r5
 800e762:	9302      	strhi	r3, [sp, #8]
 800e764:	2300      	movls	r3, #0
 800e766:	bf86      	itte	hi
 800e768:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e76c:	608b      	strhi	r3, [r1, #8]
 800e76e:	9302      	strls	r3, [sp, #8]
 800e770:	680b      	ldr	r3, [r1, #0]
 800e772:	468b      	mov	fp, r1
 800e774:	2500      	movs	r5, #0
 800e776:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e77a:	f84b 3b1c 	str.w	r3, [fp], #28
 800e77e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e782:	4680      	mov	r8, r0
 800e784:	460c      	mov	r4, r1
 800e786:	465e      	mov	r6, fp
 800e788:	46aa      	mov	sl, r5
 800e78a:	46a9      	mov	r9, r5
 800e78c:	9501      	str	r5, [sp, #4]
 800e78e:	68a2      	ldr	r2, [r4, #8]
 800e790:	b152      	cbz	r2, 800e7a8 <_scanf_float+0x60>
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	781b      	ldrb	r3, [r3, #0]
 800e796:	2b4e      	cmp	r3, #78	; 0x4e
 800e798:	d864      	bhi.n	800e864 <_scanf_float+0x11c>
 800e79a:	2b40      	cmp	r3, #64	; 0x40
 800e79c:	d83c      	bhi.n	800e818 <_scanf_float+0xd0>
 800e79e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e7a2:	b2c8      	uxtb	r0, r1
 800e7a4:	280e      	cmp	r0, #14
 800e7a6:	d93a      	bls.n	800e81e <_scanf_float+0xd6>
 800e7a8:	f1b9 0f00 	cmp.w	r9, #0
 800e7ac:	d003      	beq.n	800e7b6 <_scanf_float+0x6e>
 800e7ae:	6823      	ldr	r3, [r4, #0]
 800e7b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e7b4:	6023      	str	r3, [r4, #0]
 800e7b6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e7ba:	f1ba 0f01 	cmp.w	sl, #1
 800e7be:	f200 8113 	bhi.w	800e9e8 <_scanf_float+0x2a0>
 800e7c2:	455e      	cmp	r6, fp
 800e7c4:	f200 8105 	bhi.w	800e9d2 <_scanf_float+0x28a>
 800e7c8:	2501      	movs	r5, #1
 800e7ca:	4628      	mov	r0, r5
 800e7cc:	b007      	add	sp, #28
 800e7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7d2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e7d6:	2a0d      	cmp	r2, #13
 800e7d8:	d8e6      	bhi.n	800e7a8 <_scanf_float+0x60>
 800e7da:	a101      	add	r1, pc, #4	; (adr r1, 800e7e0 <_scanf_float+0x98>)
 800e7dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e7e0:	0800e91f 	.word	0x0800e91f
 800e7e4:	0800e7a9 	.word	0x0800e7a9
 800e7e8:	0800e7a9 	.word	0x0800e7a9
 800e7ec:	0800e7a9 	.word	0x0800e7a9
 800e7f0:	0800e97f 	.word	0x0800e97f
 800e7f4:	0800e957 	.word	0x0800e957
 800e7f8:	0800e7a9 	.word	0x0800e7a9
 800e7fc:	0800e7a9 	.word	0x0800e7a9
 800e800:	0800e92d 	.word	0x0800e92d
 800e804:	0800e7a9 	.word	0x0800e7a9
 800e808:	0800e7a9 	.word	0x0800e7a9
 800e80c:	0800e7a9 	.word	0x0800e7a9
 800e810:	0800e7a9 	.word	0x0800e7a9
 800e814:	0800e8e5 	.word	0x0800e8e5
 800e818:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e81c:	e7db      	b.n	800e7d6 <_scanf_float+0x8e>
 800e81e:	290e      	cmp	r1, #14
 800e820:	d8c2      	bhi.n	800e7a8 <_scanf_float+0x60>
 800e822:	a001      	add	r0, pc, #4	; (adr r0, 800e828 <_scanf_float+0xe0>)
 800e824:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e828:	0800e8d7 	.word	0x0800e8d7
 800e82c:	0800e7a9 	.word	0x0800e7a9
 800e830:	0800e8d7 	.word	0x0800e8d7
 800e834:	0800e96b 	.word	0x0800e96b
 800e838:	0800e7a9 	.word	0x0800e7a9
 800e83c:	0800e885 	.word	0x0800e885
 800e840:	0800e8c1 	.word	0x0800e8c1
 800e844:	0800e8c1 	.word	0x0800e8c1
 800e848:	0800e8c1 	.word	0x0800e8c1
 800e84c:	0800e8c1 	.word	0x0800e8c1
 800e850:	0800e8c1 	.word	0x0800e8c1
 800e854:	0800e8c1 	.word	0x0800e8c1
 800e858:	0800e8c1 	.word	0x0800e8c1
 800e85c:	0800e8c1 	.word	0x0800e8c1
 800e860:	0800e8c1 	.word	0x0800e8c1
 800e864:	2b6e      	cmp	r3, #110	; 0x6e
 800e866:	d809      	bhi.n	800e87c <_scanf_float+0x134>
 800e868:	2b60      	cmp	r3, #96	; 0x60
 800e86a:	d8b2      	bhi.n	800e7d2 <_scanf_float+0x8a>
 800e86c:	2b54      	cmp	r3, #84	; 0x54
 800e86e:	d077      	beq.n	800e960 <_scanf_float+0x218>
 800e870:	2b59      	cmp	r3, #89	; 0x59
 800e872:	d199      	bne.n	800e7a8 <_scanf_float+0x60>
 800e874:	2d07      	cmp	r5, #7
 800e876:	d197      	bne.n	800e7a8 <_scanf_float+0x60>
 800e878:	2508      	movs	r5, #8
 800e87a:	e029      	b.n	800e8d0 <_scanf_float+0x188>
 800e87c:	2b74      	cmp	r3, #116	; 0x74
 800e87e:	d06f      	beq.n	800e960 <_scanf_float+0x218>
 800e880:	2b79      	cmp	r3, #121	; 0x79
 800e882:	e7f6      	b.n	800e872 <_scanf_float+0x12a>
 800e884:	6821      	ldr	r1, [r4, #0]
 800e886:	05c8      	lsls	r0, r1, #23
 800e888:	d51a      	bpl.n	800e8c0 <_scanf_float+0x178>
 800e88a:	9b02      	ldr	r3, [sp, #8]
 800e88c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e890:	6021      	str	r1, [r4, #0]
 800e892:	f109 0901 	add.w	r9, r9, #1
 800e896:	b11b      	cbz	r3, 800e8a0 <_scanf_float+0x158>
 800e898:	3b01      	subs	r3, #1
 800e89a:	3201      	adds	r2, #1
 800e89c:	9302      	str	r3, [sp, #8]
 800e89e:	60a2      	str	r2, [r4, #8]
 800e8a0:	68a3      	ldr	r3, [r4, #8]
 800e8a2:	3b01      	subs	r3, #1
 800e8a4:	60a3      	str	r3, [r4, #8]
 800e8a6:	6923      	ldr	r3, [r4, #16]
 800e8a8:	3301      	adds	r3, #1
 800e8aa:	6123      	str	r3, [r4, #16]
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	607b      	str	r3, [r7, #4]
 800e8b4:	f340 8084 	ble.w	800e9c0 <_scanf_float+0x278>
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	603b      	str	r3, [r7, #0]
 800e8be:	e766      	b.n	800e78e <_scanf_float+0x46>
 800e8c0:	eb1a 0f05 	cmn.w	sl, r5
 800e8c4:	f47f af70 	bne.w	800e7a8 <_scanf_float+0x60>
 800e8c8:	6822      	ldr	r2, [r4, #0]
 800e8ca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e8ce:	6022      	str	r2, [r4, #0]
 800e8d0:	f806 3b01 	strb.w	r3, [r6], #1
 800e8d4:	e7e4      	b.n	800e8a0 <_scanf_float+0x158>
 800e8d6:	6822      	ldr	r2, [r4, #0]
 800e8d8:	0610      	lsls	r0, r2, #24
 800e8da:	f57f af65 	bpl.w	800e7a8 <_scanf_float+0x60>
 800e8de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e8e2:	e7f4      	b.n	800e8ce <_scanf_float+0x186>
 800e8e4:	f1ba 0f00 	cmp.w	sl, #0
 800e8e8:	d10e      	bne.n	800e908 <_scanf_float+0x1c0>
 800e8ea:	f1b9 0f00 	cmp.w	r9, #0
 800e8ee:	d10e      	bne.n	800e90e <_scanf_float+0x1c6>
 800e8f0:	6822      	ldr	r2, [r4, #0]
 800e8f2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e8f6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e8fa:	d108      	bne.n	800e90e <_scanf_float+0x1c6>
 800e8fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e900:	6022      	str	r2, [r4, #0]
 800e902:	f04f 0a01 	mov.w	sl, #1
 800e906:	e7e3      	b.n	800e8d0 <_scanf_float+0x188>
 800e908:	f1ba 0f02 	cmp.w	sl, #2
 800e90c:	d055      	beq.n	800e9ba <_scanf_float+0x272>
 800e90e:	2d01      	cmp	r5, #1
 800e910:	d002      	beq.n	800e918 <_scanf_float+0x1d0>
 800e912:	2d04      	cmp	r5, #4
 800e914:	f47f af48 	bne.w	800e7a8 <_scanf_float+0x60>
 800e918:	3501      	adds	r5, #1
 800e91a:	b2ed      	uxtb	r5, r5
 800e91c:	e7d8      	b.n	800e8d0 <_scanf_float+0x188>
 800e91e:	f1ba 0f01 	cmp.w	sl, #1
 800e922:	f47f af41 	bne.w	800e7a8 <_scanf_float+0x60>
 800e926:	f04f 0a02 	mov.w	sl, #2
 800e92a:	e7d1      	b.n	800e8d0 <_scanf_float+0x188>
 800e92c:	b97d      	cbnz	r5, 800e94e <_scanf_float+0x206>
 800e92e:	f1b9 0f00 	cmp.w	r9, #0
 800e932:	f47f af3c 	bne.w	800e7ae <_scanf_float+0x66>
 800e936:	6822      	ldr	r2, [r4, #0]
 800e938:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e93c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e940:	f47f af39 	bne.w	800e7b6 <_scanf_float+0x6e>
 800e944:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e948:	6022      	str	r2, [r4, #0]
 800e94a:	2501      	movs	r5, #1
 800e94c:	e7c0      	b.n	800e8d0 <_scanf_float+0x188>
 800e94e:	2d03      	cmp	r5, #3
 800e950:	d0e2      	beq.n	800e918 <_scanf_float+0x1d0>
 800e952:	2d05      	cmp	r5, #5
 800e954:	e7de      	b.n	800e914 <_scanf_float+0x1cc>
 800e956:	2d02      	cmp	r5, #2
 800e958:	f47f af26 	bne.w	800e7a8 <_scanf_float+0x60>
 800e95c:	2503      	movs	r5, #3
 800e95e:	e7b7      	b.n	800e8d0 <_scanf_float+0x188>
 800e960:	2d06      	cmp	r5, #6
 800e962:	f47f af21 	bne.w	800e7a8 <_scanf_float+0x60>
 800e966:	2507      	movs	r5, #7
 800e968:	e7b2      	b.n	800e8d0 <_scanf_float+0x188>
 800e96a:	6822      	ldr	r2, [r4, #0]
 800e96c:	0591      	lsls	r1, r2, #22
 800e96e:	f57f af1b 	bpl.w	800e7a8 <_scanf_float+0x60>
 800e972:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e976:	6022      	str	r2, [r4, #0]
 800e978:	f8cd 9004 	str.w	r9, [sp, #4]
 800e97c:	e7a8      	b.n	800e8d0 <_scanf_float+0x188>
 800e97e:	6822      	ldr	r2, [r4, #0]
 800e980:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e984:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e988:	d006      	beq.n	800e998 <_scanf_float+0x250>
 800e98a:	0550      	lsls	r0, r2, #21
 800e98c:	f57f af0c 	bpl.w	800e7a8 <_scanf_float+0x60>
 800e990:	f1b9 0f00 	cmp.w	r9, #0
 800e994:	f43f af0f 	beq.w	800e7b6 <_scanf_float+0x6e>
 800e998:	0591      	lsls	r1, r2, #22
 800e99a:	bf58      	it	pl
 800e99c:	9901      	ldrpl	r1, [sp, #4]
 800e99e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e9a2:	bf58      	it	pl
 800e9a4:	eba9 0101 	subpl.w	r1, r9, r1
 800e9a8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e9ac:	bf58      	it	pl
 800e9ae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e9b2:	6022      	str	r2, [r4, #0]
 800e9b4:	f04f 0900 	mov.w	r9, #0
 800e9b8:	e78a      	b.n	800e8d0 <_scanf_float+0x188>
 800e9ba:	f04f 0a03 	mov.w	sl, #3
 800e9be:	e787      	b.n	800e8d0 <_scanf_float+0x188>
 800e9c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e9c4:	4639      	mov	r1, r7
 800e9c6:	4640      	mov	r0, r8
 800e9c8:	4798      	blx	r3
 800e9ca:	2800      	cmp	r0, #0
 800e9cc:	f43f aedf 	beq.w	800e78e <_scanf_float+0x46>
 800e9d0:	e6ea      	b.n	800e7a8 <_scanf_float+0x60>
 800e9d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e9d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e9da:	463a      	mov	r2, r7
 800e9dc:	4640      	mov	r0, r8
 800e9de:	4798      	blx	r3
 800e9e0:	6923      	ldr	r3, [r4, #16]
 800e9e2:	3b01      	subs	r3, #1
 800e9e4:	6123      	str	r3, [r4, #16]
 800e9e6:	e6ec      	b.n	800e7c2 <_scanf_float+0x7a>
 800e9e8:	1e6b      	subs	r3, r5, #1
 800e9ea:	2b06      	cmp	r3, #6
 800e9ec:	d825      	bhi.n	800ea3a <_scanf_float+0x2f2>
 800e9ee:	2d02      	cmp	r5, #2
 800e9f0:	d836      	bhi.n	800ea60 <_scanf_float+0x318>
 800e9f2:	455e      	cmp	r6, fp
 800e9f4:	f67f aee8 	bls.w	800e7c8 <_scanf_float+0x80>
 800e9f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e9fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea00:	463a      	mov	r2, r7
 800ea02:	4640      	mov	r0, r8
 800ea04:	4798      	blx	r3
 800ea06:	6923      	ldr	r3, [r4, #16]
 800ea08:	3b01      	subs	r3, #1
 800ea0a:	6123      	str	r3, [r4, #16]
 800ea0c:	e7f1      	b.n	800e9f2 <_scanf_float+0x2aa>
 800ea0e:	9802      	ldr	r0, [sp, #8]
 800ea10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea14:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ea18:	9002      	str	r0, [sp, #8]
 800ea1a:	463a      	mov	r2, r7
 800ea1c:	4640      	mov	r0, r8
 800ea1e:	4798      	blx	r3
 800ea20:	6923      	ldr	r3, [r4, #16]
 800ea22:	3b01      	subs	r3, #1
 800ea24:	6123      	str	r3, [r4, #16]
 800ea26:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ea2a:	fa5f fa8a 	uxtb.w	sl, sl
 800ea2e:	f1ba 0f02 	cmp.w	sl, #2
 800ea32:	d1ec      	bne.n	800ea0e <_scanf_float+0x2c6>
 800ea34:	3d03      	subs	r5, #3
 800ea36:	b2ed      	uxtb	r5, r5
 800ea38:	1b76      	subs	r6, r6, r5
 800ea3a:	6823      	ldr	r3, [r4, #0]
 800ea3c:	05da      	lsls	r2, r3, #23
 800ea3e:	d52f      	bpl.n	800eaa0 <_scanf_float+0x358>
 800ea40:	055b      	lsls	r3, r3, #21
 800ea42:	d510      	bpl.n	800ea66 <_scanf_float+0x31e>
 800ea44:	455e      	cmp	r6, fp
 800ea46:	f67f aebf 	bls.w	800e7c8 <_scanf_float+0x80>
 800ea4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea52:	463a      	mov	r2, r7
 800ea54:	4640      	mov	r0, r8
 800ea56:	4798      	blx	r3
 800ea58:	6923      	ldr	r3, [r4, #16]
 800ea5a:	3b01      	subs	r3, #1
 800ea5c:	6123      	str	r3, [r4, #16]
 800ea5e:	e7f1      	b.n	800ea44 <_scanf_float+0x2fc>
 800ea60:	46aa      	mov	sl, r5
 800ea62:	9602      	str	r6, [sp, #8]
 800ea64:	e7df      	b.n	800ea26 <_scanf_float+0x2de>
 800ea66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ea6a:	6923      	ldr	r3, [r4, #16]
 800ea6c:	2965      	cmp	r1, #101	; 0x65
 800ea6e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ea72:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800ea76:	6123      	str	r3, [r4, #16]
 800ea78:	d00c      	beq.n	800ea94 <_scanf_float+0x34c>
 800ea7a:	2945      	cmp	r1, #69	; 0x45
 800ea7c:	d00a      	beq.n	800ea94 <_scanf_float+0x34c>
 800ea7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea82:	463a      	mov	r2, r7
 800ea84:	4640      	mov	r0, r8
 800ea86:	4798      	blx	r3
 800ea88:	6923      	ldr	r3, [r4, #16]
 800ea8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ea8e:	3b01      	subs	r3, #1
 800ea90:	1eb5      	subs	r5, r6, #2
 800ea92:	6123      	str	r3, [r4, #16]
 800ea94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea98:	463a      	mov	r2, r7
 800ea9a:	4640      	mov	r0, r8
 800ea9c:	4798      	blx	r3
 800ea9e:	462e      	mov	r6, r5
 800eaa0:	6825      	ldr	r5, [r4, #0]
 800eaa2:	f015 0510 	ands.w	r5, r5, #16
 800eaa6:	d155      	bne.n	800eb54 <_scanf_float+0x40c>
 800eaa8:	7035      	strb	r5, [r6, #0]
 800eaaa:	6823      	ldr	r3, [r4, #0]
 800eaac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800eab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eab4:	d11b      	bne.n	800eaee <_scanf_float+0x3a6>
 800eab6:	9b01      	ldr	r3, [sp, #4]
 800eab8:	454b      	cmp	r3, r9
 800eaba:	eba3 0209 	sub.w	r2, r3, r9
 800eabe:	d123      	bne.n	800eb08 <_scanf_float+0x3c0>
 800eac0:	2200      	movs	r2, #0
 800eac2:	4659      	mov	r1, fp
 800eac4:	4640      	mov	r0, r8
 800eac6:	f000 fe9f 	bl	800f808 <_strtod_r>
 800eaca:	6822      	ldr	r2, [r4, #0]
 800eacc:	9b03      	ldr	r3, [sp, #12]
 800eace:	f012 0f02 	tst.w	r2, #2
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	4606      	mov	r6, r0
 800ead6:	460f      	mov	r7, r1
 800ead8:	d021      	beq.n	800eb1e <_scanf_float+0x3d6>
 800eada:	1d1a      	adds	r2, r3, #4
 800eadc:	9903      	ldr	r1, [sp, #12]
 800eade:	600a      	str	r2, [r1, #0]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	e9c3 6700 	strd	r6, r7, [r3]
 800eae6:	68e3      	ldr	r3, [r4, #12]
 800eae8:	3301      	adds	r3, #1
 800eaea:	60e3      	str	r3, [r4, #12]
 800eaec:	e66d      	b.n	800e7ca <_scanf_float+0x82>
 800eaee:	9b04      	ldr	r3, [sp, #16]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d0e5      	beq.n	800eac0 <_scanf_float+0x378>
 800eaf4:	9905      	ldr	r1, [sp, #20]
 800eaf6:	230a      	movs	r3, #10
 800eaf8:	462a      	mov	r2, r5
 800eafa:	3101      	adds	r1, #1
 800eafc:	4640      	mov	r0, r8
 800eafe:	f000 ff05 	bl	800f90c <_strtol_r>
 800eb02:	9b04      	ldr	r3, [sp, #16]
 800eb04:	9e05      	ldr	r6, [sp, #20]
 800eb06:	1ac2      	subs	r2, r0, r3
 800eb08:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800eb0c:	429e      	cmp	r6, r3
 800eb0e:	bf28      	it	cs
 800eb10:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800eb14:	4910      	ldr	r1, [pc, #64]	; (800eb58 <_scanf_float+0x410>)
 800eb16:	4630      	mov	r0, r6
 800eb18:	f000 f826 	bl	800eb68 <siprintf>
 800eb1c:	e7d0      	b.n	800eac0 <_scanf_float+0x378>
 800eb1e:	f012 0f04 	tst.w	r2, #4
 800eb22:	f103 0204 	add.w	r2, r3, #4
 800eb26:	d1d9      	bne.n	800eadc <_scanf_float+0x394>
 800eb28:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800eb2c:	f8cc 2000 	str.w	r2, [ip]
 800eb30:	f8d3 8000 	ldr.w	r8, [r3]
 800eb34:	4602      	mov	r2, r0
 800eb36:	460b      	mov	r3, r1
 800eb38:	f7f1 ffd0 	bl	8000adc <__aeabi_dcmpun>
 800eb3c:	b128      	cbz	r0, 800eb4a <_scanf_float+0x402>
 800eb3e:	4807      	ldr	r0, [pc, #28]	; (800eb5c <_scanf_float+0x414>)
 800eb40:	f000 f80e 	bl	800eb60 <nanf>
 800eb44:	f8c8 0000 	str.w	r0, [r8]
 800eb48:	e7cd      	b.n	800eae6 <_scanf_float+0x39e>
 800eb4a:	4630      	mov	r0, r6
 800eb4c:	4639      	mov	r1, r7
 800eb4e:	f7f2 f823 	bl	8000b98 <__aeabi_d2f>
 800eb52:	e7f7      	b.n	800eb44 <_scanf_float+0x3fc>
 800eb54:	2500      	movs	r5, #0
 800eb56:	e638      	b.n	800e7ca <_scanf_float+0x82>
 800eb58:	08012e60 	.word	0x08012e60
 800eb5c:	08013290 	.word	0x08013290

0800eb60 <nanf>:
 800eb60:	4800      	ldr	r0, [pc, #0]	; (800eb64 <nanf+0x4>)
 800eb62:	4770      	bx	lr
 800eb64:	7fc00000 	.word	0x7fc00000

0800eb68 <siprintf>:
 800eb68:	b40e      	push	{r1, r2, r3}
 800eb6a:	b500      	push	{lr}
 800eb6c:	b09c      	sub	sp, #112	; 0x70
 800eb6e:	ab1d      	add	r3, sp, #116	; 0x74
 800eb70:	9002      	str	r0, [sp, #8]
 800eb72:	9006      	str	r0, [sp, #24]
 800eb74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eb78:	4809      	ldr	r0, [pc, #36]	; (800eba0 <siprintf+0x38>)
 800eb7a:	9107      	str	r1, [sp, #28]
 800eb7c:	9104      	str	r1, [sp, #16]
 800eb7e:	4909      	ldr	r1, [pc, #36]	; (800eba4 <siprintf+0x3c>)
 800eb80:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb84:	9105      	str	r1, [sp, #20]
 800eb86:	6800      	ldr	r0, [r0, #0]
 800eb88:	9301      	str	r3, [sp, #4]
 800eb8a:	a902      	add	r1, sp, #8
 800eb8c:	f002 ff00 	bl	8011990 <_svfiprintf_r>
 800eb90:	9b02      	ldr	r3, [sp, #8]
 800eb92:	2200      	movs	r2, #0
 800eb94:	701a      	strb	r2, [r3, #0]
 800eb96:	b01c      	add	sp, #112	; 0x70
 800eb98:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb9c:	b003      	add	sp, #12
 800eb9e:	4770      	bx	lr
 800eba0:	20000fc0 	.word	0x20000fc0
 800eba4:	ffff0208 	.word	0xffff0208

0800eba8 <strncmp>:
 800eba8:	b510      	push	{r4, lr}
 800ebaa:	4603      	mov	r3, r0
 800ebac:	b172      	cbz	r2, 800ebcc <strncmp+0x24>
 800ebae:	3901      	subs	r1, #1
 800ebb0:	1884      	adds	r4, r0, r2
 800ebb2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ebb6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ebba:	4290      	cmp	r0, r2
 800ebbc:	d101      	bne.n	800ebc2 <strncmp+0x1a>
 800ebbe:	42a3      	cmp	r3, r4
 800ebc0:	d101      	bne.n	800ebc6 <strncmp+0x1e>
 800ebc2:	1a80      	subs	r0, r0, r2
 800ebc4:	bd10      	pop	{r4, pc}
 800ebc6:	2800      	cmp	r0, #0
 800ebc8:	d1f3      	bne.n	800ebb2 <strncmp+0xa>
 800ebca:	e7fa      	b.n	800ebc2 <strncmp+0x1a>
 800ebcc:	4610      	mov	r0, r2
 800ebce:	e7f9      	b.n	800ebc4 <strncmp+0x1c>

0800ebd0 <strncpy>:
 800ebd0:	b510      	push	{r4, lr}
 800ebd2:	3901      	subs	r1, #1
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	b132      	cbz	r2, 800ebe6 <strncpy+0x16>
 800ebd8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ebdc:	f803 4b01 	strb.w	r4, [r3], #1
 800ebe0:	3a01      	subs	r2, #1
 800ebe2:	2c00      	cmp	r4, #0
 800ebe4:	d1f7      	bne.n	800ebd6 <strncpy+0x6>
 800ebe6:	441a      	add	r2, r3
 800ebe8:	2100      	movs	r1, #0
 800ebea:	4293      	cmp	r3, r2
 800ebec:	d100      	bne.n	800ebf0 <strncpy+0x20>
 800ebee:	bd10      	pop	{r4, pc}
 800ebf0:	f803 1b01 	strb.w	r1, [r3], #1
 800ebf4:	e7f9      	b.n	800ebea <strncpy+0x1a>

0800ebf6 <sulp>:
 800ebf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebfa:	460f      	mov	r7, r1
 800ebfc:	4690      	mov	r8, r2
 800ebfe:	f002 fc31 	bl	8011464 <__ulp>
 800ec02:	4604      	mov	r4, r0
 800ec04:	460d      	mov	r5, r1
 800ec06:	f1b8 0f00 	cmp.w	r8, #0
 800ec0a:	d011      	beq.n	800ec30 <sulp+0x3a>
 800ec0c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800ec10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	dd0b      	ble.n	800ec30 <sulp+0x3a>
 800ec18:	051b      	lsls	r3, r3, #20
 800ec1a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ec1e:	2400      	movs	r4, #0
 800ec20:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ec24:	4622      	mov	r2, r4
 800ec26:	462b      	mov	r3, r5
 800ec28:	f7f1 fcbe 	bl	80005a8 <__aeabi_dmul>
 800ec2c:	4604      	mov	r4, r0
 800ec2e:	460d      	mov	r5, r1
 800ec30:	4620      	mov	r0, r4
 800ec32:	4629      	mov	r1, r5
 800ec34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ec38 <_strtod_l>:
 800ec38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec3c:	b09f      	sub	sp, #124	; 0x7c
 800ec3e:	469b      	mov	fp, r3
 800ec40:	2300      	movs	r3, #0
 800ec42:	931a      	str	r3, [sp, #104]	; 0x68
 800ec44:	4b9e      	ldr	r3, [pc, #632]	; (800eec0 <_strtod_l+0x288>)
 800ec46:	9215      	str	r2, [sp, #84]	; 0x54
 800ec48:	681f      	ldr	r7, [r3, #0]
 800ec4a:	4682      	mov	sl, r0
 800ec4c:	4638      	mov	r0, r7
 800ec4e:	460e      	mov	r6, r1
 800ec50:	f7f1 fa96 	bl	8000180 <strlen>
 800ec54:	f04f 0800 	mov.w	r8, #0
 800ec58:	4604      	mov	r4, r0
 800ec5a:	f04f 0900 	mov.w	r9, #0
 800ec5e:	9619      	str	r6, [sp, #100]	; 0x64
 800ec60:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ec62:	781a      	ldrb	r2, [r3, #0]
 800ec64:	2a2b      	cmp	r2, #43	; 0x2b
 800ec66:	d04c      	beq.n	800ed02 <_strtod_l+0xca>
 800ec68:	d83a      	bhi.n	800ece0 <_strtod_l+0xa8>
 800ec6a:	2a0d      	cmp	r2, #13
 800ec6c:	d833      	bhi.n	800ecd6 <_strtod_l+0x9e>
 800ec6e:	2a08      	cmp	r2, #8
 800ec70:	d833      	bhi.n	800ecda <_strtod_l+0xa2>
 800ec72:	2a00      	cmp	r2, #0
 800ec74:	d03d      	beq.n	800ecf2 <_strtod_l+0xba>
 800ec76:	2300      	movs	r3, #0
 800ec78:	930a      	str	r3, [sp, #40]	; 0x28
 800ec7a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800ec7c:	782b      	ldrb	r3, [r5, #0]
 800ec7e:	2b30      	cmp	r3, #48	; 0x30
 800ec80:	f040 80aa 	bne.w	800edd8 <_strtod_l+0x1a0>
 800ec84:	786b      	ldrb	r3, [r5, #1]
 800ec86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ec8a:	2b58      	cmp	r3, #88	; 0x58
 800ec8c:	d166      	bne.n	800ed5c <_strtod_l+0x124>
 800ec8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec90:	9301      	str	r3, [sp, #4]
 800ec92:	ab1a      	add	r3, sp, #104	; 0x68
 800ec94:	9300      	str	r3, [sp, #0]
 800ec96:	4a8b      	ldr	r2, [pc, #556]	; (800eec4 <_strtod_l+0x28c>)
 800ec98:	f8cd b008 	str.w	fp, [sp, #8]
 800ec9c:	ab1b      	add	r3, sp, #108	; 0x6c
 800ec9e:	a919      	add	r1, sp, #100	; 0x64
 800eca0:	4650      	mov	r0, sl
 800eca2:	f001 fd57 	bl	8010754 <__gethex>
 800eca6:	f010 0607 	ands.w	r6, r0, #7
 800ecaa:	4604      	mov	r4, r0
 800ecac:	d005      	beq.n	800ecba <_strtod_l+0x82>
 800ecae:	2e06      	cmp	r6, #6
 800ecb0:	d129      	bne.n	800ed06 <_strtod_l+0xce>
 800ecb2:	3501      	adds	r5, #1
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	9519      	str	r5, [sp, #100]	; 0x64
 800ecb8:	930a      	str	r3, [sp, #40]	; 0x28
 800ecba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	f040 858a 	bne.w	800f7d6 <_strtod_l+0xb9e>
 800ecc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecc4:	b1d3      	cbz	r3, 800ecfc <_strtod_l+0xc4>
 800ecc6:	4642      	mov	r2, r8
 800ecc8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800eccc:	4610      	mov	r0, r2
 800ecce:	4619      	mov	r1, r3
 800ecd0:	b01f      	add	sp, #124	; 0x7c
 800ecd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecd6:	2a20      	cmp	r2, #32
 800ecd8:	d1cd      	bne.n	800ec76 <_strtod_l+0x3e>
 800ecda:	3301      	adds	r3, #1
 800ecdc:	9319      	str	r3, [sp, #100]	; 0x64
 800ecde:	e7bf      	b.n	800ec60 <_strtod_l+0x28>
 800ece0:	2a2d      	cmp	r2, #45	; 0x2d
 800ece2:	d1c8      	bne.n	800ec76 <_strtod_l+0x3e>
 800ece4:	2201      	movs	r2, #1
 800ece6:	920a      	str	r2, [sp, #40]	; 0x28
 800ece8:	1c5a      	adds	r2, r3, #1
 800ecea:	9219      	str	r2, [sp, #100]	; 0x64
 800ecec:	785b      	ldrb	r3, [r3, #1]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d1c3      	bne.n	800ec7a <_strtod_l+0x42>
 800ecf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ecf4:	9619      	str	r6, [sp, #100]	; 0x64
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	f040 856b 	bne.w	800f7d2 <_strtod_l+0xb9a>
 800ecfc:	4642      	mov	r2, r8
 800ecfe:	464b      	mov	r3, r9
 800ed00:	e7e4      	b.n	800eccc <_strtod_l+0x94>
 800ed02:	2200      	movs	r2, #0
 800ed04:	e7ef      	b.n	800ece6 <_strtod_l+0xae>
 800ed06:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ed08:	b13a      	cbz	r2, 800ed1a <_strtod_l+0xe2>
 800ed0a:	2135      	movs	r1, #53	; 0x35
 800ed0c:	a81c      	add	r0, sp, #112	; 0x70
 800ed0e:	f002 fcad 	bl	801166c <__copybits>
 800ed12:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ed14:	4650      	mov	r0, sl
 800ed16:	f002 f879 	bl	8010e0c <_Bfree>
 800ed1a:	3e01      	subs	r6, #1
 800ed1c:	2e04      	cmp	r6, #4
 800ed1e:	d806      	bhi.n	800ed2e <_strtod_l+0xf6>
 800ed20:	e8df f006 	tbb	[pc, r6]
 800ed24:	1714030a 	.word	0x1714030a
 800ed28:	0a          	.byte	0x0a
 800ed29:	00          	.byte	0x00
 800ed2a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800ed2e:	0721      	lsls	r1, r4, #28
 800ed30:	d5c3      	bpl.n	800ecba <_strtod_l+0x82>
 800ed32:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800ed36:	e7c0      	b.n	800ecba <_strtod_l+0x82>
 800ed38:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800ed3c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ed3e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ed42:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ed46:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ed4a:	e7f0      	b.n	800ed2e <_strtod_l+0xf6>
 800ed4c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800eec8 <_strtod_l+0x290>
 800ed50:	e7ed      	b.n	800ed2e <_strtod_l+0xf6>
 800ed52:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ed56:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800ed5a:	e7e8      	b.n	800ed2e <_strtod_l+0xf6>
 800ed5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ed5e:	1c5a      	adds	r2, r3, #1
 800ed60:	9219      	str	r2, [sp, #100]	; 0x64
 800ed62:	785b      	ldrb	r3, [r3, #1]
 800ed64:	2b30      	cmp	r3, #48	; 0x30
 800ed66:	d0f9      	beq.n	800ed5c <_strtod_l+0x124>
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d0a6      	beq.n	800ecba <_strtod_l+0x82>
 800ed6c:	2301      	movs	r3, #1
 800ed6e:	9307      	str	r3, [sp, #28]
 800ed70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ed72:	9308      	str	r3, [sp, #32]
 800ed74:	2300      	movs	r3, #0
 800ed76:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ed7a:	469b      	mov	fp, r3
 800ed7c:	220a      	movs	r2, #10
 800ed7e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800ed80:	7805      	ldrb	r5, [r0, #0]
 800ed82:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800ed86:	b2d9      	uxtb	r1, r3
 800ed88:	2909      	cmp	r1, #9
 800ed8a:	d927      	bls.n	800eddc <_strtod_l+0x1a4>
 800ed8c:	4622      	mov	r2, r4
 800ed8e:	4639      	mov	r1, r7
 800ed90:	f7ff ff0a 	bl	800eba8 <strncmp>
 800ed94:	2800      	cmp	r0, #0
 800ed96:	d033      	beq.n	800ee00 <_strtod_l+0x1c8>
 800ed98:	2000      	movs	r0, #0
 800ed9a:	462a      	mov	r2, r5
 800ed9c:	465c      	mov	r4, fp
 800ed9e:	9004      	str	r0, [sp, #16]
 800eda0:	4603      	mov	r3, r0
 800eda2:	2a65      	cmp	r2, #101	; 0x65
 800eda4:	d001      	beq.n	800edaa <_strtod_l+0x172>
 800eda6:	2a45      	cmp	r2, #69	; 0x45
 800eda8:	d114      	bne.n	800edd4 <_strtod_l+0x19c>
 800edaa:	b91c      	cbnz	r4, 800edb4 <_strtod_l+0x17c>
 800edac:	9a07      	ldr	r2, [sp, #28]
 800edae:	4302      	orrs	r2, r0
 800edb0:	d09f      	beq.n	800ecf2 <_strtod_l+0xba>
 800edb2:	2400      	movs	r4, #0
 800edb4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800edb6:	1c72      	adds	r2, r6, #1
 800edb8:	9219      	str	r2, [sp, #100]	; 0x64
 800edba:	7872      	ldrb	r2, [r6, #1]
 800edbc:	2a2b      	cmp	r2, #43	; 0x2b
 800edbe:	d079      	beq.n	800eeb4 <_strtod_l+0x27c>
 800edc0:	2a2d      	cmp	r2, #45	; 0x2d
 800edc2:	f000 8083 	beq.w	800eecc <_strtod_l+0x294>
 800edc6:	2700      	movs	r7, #0
 800edc8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800edcc:	2909      	cmp	r1, #9
 800edce:	f240 8083 	bls.w	800eed8 <_strtod_l+0x2a0>
 800edd2:	9619      	str	r6, [sp, #100]	; 0x64
 800edd4:	2500      	movs	r5, #0
 800edd6:	e09f      	b.n	800ef18 <_strtod_l+0x2e0>
 800edd8:	2300      	movs	r3, #0
 800edda:	e7c8      	b.n	800ed6e <_strtod_l+0x136>
 800eddc:	f1bb 0f08 	cmp.w	fp, #8
 800ede0:	bfd5      	itete	le
 800ede2:	9906      	ldrle	r1, [sp, #24]
 800ede4:	9905      	ldrgt	r1, [sp, #20]
 800ede6:	fb02 3301 	mlale	r3, r2, r1, r3
 800edea:	fb02 3301 	mlagt	r3, r2, r1, r3
 800edee:	f100 0001 	add.w	r0, r0, #1
 800edf2:	bfd4      	ite	le
 800edf4:	9306      	strle	r3, [sp, #24]
 800edf6:	9305      	strgt	r3, [sp, #20]
 800edf8:	f10b 0b01 	add.w	fp, fp, #1
 800edfc:	9019      	str	r0, [sp, #100]	; 0x64
 800edfe:	e7be      	b.n	800ed7e <_strtod_l+0x146>
 800ee00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee02:	191a      	adds	r2, r3, r4
 800ee04:	9219      	str	r2, [sp, #100]	; 0x64
 800ee06:	5d1a      	ldrb	r2, [r3, r4]
 800ee08:	f1bb 0f00 	cmp.w	fp, #0
 800ee0c:	d036      	beq.n	800ee7c <_strtod_l+0x244>
 800ee0e:	9004      	str	r0, [sp, #16]
 800ee10:	465c      	mov	r4, fp
 800ee12:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ee16:	2b09      	cmp	r3, #9
 800ee18:	d912      	bls.n	800ee40 <_strtod_l+0x208>
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	e7c1      	b.n	800eda2 <_strtod_l+0x16a>
 800ee1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee20:	1c5a      	adds	r2, r3, #1
 800ee22:	9219      	str	r2, [sp, #100]	; 0x64
 800ee24:	785a      	ldrb	r2, [r3, #1]
 800ee26:	3001      	adds	r0, #1
 800ee28:	2a30      	cmp	r2, #48	; 0x30
 800ee2a:	d0f8      	beq.n	800ee1e <_strtod_l+0x1e6>
 800ee2c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ee30:	2b08      	cmp	r3, #8
 800ee32:	f200 84d5 	bhi.w	800f7e0 <_strtod_l+0xba8>
 800ee36:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee38:	9004      	str	r0, [sp, #16]
 800ee3a:	2000      	movs	r0, #0
 800ee3c:	9308      	str	r3, [sp, #32]
 800ee3e:	4604      	mov	r4, r0
 800ee40:	3a30      	subs	r2, #48	; 0x30
 800ee42:	f100 0301 	add.w	r3, r0, #1
 800ee46:	d013      	beq.n	800ee70 <_strtod_l+0x238>
 800ee48:	9904      	ldr	r1, [sp, #16]
 800ee4a:	4419      	add	r1, r3
 800ee4c:	9104      	str	r1, [sp, #16]
 800ee4e:	4623      	mov	r3, r4
 800ee50:	1905      	adds	r5, r0, r4
 800ee52:	210a      	movs	r1, #10
 800ee54:	42ab      	cmp	r3, r5
 800ee56:	d113      	bne.n	800ee80 <_strtod_l+0x248>
 800ee58:	1823      	adds	r3, r4, r0
 800ee5a:	2b08      	cmp	r3, #8
 800ee5c:	f104 0401 	add.w	r4, r4, #1
 800ee60:	4404      	add	r4, r0
 800ee62:	dc1b      	bgt.n	800ee9c <_strtod_l+0x264>
 800ee64:	9906      	ldr	r1, [sp, #24]
 800ee66:	230a      	movs	r3, #10
 800ee68:	fb03 2301 	mla	r3, r3, r1, r2
 800ee6c:	9306      	str	r3, [sp, #24]
 800ee6e:	2300      	movs	r3, #0
 800ee70:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ee72:	1c51      	adds	r1, r2, #1
 800ee74:	9119      	str	r1, [sp, #100]	; 0x64
 800ee76:	7852      	ldrb	r2, [r2, #1]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	e7ca      	b.n	800ee12 <_strtod_l+0x1da>
 800ee7c:	4658      	mov	r0, fp
 800ee7e:	e7d3      	b.n	800ee28 <_strtod_l+0x1f0>
 800ee80:	2b08      	cmp	r3, #8
 800ee82:	dc04      	bgt.n	800ee8e <_strtod_l+0x256>
 800ee84:	9f06      	ldr	r7, [sp, #24]
 800ee86:	434f      	muls	r7, r1
 800ee88:	9706      	str	r7, [sp, #24]
 800ee8a:	3301      	adds	r3, #1
 800ee8c:	e7e2      	b.n	800ee54 <_strtod_l+0x21c>
 800ee8e:	1c5f      	adds	r7, r3, #1
 800ee90:	2f10      	cmp	r7, #16
 800ee92:	bfde      	ittt	le
 800ee94:	9f05      	ldrle	r7, [sp, #20]
 800ee96:	434f      	mulle	r7, r1
 800ee98:	9705      	strle	r7, [sp, #20]
 800ee9a:	e7f6      	b.n	800ee8a <_strtod_l+0x252>
 800ee9c:	2c10      	cmp	r4, #16
 800ee9e:	bfdf      	itttt	le
 800eea0:	9905      	ldrle	r1, [sp, #20]
 800eea2:	230a      	movle	r3, #10
 800eea4:	fb03 2301 	mlale	r3, r3, r1, r2
 800eea8:	9305      	strle	r3, [sp, #20]
 800eeaa:	e7e0      	b.n	800ee6e <_strtod_l+0x236>
 800eeac:	2300      	movs	r3, #0
 800eeae:	9304      	str	r3, [sp, #16]
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	e77b      	b.n	800edac <_strtod_l+0x174>
 800eeb4:	2700      	movs	r7, #0
 800eeb6:	1cb2      	adds	r2, r6, #2
 800eeb8:	9219      	str	r2, [sp, #100]	; 0x64
 800eeba:	78b2      	ldrb	r2, [r6, #2]
 800eebc:	e784      	b.n	800edc8 <_strtod_l+0x190>
 800eebe:	bf00      	nop
 800eec0:	080130d4 	.word	0x080130d4
 800eec4:	08012e68 	.word	0x08012e68
 800eec8:	7ff00000 	.word	0x7ff00000
 800eecc:	2701      	movs	r7, #1
 800eece:	e7f2      	b.n	800eeb6 <_strtod_l+0x27e>
 800eed0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800eed2:	1c51      	adds	r1, r2, #1
 800eed4:	9119      	str	r1, [sp, #100]	; 0x64
 800eed6:	7852      	ldrb	r2, [r2, #1]
 800eed8:	2a30      	cmp	r2, #48	; 0x30
 800eeda:	d0f9      	beq.n	800eed0 <_strtod_l+0x298>
 800eedc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800eee0:	2908      	cmp	r1, #8
 800eee2:	f63f af77 	bhi.w	800edd4 <_strtod_l+0x19c>
 800eee6:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800eeea:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800eeec:	9209      	str	r2, [sp, #36]	; 0x24
 800eeee:	f04f 0e0a 	mov.w	lr, #10
 800eef2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800eef4:	1c51      	adds	r1, r2, #1
 800eef6:	9119      	str	r1, [sp, #100]	; 0x64
 800eef8:	7852      	ldrb	r2, [r2, #1]
 800eefa:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800eefe:	2d09      	cmp	r5, #9
 800ef00:	d935      	bls.n	800ef6e <_strtod_l+0x336>
 800ef02:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ef04:	1b49      	subs	r1, r1, r5
 800ef06:	2908      	cmp	r1, #8
 800ef08:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800ef0c:	dc02      	bgt.n	800ef14 <_strtod_l+0x2dc>
 800ef0e:	4565      	cmp	r5, ip
 800ef10:	bfa8      	it	ge
 800ef12:	4665      	movge	r5, ip
 800ef14:	b107      	cbz	r7, 800ef18 <_strtod_l+0x2e0>
 800ef16:	426d      	negs	r5, r5
 800ef18:	2c00      	cmp	r4, #0
 800ef1a:	d14c      	bne.n	800efb6 <_strtod_l+0x37e>
 800ef1c:	9907      	ldr	r1, [sp, #28]
 800ef1e:	4301      	orrs	r1, r0
 800ef20:	f47f aecb 	bne.w	800ecba <_strtod_l+0x82>
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	f47f aee4 	bne.w	800ecf2 <_strtod_l+0xba>
 800ef2a:	2a69      	cmp	r2, #105	; 0x69
 800ef2c:	d026      	beq.n	800ef7c <_strtod_l+0x344>
 800ef2e:	dc23      	bgt.n	800ef78 <_strtod_l+0x340>
 800ef30:	2a49      	cmp	r2, #73	; 0x49
 800ef32:	d023      	beq.n	800ef7c <_strtod_l+0x344>
 800ef34:	2a4e      	cmp	r2, #78	; 0x4e
 800ef36:	f47f aedc 	bne.w	800ecf2 <_strtod_l+0xba>
 800ef3a:	499d      	ldr	r1, [pc, #628]	; (800f1b0 <_strtod_l+0x578>)
 800ef3c:	a819      	add	r0, sp, #100	; 0x64
 800ef3e:	f001 fe57 	bl	8010bf0 <__match>
 800ef42:	2800      	cmp	r0, #0
 800ef44:	f43f aed5 	beq.w	800ecf2 <_strtod_l+0xba>
 800ef48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	2b28      	cmp	r3, #40	; 0x28
 800ef4e:	d12c      	bne.n	800efaa <_strtod_l+0x372>
 800ef50:	4998      	ldr	r1, [pc, #608]	; (800f1b4 <_strtod_l+0x57c>)
 800ef52:	aa1c      	add	r2, sp, #112	; 0x70
 800ef54:	a819      	add	r0, sp, #100	; 0x64
 800ef56:	f001 fe5f 	bl	8010c18 <__hexnan>
 800ef5a:	2805      	cmp	r0, #5
 800ef5c:	d125      	bne.n	800efaa <_strtod_l+0x372>
 800ef5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef60:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800ef64:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ef68:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ef6c:	e6a5      	b.n	800ecba <_strtod_l+0x82>
 800ef6e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800ef72:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800ef76:	e7bc      	b.n	800eef2 <_strtod_l+0x2ba>
 800ef78:	2a6e      	cmp	r2, #110	; 0x6e
 800ef7a:	e7dc      	b.n	800ef36 <_strtod_l+0x2fe>
 800ef7c:	498e      	ldr	r1, [pc, #568]	; (800f1b8 <_strtod_l+0x580>)
 800ef7e:	a819      	add	r0, sp, #100	; 0x64
 800ef80:	f001 fe36 	bl	8010bf0 <__match>
 800ef84:	2800      	cmp	r0, #0
 800ef86:	f43f aeb4 	beq.w	800ecf2 <_strtod_l+0xba>
 800ef8a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ef8c:	498b      	ldr	r1, [pc, #556]	; (800f1bc <_strtod_l+0x584>)
 800ef8e:	3b01      	subs	r3, #1
 800ef90:	a819      	add	r0, sp, #100	; 0x64
 800ef92:	9319      	str	r3, [sp, #100]	; 0x64
 800ef94:	f001 fe2c 	bl	8010bf0 <__match>
 800ef98:	b910      	cbnz	r0, 800efa0 <_strtod_l+0x368>
 800ef9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ef9c:	3301      	adds	r3, #1
 800ef9e:	9319      	str	r3, [sp, #100]	; 0x64
 800efa0:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800f1c0 <_strtod_l+0x588>
 800efa4:	f04f 0800 	mov.w	r8, #0
 800efa8:	e687      	b.n	800ecba <_strtod_l+0x82>
 800efaa:	4886      	ldr	r0, [pc, #536]	; (800f1c4 <_strtod_l+0x58c>)
 800efac:	f002 fdf0 	bl	8011b90 <nan>
 800efb0:	4680      	mov	r8, r0
 800efb2:	4689      	mov	r9, r1
 800efb4:	e681      	b.n	800ecba <_strtod_l+0x82>
 800efb6:	9b04      	ldr	r3, [sp, #16]
 800efb8:	9806      	ldr	r0, [sp, #24]
 800efba:	1aeb      	subs	r3, r5, r3
 800efbc:	f1bb 0f00 	cmp.w	fp, #0
 800efc0:	bf08      	it	eq
 800efc2:	46a3      	moveq	fp, r4
 800efc4:	2c10      	cmp	r4, #16
 800efc6:	9307      	str	r3, [sp, #28]
 800efc8:	4626      	mov	r6, r4
 800efca:	bfa8      	it	ge
 800efcc:	2610      	movge	r6, #16
 800efce:	f7f1 fa71 	bl	80004b4 <__aeabi_ui2d>
 800efd2:	2c09      	cmp	r4, #9
 800efd4:	4680      	mov	r8, r0
 800efd6:	4689      	mov	r9, r1
 800efd8:	dd13      	ble.n	800f002 <_strtod_l+0x3ca>
 800efda:	4b7b      	ldr	r3, [pc, #492]	; (800f1c8 <_strtod_l+0x590>)
 800efdc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800efe0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800efe4:	f7f1 fae0 	bl	80005a8 <__aeabi_dmul>
 800efe8:	4680      	mov	r8, r0
 800efea:	9805      	ldr	r0, [sp, #20]
 800efec:	4689      	mov	r9, r1
 800efee:	f7f1 fa61 	bl	80004b4 <__aeabi_ui2d>
 800eff2:	4602      	mov	r2, r0
 800eff4:	460b      	mov	r3, r1
 800eff6:	4640      	mov	r0, r8
 800eff8:	4649      	mov	r1, r9
 800effa:	f7f1 f91f 	bl	800023c <__adddf3>
 800effe:	4680      	mov	r8, r0
 800f000:	4689      	mov	r9, r1
 800f002:	2c0f      	cmp	r4, #15
 800f004:	dc36      	bgt.n	800f074 <_strtod_l+0x43c>
 800f006:	9b07      	ldr	r3, [sp, #28]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	f43f ae56 	beq.w	800ecba <_strtod_l+0x82>
 800f00e:	dd22      	ble.n	800f056 <_strtod_l+0x41e>
 800f010:	2b16      	cmp	r3, #22
 800f012:	dc09      	bgt.n	800f028 <_strtod_l+0x3f0>
 800f014:	496c      	ldr	r1, [pc, #432]	; (800f1c8 <_strtod_l+0x590>)
 800f016:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f01a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f01e:	4642      	mov	r2, r8
 800f020:	464b      	mov	r3, r9
 800f022:	f7f1 fac1 	bl	80005a8 <__aeabi_dmul>
 800f026:	e7c3      	b.n	800efb0 <_strtod_l+0x378>
 800f028:	9a07      	ldr	r2, [sp, #28]
 800f02a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800f02e:	4293      	cmp	r3, r2
 800f030:	db20      	blt.n	800f074 <_strtod_l+0x43c>
 800f032:	4d65      	ldr	r5, [pc, #404]	; (800f1c8 <_strtod_l+0x590>)
 800f034:	f1c4 040f 	rsb	r4, r4, #15
 800f038:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800f03c:	4642      	mov	r2, r8
 800f03e:	464b      	mov	r3, r9
 800f040:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f044:	f7f1 fab0 	bl	80005a8 <__aeabi_dmul>
 800f048:	9b07      	ldr	r3, [sp, #28]
 800f04a:	1b1c      	subs	r4, r3, r4
 800f04c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800f050:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f054:	e7e5      	b.n	800f022 <_strtod_l+0x3ea>
 800f056:	9b07      	ldr	r3, [sp, #28]
 800f058:	3316      	adds	r3, #22
 800f05a:	db0b      	blt.n	800f074 <_strtod_l+0x43c>
 800f05c:	9b04      	ldr	r3, [sp, #16]
 800f05e:	1b5d      	subs	r5, r3, r5
 800f060:	4b59      	ldr	r3, [pc, #356]	; (800f1c8 <_strtod_l+0x590>)
 800f062:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f066:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f06a:	4640      	mov	r0, r8
 800f06c:	4649      	mov	r1, r9
 800f06e:	f7f1 fbc5 	bl	80007fc <__aeabi_ddiv>
 800f072:	e79d      	b.n	800efb0 <_strtod_l+0x378>
 800f074:	9b07      	ldr	r3, [sp, #28]
 800f076:	1ba6      	subs	r6, r4, r6
 800f078:	441e      	add	r6, r3
 800f07a:	2e00      	cmp	r6, #0
 800f07c:	dd74      	ble.n	800f168 <_strtod_l+0x530>
 800f07e:	f016 030f 	ands.w	r3, r6, #15
 800f082:	d00a      	beq.n	800f09a <_strtod_l+0x462>
 800f084:	4950      	ldr	r1, [pc, #320]	; (800f1c8 <_strtod_l+0x590>)
 800f086:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f08a:	4642      	mov	r2, r8
 800f08c:	464b      	mov	r3, r9
 800f08e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f092:	f7f1 fa89 	bl	80005a8 <__aeabi_dmul>
 800f096:	4680      	mov	r8, r0
 800f098:	4689      	mov	r9, r1
 800f09a:	f036 060f 	bics.w	r6, r6, #15
 800f09e:	d052      	beq.n	800f146 <_strtod_l+0x50e>
 800f0a0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800f0a4:	dd27      	ble.n	800f0f6 <_strtod_l+0x4be>
 800f0a6:	f04f 0b00 	mov.w	fp, #0
 800f0aa:	f8cd b010 	str.w	fp, [sp, #16]
 800f0ae:	f8cd b020 	str.w	fp, [sp, #32]
 800f0b2:	f8cd b018 	str.w	fp, [sp, #24]
 800f0b6:	2322      	movs	r3, #34	; 0x22
 800f0b8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800f1c0 <_strtod_l+0x588>
 800f0bc:	f8ca 3000 	str.w	r3, [sl]
 800f0c0:	f04f 0800 	mov.w	r8, #0
 800f0c4:	9b08      	ldr	r3, [sp, #32]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	f43f adf7 	beq.w	800ecba <_strtod_l+0x82>
 800f0cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f0ce:	4650      	mov	r0, sl
 800f0d0:	f001 fe9c 	bl	8010e0c <_Bfree>
 800f0d4:	9906      	ldr	r1, [sp, #24]
 800f0d6:	4650      	mov	r0, sl
 800f0d8:	f001 fe98 	bl	8010e0c <_Bfree>
 800f0dc:	9904      	ldr	r1, [sp, #16]
 800f0de:	4650      	mov	r0, sl
 800f0e0:	f001 fe94 	bl	8010e0c <_Bfree>
 800f0e4:	9908      	ldr	r1, [sp, #32]
 800f0e6:	4650      	mov	r0, sl
 800f0e8:	f001 fe90 	bl	8010e0c <_Bfree>
 800f0ec:	4659      	mov	r1, fp
 800f0ee:	4650      	mov	r0, sl
 800f0f0:	f001 fe8c 	bl	8010e0c <_Bfree>
 800f0f4:	e5e1      	b.n	800ecba <_strtod_l+0x82>
 800f0f6:	4b35      	ldr	r3, [pc, #212]	; (800f1cc <_strtod_l+0x594>)
 800f0f8:	9305      	str	r3, [sp, #20]
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	1136      	asrs	r6, r6, #4
 800f0fe:	4640      	mov	r0, r8
 800f100:	4649      	mov	r1, r9
 800f102:	461f      	mov	r7, r3
 800f104:	2e01      	cmp	r6, #1
 800f106:	dc21      	bgt.n	800f14c <_strtod_l+0x514>
 800f108:	b10b      	cbz	r3, 800f10e <_strtod_l+0x4d6>
 800f10a:	4680      	mov	r8, r0
 800f10c:	4689      	mov	r9, r1
 800f10e:	4b2f      	ldr	r3, [pc, #188]	; (800f1cc <_strtod_l+0x594>)
 800f110:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800f114:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f118:	4642      	mov	r2, r8
 800f11a:	464b      	mov	r3, r9
 800f11c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f120:	f7f1 fa42 	bl	80005a8 <__aeabi_dmul>
 800f124:	4b26      	ldr	r3, [pc, #152]	; (800f1c0 <_strtod_l+0x588>)
 800f126:	460a      	mov	r2, r1
 800f128:	400b      	ands	r3, r1
 800f12a:	4929      	ldr	r1, [pc, #164]	; (800f1d0 <_strtod_l+0x598>)
 800f12c:	428b      	cmp	r3, r1
 800f12e:	4680      	mov	r8, r0
 800f130:	d8b9      	bhi.n	800f0a6 <_strtod_l+0x46e>
 800f132:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f136:	428b      	cmp	r3, r1
 800f138:	bf86      	itte	hi
 800f13a:	f8df 9098 	ldrhi.w	r9, [pc, #152]	; 800f1d4 <_strtod_l+0x59c>
 800f13e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800f142:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800f146:	2300      	movs	r3, #0
 800f148:	9305      	str	r3, [sp, #20]
 800f14a:	e07f      	b.n	800f24c <_strtod_l+0x614>
 800f14c:	07f2      	lsls	r2, r6, #31
 800f14e:	d505      	bpl.n	800f15c <_strtod_l+0x524>
 800f150:	9b05      	ldr	r3, [sp, #20]
 800f152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f156:	f7f1 fa27 	bl	80005a8 <__aeabi_dmul>
 800f15a:	2301      	movs	r3, #1
 800f15c:	9a05      	ldr	r2, [sp, #20]
 800f15e:	3208      	adds	r2, #8
 800f160:	3701      	adds	r7, #1
 800f162:	1076      	asrs	r6, r6, #1
 800f164:	9205      	str	r2, [sp, #20]
 800f166:	e7cd      	b.n	800f104 <_strtod_l+0x4cc>
 800f168:	d0ed      	beq.n	800f146 <_strtod_l+0x50e>
 800f16a:	4276      	negs	r6, r6
 800f16c:	f016 020f 	ands.w	r2, r6, #15
 800f170:	d00a      	beq.n	800f188 <_strtod_l+0x550>
 800f172:	4b15      	ldr	r3, [pc, #84]	; (800f1c8 <_strtod_l+0x590>)
 800f174:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f178:	4640      	mov	r0, r8
 800f17a:	4649      	mov	r1, r9
 800f17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f180:	f7f1 fb3c 	bl	80007fc <__aeabi_ddiv>
 800f184:	4680      	mov	r8, r0
 800f186:	4689      	mov	r9, r1
 800f188:	1136      	asrs	r6, r6, #4
 800f18a:	d0dc      	beq.n	800f146 <_strtod_l+0x50e>
 800f18c:	2e1f      	cmp	r6, #31
 800f18e:	dd23      	ble.n	800f1d8 <_strtod_l+0x5a0>
 800f190:	f04f 0b00 	mov.w	fp, #0
 800f194:	f8cd b010 	str.w	fp, [sp, #16]
 800f198:	f8cd b020 	str.w	fp, [sp, #32]
 800f19c:	f8cd b018 	str.w	fp, [sp, #24]
 800f1a0:	2322      	movs	r3, #34	; 0x22
 800f1a2:	f04f 0800 	mov.w	r8, #0
 800f1a6:	f04f 0900 	mov.w	r9, #0
 800f1aa:	f8ca 3000 	str.w	r3, [sl]
 800f1ae:	e789      	b.n	800f0c4 <_strtod_l+0x48c>
 800f1b0:	08012e39 	.word	0x08012e39
 800f1b4:	08012e7c 	.word	0x08012e7c
 800f1b8:	08012e31 	.word	0x08012e31
 800f1bc:	08012fe1 	.word	0x08012fe1
 800f1c0:	7ff00000 	.word	0x7ff00000
 800f1c4:	08013290 	.word	0x08013290
 800f1c8:	08013170 	.word	0x08013170
 800f1cc:	08013148 	.word	0x08013148
 800f1d0:	7ca00000 	.word	0x7ca00000
 800f1d4:	7fefffff 	.word	0x7fefffff
 800f1d8:	f016 0310 	ands.w	r3, r6, #16
 800f1dc:	bf18      	it	ne
 800f1de:	236a      	movne	r3, #106	; 0x6a
 800f1e0:	4fb1      	ldr	r7, [pc, #708]	; (800f4a8 <_strtod_l+0x870>)
 800f1e2:	9305      	str	r3, [sp, #20]
 800f1e4:	4640      	mov	r0, r8
 800f1e6:	4649      	mov	r1, r9
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	07f2      	lsls	r2, r6, #31
 800f1ec:	d504      	bpl.n	800f1f8 <_strtod_l+0x5c0>
 800f1ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f1f2:	f7f1 f9d9 	bl	80005a8 <__aeabi_dmul>
 800f1f6:	2301      	movs	r3, #1
 800f1f8:	1076      	asrs	r6, r6, #1
 800f1fa:	f107 0708 	add.w	r7, r7, #8
 800f1fe:	d1f4      	bne.n	800f1ea <_strtod_l+0x5b2>
 800f200:	b10b      	cbz	r3, 800f206 <_strtod_l+0x5ce>
 800f202:	4680      	mov	r8, r0
 800f204:	4689      	mov	r9, r1
 800f206:	9b05      	ldr	r3, [sp, #20]
 800f208:	b1c3      	cbz	r3, 800f23c <_strtod_l+0x604>
 800f20a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800f20e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f212:	2b00      	cmp	r3, #0
 800f214:	4649      	mov	r1, r9
 800f216:	dd11      	ble.n	800f23c <_strtod_l+0x604>
 800f218:	2b1f      	cmp	r3, #31
 800f21a:	f340 8124 	ble.w	800f466 <_strtod_l+0x82e>
 800f21e:	2b34      	cmp	r3, #52	; 0x34
 800f220:	bfde      	ittt	le
 800f222:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800f226:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800f22a:	fa03 f202 	lslle.w	r2, r3, r2
 800f22e:	f04f 0800 	mov.w	r8, #0
 800f232:	bfcc      	ite	gt
 800f234:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800f238:	ea02 0901 	andle.w	r9, r2, r1
 800f23c:	2200      	movs	r2, #0
 800f23e:	2300      	movs	r3, #0
 800f240:	4640      	mov	r0, r8
 800f242:	4649      	mov	r1, r9
 800f244:	f7f1 fc18 	bl	8000a78 <__aeabi_dcmpeq>
 800f248:	2800      	cmp	r0, #0
 800f24a:	d1a1      	bne.n	800f190 <_strtod_l+0x558>
 800f24c:	9b06      	ldr	r3, [sp, #24]
 800f24e:	9300      	str	r3, [sp, #0]
 800f250:	9908      	ldr	r1, [sp, #32]
 800f252:	4623      	mov	r3, r4
 800f254:	465a      	mov	r2, fp
 800f256:	4650      	mov	r0, sl
 800f258:	f001 fe40 	bl	8010edc <__s2b>
 800f25c:	9008      	str	r0, [sp, #32]
 800f25e:	2800      	cmp	r0, #0
 800f260:	f43f af21 	beq.w	800f0a6 <_strtod_l+0x46e>
 800f264:	9b04      	ldr	r3, [sp, #16]
 800f266:	1b5d      	subs	r5, r3, r5
 800f268:	9b07      	ldr	r3, [sp, #28]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	bfb4      	ite	lt
 800f26e:	462b      	movlt	r3, r5
 800f270:	2300      	movge	r3, #0
 800f272:	930e      	str	r3, [sp, #56]	; 0x38
 800f274:	9b07      	ldr	r3, [sp, #28]
 800f276:	f04f 0b00 	mov.w	fp, #0
 800f27a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f27e:	9314      	str	r3, [sp, #80]	; 0x50
 800f280:	f8cd b010 	str.w	fp, [sp, #16]
 800f284:	9b08      	ldr	r3, [sp, #32]
 800f286:	4650      	mov	r0, sl
 800f288:	6859      	ldr	r1, [r3, #4]
 800f28a:	f001 fd7f 	bl	8010d8c <_Balloc>
 800f28e:	9006      	str	r0, [sp, #24]
 800f290:	2800      	cmp	r0, #0
 800f292:	f43f af10 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f296:	9b08      	ldr	r3, [sp, #32]
 800f298:	691a      	ldr	r2, [r3, #16]
 800f29a:	3202      	adds	r2, #2
 800f29c:	f103 010c 	add.w	r1, r3, #12
 800f2a0:	0092      	lsls	r2, r2, #2
 800f2a2:	300c      	adds	r0, #12
 800f2a4:	f7fe fdde 	bl	800de64 <memcpy>
 800f2a8:	ab1c      	add	r3, sp, #112	; 0x70
 800f2aa:	9301      	str	r3, [sp, #4]
 800f2ac:	ab1b      	add	r3, sp, #108	; 0x6c
 800f2ae:	9300      	str	r3, [sp, #0]
 800f2b0:	4642      	mov	r2, r8
 800f2b2:	464b      	mov	r3, r9
 800f2b4:	4650      	mov	r0, sl
 800f2b6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800f2ba:	f002 f94d 	bl	8011558 <__d2b>
 800f2be:	901a      	str	r0, [sp, #104]	; 0x68
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	f43f aef8 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f2c6:	2101      	movs	r1, #1
 800f2c8:	4650      	mov	r0, sl
 800f2ca:	f001 fe9f 	bl	801100c <__i2b>
 800f2ce:	9004      	str	r0, [sp, #16]
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	2800      	cmp	r0, #0
 800f2d4:	f43f aeef 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f2d8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800f2da:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f2dc:	2d00      	cmp	r5, #0
 800f2de:	bfab      	itete	ge
 800f2e0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f2e2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800f2e4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800f2e6:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800f2e8:	bfac      	ite	ge
 800f2ea:	18ee      	addge	r6, r5, r3
 800f2ec:	1b5c      	sublt	r4, r3, r5
 800f2ee:	9b05      	ldr	r3, [sp, #20]
 800f2f0:	1aed      	subs	r5, r5, r3
 800f2f2:	4415      	add	r5, r2
 800f2f4:	4b6d      	ldr	r3, [pc, #436]	; (800f4ac <_strtod_l+0x874>)
 800f2f6:	3d01      	subs	r5, #1
 800f2f8:	429d      	cmp	r5, r3
 800f2fa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f2fe:	f280 80c4 	bge.w	800f48a <_strtod_l+0x852>
 800f302:	1b5b      	subs	r3, r3, r5
 800f304:	2b1f      	cmp	r3, #31
 800f306:	eba2 0203 	sub.w	r2, r2, r3
 800f30a:	f04f 0701 	mov.w	r7, #1
 800f30e:	f300 80b1 	bgt.w	800f474 <_strtod_l+0x83c>
 800f312:	fa07 f303 	lsl.w	r3, r7, r3
 800f316:	930f      	str	r3, [sp, #60]	; 0x3c
 800f318:	2500      	movs	r5, #0
 800f31a:	18b7      	adds	r7, r6, r2
 800f31c:	9b05      	ldr	r3, [sp, #20]
 800f31e:	42be      	cmp	r6, r7
 800f320:	4414      	add	r4, r2
 800f322:	441c      	add	r4, r3
 800f324:	4633      	mov	r3, r6
 800f326:	bfa8      	it	ge
 800f328:	463b      	movge	r3, r7
 800f32a:	42a3      	cmp	r3, r4
 800f32c:	bfa8      	it	ge
 800f32e:	4623      	movge	r3, r4
 800f330:	2b00      	cmp	r3, #0
 800f332:	bfc2      	ittt	gt
 800f334:	1aff      	subgt	r7, r7, r3
 800f336:	1ae4      	subgt	r4, r4, r3
 800f338:	1af6      	subgt	r6, r6, r3
 800f33a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	dd17      	ble.n	800f370 <_strtod_l+0x738>
 800f340:	9904      	ldr	r1, [sp, #16]
 800f342:	461a      	mov	r2, r3
 800f344:	4650      	mov	r0, sl
 800f346:	f001 ff1f 	bl	8011188 <__pow5mult>
 800f34a:	9004      	str	r0, [sp, #16]
 800f34c:	2800      	cmp	r0, #0
 800f34e:	f43f aeb2 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f352:	4601      	mov	r1, r0
 800f354:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f356:	4650      	mov	r0, sl
 800f358:	f001 fe6e 	bl	8011038 <__multiply>
 800f35c:	9009      	str	r0, [sp, #36]	; 0x24
 800f35e:	2800      	cmp	r0, #0
 800f360:	f43f aea9 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f364:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f366:	4650      	mov	r0, sl
 800f368:	f001 fd50 	bl	8010e0c <_Bfree>
 800f36c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f36e:	931a      	str	r3, [sp, #104]	; 0x68
 800f370:	2f00      	cmp	r7, #0
 800f372:	f300 808e 	bgt.w	800f492 <_strtod_l+0x85a>
 800f376:	9b07      	ldr	r3, [sp, #28]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	dd08      	ble.n	800f38e <_strtod_l+0x756>
 800f37c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f37e:	9906      	ldr	r1, [sp, #24]
 800f380:	4650      	mov	r0, sl
 800f382:	f001 ff01 	bl	8011188 <__pow5mult>
 800f386:	9006      	str	r0, [sp, #24]
 800f388:	2800      	cmp	r0, #0
 800f38a:	f43f ae94 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f38e:	2c00      	cmp	r4, #0
 800f390:	dd08      	ble.n	800f3a4 <_strtod_l+0x76c>
 800f392:	9906      	ldr	r1, [sp, #24]
 800f394:	4622      	mov	r2, r4
 800f396:	4650      	mov	r0, sl
 800f398:	f001 ff50 	bl	801123c <__lshift>
 800f39c:	9006      	str	r0, [sp, #24]
 800f39e:	2800      	cmp	r0, #0
 800f3a0:	f43f ae89 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f3a4:	2e00      	cmp	r6, #0
 800f3a6:	dd08      	ble.n	800f3ba <_strtod_l+0x782>
 800f3a8:	9904      	ldr	r1, [sp, #16]
 800f3aa:	4632      	mov	r2, r6
 800f3ac:	4650      	mov	r0, sl
 800f3ae:	f001 ff45 	bl	801123c <__lshift>
 800f3b2:	9004      	str	r0, [sp, #16]
 800f3b4:	2800      	cmp	r0, #0
 800f3b6:	f43f ae7e 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f3ba:	9a06      	ldr	r2, [sp, #24]
 800f3bc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f3be:	4650      	mov	r0, sl
 800f3c0:	f001 ffc8 	bl	8011354 <__mdiff>
 800f3c4:	4683      	mov	fp, r0
 800f3c6:	2800      	cmp	r0, #0
 800f3c8:	f43f ae75 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f3cc:	2400      	movs	r4, #0
 800f3ce:	68c3      	ldr	r3, [r0, #12]
 800f3d0:	9904      	ldr	r1, [sp, #16]
 800f3d2:	60c4      	str	r4, [r0, #12]
 800f3d4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f3d6:	f001 ffa1 	bl	801131c <__mcmp>
 800f3da:	42a0      	cmp	r0, r4
 800f3dc:	da6c      	bge.n	800f4b8 <_strtod_l+0x880>
 800f3de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3e0:	ea53 0308 	orrs.w	r3, r3, r8
 800f3e4:	f040 8092 	bne.w	800f50c <_strtod_l+0x8d4>
 800f3e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	f040 808d 	bne.w	800f50c <_strtod_l+0x8d4>
 800f3f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f3f6:	0d1b      	lsrs	r3, r3, #20
 800f3f8:	051b      	lsls	r3, r3, #20
 800f3fa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f3fe:	f240 8085 	bls.w	800f50c <_strtod_l+0x8d4>
 800f402:	f8db 3014 	ldr.w	r3, [fp, #20]
 800f406:	b91b      	cbnz	r3, 800f410 <_strtod_l+0x7d8>
 800f408:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f40c:	2b01      	cmp	r3, #1
 800f40e:	dd7d      	ble.n	800f50c <_strtod_l+0x8d4>
 800f410:	4659      	mov	r1, fp
 800f412:	2201      	movs	r2, #1
 800f414:	4650      	mov	r0, sl
 800f416:	f001 ff11 	bl	801123c <__lshift>
 800f41a:	9904      	ldr	r1, [sp, #16]
 800f41c:	4683      	mov	fp, r0
 800f41e:	f001 ff7d 	bl	801131c <__mcmp>
 800f422:	2800      	cmp	r0, #0
 800f424:	dd72      	ble.n	800f50c <_strtod_l+0x8d4>
 800f426:	9905      	ldr	r1, [sp, #20]
 800f428:	4a21      	ldr	r2, [pc, #132]	; (800f4b0 <_strtod_l+0x878>)
 800f42a:	464b      	mov	r3, r9
 800f42c:	2900      	cmp	r1, #0
 800f42e:	f000 808d 	beq.w	800f54c <_strtod_l+0x914>
 800f432:	ea02 0109 	and.w	r1, r2, r9
 800f436:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f43a:	f300 8087 	bgt.w	800f54c <_strtod_l+0x914>
 800f43e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f442:	f77f aead 	ble.w	800f1a0 <_strtod_l+0x568>
 800f446:	4b1b      	ldr	r3, [pc, #108]	; (800f4b4 <_strtod_l+0x87c>)
 800f448:	4640      	mov	r0, r8
 800f44a:	4649      	mov	r1, r9
 800f44c:	2200      	movs	r2, #0
 800f44e:	f7f1 f8ab 	bl	80005a8 <__aeabi_dmul>
 800f452:	460b      	mov	r3, r1
 800f454:	4303      	orrs	r3, r0
 800f456:	bf08      	it	eq
 800f458:	2322      	moveq	r3, #34	; 0x22
 800f45a:	4680      	mov	r8, r0
 800f45c:	4689      	mov	r9, r1
 800f45e:	bf08      	it	eq
 800f460:	f8ca 3000 	streq.w	r3, [sl]
 800f464:	e632      	b.n	800f0cc <_strtod_l+0x494>
 800f466:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f46a:	fa02 f303 	lsl.w	r3, r2, r3
 800f46e:	ea03 0808 	and.w	r8, r3, r8
 800f472:	e6e3      	b.n	800f23c <_strtod_l+0x604>
 800f474:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800f478:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800f47c:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800f480:	35e2      	adds	r5, #226	; 0xe2
 800f482:	fa07 f505 	lsl.w	r5, r7, r5
 800f486:	970f      	str	r7, [sp, #60]	; 0x3c
 800f488:	e747      	b.n	800f31a <_strtod_l+0x6e2>
 800f48a:	2301      	movs	r3, #1
 800f48c:	2500      	movs	r5, #0
 800f48e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f490:	e743      	b.n	800f31a <_strtod_l+0x6e2>
 800f492:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f494:	463a      	mov	r2, r7
 800f496:	4650      	mov	r0, sl
 800f498:	f001 fed0 	bl	801123c <__lshift>
 800f49c:	901a      	str	r0, [sp, #104]	; 0x68
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	f47f af69 	bne.w	800f376 <_strtod_l+0x73e>
 800f4a4:	e607      	b.n	800f0b6 <_strtod_l+0x47e>
 800f4a6:	bf00      	nop
 800f4a8:	08012e90 	.word	0x08012e90
 800f4ac:	fffffc02 	.word	0xfffffc02
 800f4b0:	7ff00000 	.word	0x7ff00000
 800f4b4:	39500000 	.word	0x39500000
 800f4b8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f4bc:	d165      	bne.n	800f58a <_strtod_l+0x952>
 800f4be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f4c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f4c4:	b35a      	cbz	r2, 800f51e <_strtod_l+0x8e6>
 800f4c6:	4a9a      	ldr	r2, [pc, #616]	; (800f730 <_strtod_l+0xaf8>)
 800f4c8:	4293      	cmp	r3, r2
 800f4ca:	d12b      	bne.n	800f524 <_strtod_l+0x8ec>
 800f4cc:	9b05      	ldr	r3, [sp, #20]
 800f4ce:	4641      	mov	r1, r8
 800f4d0:	b303      	cbz	r3, 800f514 <_strtod_l+0x8dc>
 800f4d2:	4b98      	ldr	r3, [pc, #608]	; (800f734 <_strtod_l+0xafc>)
 800f4d4:	464a      	mov	r2, r9
 800f4d6:	4013      	ands	r3, r2
 800f4d8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f4dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f4e0:	d81b      	bhi.n	800f51a <_strtod_l+0x8e2>
 800f4e2:	0d1b      	lsrs	r3, r3, #20
 800f4e4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800f4ec:	4299      	cmp	r1, r3
 800f4ee:	d119      	bne.n	800f524 <_strtod_l+0x8ec>
 800f4f0:	4b91      	ldr	r3, [pc, #580]	; (800f738 <_strtod_l+0xb00>)
 800f4f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4f4:	429a      	cmp	r2, r3
 800f4f6:	d102      	bne.n	800f4fe <_strtod_l+0x8c6>
 800f4f8:	3101      	adds	r1, #1
 800f4fa:	f43f addc 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f4fe:	4b8d      	ldr	r3, [pc, #564]	; (800f734 <_strtod_l+0xafc>)
 800f500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f502:	401a      	ands	r2, r3
 800f504:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800f508:	f04f 0800 	mov.w	r8, #0
 800f50c:	9b05      	ldr	r3, [sp, #20]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d199      	bne.n	800f446 <_strtod_l+0x80e>
 800f512:	e5db      	b.n	800f0cc <_strtod_l+0x494>
 800f514:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f518:	e7e8      	b.n	800f4ec <_strtod_l+0x8b4>
 800f51a:	4613      	mov	r3, r2
 800f51c:	e7e6      	b.n	800f4ec <_strtod_l+0x8b4>
 800f51e:	ea53 0308 	orrs.w	r3, r3, r8
 800f522:	d080      	beq.n	800f426 <_strtod_l+0x7ee>
 800f524:	b1e5      	cbz	r5, 800f560 <_strtod_l+0x928>
 800f526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f528:	421d      	tst	r5, r3
 800f52a:	d0ef      	beq.n	800f50c <_strtod_l+0x8d4>
 800f52c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f52e:	9a05      	ldr	r2, [sp, #20]
 800f530:	4640      	mov	r0, r8
 800f532:	4649      	mov	r1, r9
 800f534:	b1c3      	cbz	r3, 800f568 <_strtod_l+0x930>
 800f536:	f7ff fb5e 	bl	800ebf6 <sulp>
 800f53a:	4602      	mov	r2, r0
 800f53c:	460b      	mov	r3, r1
 800f53e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f542:	f7f0 fe7b 	bl	800023c <__adddf3>
 800f546:	4680      	mov	r8, r0
 800f548:	4689      	mov	r9, r1
 800f54a:	e7df      	b.n	800f50c <_strtod_l+0x8d4>
 800f54c:	4013      	ands	r3, r2
 800f54e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f552:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800f556:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800f55a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800f55e:	e7d5      	b.n	800f50c <_strtod_l+0x8d4>
 800f560:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f562:	ea13 0f08 	tst.w	r3, r8
 800f566:	e7e0      	b.n	800f52a <_strtod_l+0x8f2>
 800f568:	f7ff fb45 	bl	800ebf6 <sulp>
 800f56c:	4602      	mov	r2, r0
 800f56e:	460b      	mov	r3, r1
 800f570:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f574:	f7f0 fe60 	bl	8000238 <__aeabi_dsub>
 800f578:	2200      	movs	r2, #0
 800f57a:	2300      	movs	r3, #0
 800f57c:	4680      	mov	r8, r0
 800f57e:	4689      	mov	r9, r1
 800f580:	f7f1 fa7a 	bl	8000a78 <__aeabi_dcmpeq>
 800f584:	2800      	cmp	r0, #0
 800f586:	d0c1      	beq.n	800f50c <_strtod_l+0x8d4>
 800f588:	e60a      	b.n	800f1a0 <_strtod_l+0x568>
 800f58a:	9904      	ldr	r1, [sp, #16]
 800f58c:	4658      	mov	r0, fp
 800f58e:	f002 f83f 	bl	8011610 <__ratio>
 800f592:	2200      	movs	r2, #0
 800f594:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f598:	4606      	mov	r6, r0
 800f59a:	460f      	mov	r7, r1
 800f59c:	f7f1 fa80 	bl	8000aa0 <__aeabi_dcmple>
 800f5a0:	2800      	cmp	r0, #0
 800f5a2:	d070      	beq.n	800f686 <_strtod_l+0xa4e>
 800f5a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d042      	beq.n	800f630 <_strtod_l+0x9f8>
 800f5aa:	4f64      	ldr	r7, [pc, #400]	; (800f73c <_strtod_l+0xb04>)
 800f5ac:	2600      	movs	r6, #0
 800f5ae:	4d63      	ldr	r5, [pc, #396]	; (800f73c <_strtod_l+0xb04>)
 800f5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f5b6:	0d1b      	lsrs	r3, r3, #20
 800f5b8:	051b      	lsls	r3, r3, #20
 800f5ba:	930f      	str	r3, [sp, #60]	; 0x3c
 800f5bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f5be:	4b60      	ldr	r3, [pc, #384]	; (800f740 <_strtod_l+0xb08>)
 800f5c0:	429a      	cmp	r2, r3
 800f5c2:	f040 80c5 	bne.w	800f750 <_strtod_l+0xb18>
 800f5c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5c8:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800f5cc:	4640      	mov	r0, r8
 800f5ce:	4649      	mov	r1, r9
 800f5d0:	f001 ff48 	bl	8011464 <__ulp>
 800f5d4:	4602      	mov	r2, r0
 800f5d6:	460b      	mov	r3, r1
 800f5d8:	4630      	mov	r0, r6
 800f5da:	4639      	mov	r1, r7
 800f5dc:	f7f0 ffe4 	bl	80005a8 <__aeabi_dmul>
 800f5e0:	4642      	mov	r2, r8
 800f5e2:	464b      	mov	r3, r9
 800f5e4:	f7f0 fe2a 	bl	800023c <__adddf3>
 800f5e8:	460b      	mov	r3, r1
 800f5ea:	4952      	ldr	r1, [pc, #328]	; (800f734 <_strtod_l+0xafc>)
 800f5ec:	4a55      	ldr	r2, [pc, #340]	; (800f744 <_strtod_l+0xb0c>)
 800f5ee:	4019      	ands	r1, r3
 800f5f0:	4291      	cmp	r1, r2
 800f5f2:	4680      	mov	r8, r0
 800f5f4:	d95d      	bls.n	800f6b2 <_strtod_l+0xa7a>
 800f5f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f5f8:	4b4f      	ldr	r3, [pc, #316]	; (800f738 <_strtod_l+0xb00>)
 800f5fa:	429a      	cmp	r2, r3
 800f5fc:	d103      	bne.n	800f606 <_strtod_l+0x9ce>
 800f5fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f600:	3301      	adds	r3, #1
 800f602:	f43f ad58 	beq.w	800f0b6 <_strtod_l+0x47e>
 800f606:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800f738 <_strtod_l+0xb00>
 800f60a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800f60e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f610:	4650      	mov	r0, sl
 800f612:	f001 fbfb 	bl	8010e0c <_Bfree>
 800f616:	9906      	ldr	r1, [sp, #24]
 800f618:	4650      	mov	r0, sl
 800f61a:	f001 fbf7 	bl	8010e0c <_Bfree>
 800f61e:	9904      	ldr	r1, [sp, #16]
 800f620:	4650      	mov	r0, sl
 800f622:	f001 fbf3 	bl	8010e0c <_Bfree>
 800f626:	4659      	mov	r1, fp
 800f628:	4650      	mov	r0, sl
 800f62a:	f001 fbef 	bl	8010e0c <_Bfree>
 800f62e:	e629      	b.n	800f284 <_strtod_l+0x64c>
 800f630:	f1b8 0f00 	cmp.w	r8, #0
 800f634:	d119      	bne.n	800f66a <_strtod_l+0xa32>
 800f636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f638:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f63c:	b9e3      	cbnz	r3, 800f678 <_strtod_l+0xa40>
 800f63e:	4b3f      	ldr	r3, [pc, #252]	; (800f73c <_strtod_l+0xb04>)
 800f640:	2200      	movs	r2, #0
 800f642:	4630      	mov	r0, r6
 800f644:	4639      	mov	r1, r7
 800f646:	f7f1 fa21 	bl	8000a8c <__aeabi_dcmplt>
 800f64a:	b9c8      	cbnz	r0, 800f680 <_strtod_l+0xa48>
 800f64c:	4b3e      	ldr	r3, [pc, #248]	; (800f748 <_strtod_l+0xb10>)
 800f64e:	2200      	movs	r2, #0
 800f650:	4630      	mov	r0, r6
 800f652:	4639      	mov	r1, r7
 800f654:	f7f0 ffa8 	bl	80005a8 <__aeabi_dmul>
 800f658:	4604      	mov	r4, r0
 800f65a:	460d      	mov	r5, r1
 800f65c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f660:	9416      	str	r4, [sp, #88]	; 0x58
 800f662:	9317      	str	r3, [sp, #92]	; 0x5c
 800f664:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800f668:	e7a2      	b.n	800f5b0 <_strtod_l+0x978>
 800f66a:	f1b8 0f01 	cmp.w	r8, #1
 800f66e:	d103      	bne.n	800f678 <_strtod_l+0xa40>
 800f670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f672:	2b00      	cmp	r3, #0
 800f674:	f43f ad94 	beq.w	800f1a0 <_strtod_l+0x568>
 800f678:	4f34      	ldr	r7, [pc, #208]	; (800f74c <_strtod_l+0xb14>)
 800f67a:	2600      	movs	r6, #0
 800f67c:	2400      	movs	r4, #0
 800f67e:	e796      	b.n	800f5ae <_strtod_l+0x976>
 800f680:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f682:	4d31      	ldr	r5, [pc, #196]	; (800f748 <_strtod_l+0xb10>)
 800f684:	e7ea      	b.n	800f65c <_strtod_l+0xa24>
 800f686:	4b30      	ldr	r3, [pc, #192]	; (800f748 <_strtod_l+0xb10>)
 800f688:	2200      	movs	r2, #0
 800f68a:	4630      	mov	r0, r6
 800f68c:	4639      	mov	r1, r7
 800f68e:	f7f0 ff8b 	bl	80005a8 <__aeabi_dmul>
 800f692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f694:	4604      	mov	r4, r0
 800f696:	460d      	mov	r5, r1
 800f698:	b933      	cbnz	r3, 800f6a8 <_strtod_l+0xa70>
 800f69a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f69e:	9010      	str	r0, [sp, #64]	; 0x40
 800f6a0:	9311      	str	r3, [sp, #68]	; 0x44
 800f6a2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800f6a6:	e783      	b.n	800f5b0 <_strtod_l+0x978>
 800f6a8:	4602      	mov	r2, r0
 800f6aa:	460b      	mov	r3, r1
 800f6ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800f6b0:	e7f7      	b.n	800f6a2 <_strtod_l+0xa6a>
 800f6b2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800f6b6:	9b05      	ldr	r3, [sp, #20]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d1a8      	bne.n	800f60e <_strtod_l+0x9d6>
 800f6bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f6c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f6c2:	0d1b      	lsrs	r3, r3, #20
 800f6c4:	051b      	lsls	r3, r3, #20
 800f6c6:	429a      	cmp	r2, r3
 800f6c8:	d1a1      	bne.n	800f60e <_strtod_l+0x9d6>
 800f6ca:	4620      	mov	r0, r4
 800f6cc:	4629      	mov	r1, r5
 800f6ce:	f7f1 facb 	bl	8000c68 <__aeabi_d2lz>
 800f6d2:	f7f0 ff3b 	bl	800054c <__aeabi_l2d>
 800f6d6:	4602      	mov	r2, r0
 800f6d8:	460b      	mov	r3, r1
 800f6da:	4620      	mov	r0, r4
 800f6dc:	4629      	mov	r1, r5
 800f6de:	f7f0 fdab 	bl	8000238 <__aeabi_dsub>
 800f6e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f6e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f6e8:	ea43 0308 	orr.w	r3, r3, r8
 800f6ec:	4313      	orrs	r3, r2
 800f6ee:	4604      	mov	r4, r0
 800f6f0:	460d      	mov	r5, r1
 800f6f2:	d068      	beq.n	800f7c6 <_strtod_l+0xb8e>
 800f6f4:	a30a      	add	r3, pc, #40	; (adr r3, 800f720 <_strtod_l+0xae8>)
 800f6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fa:	f7f1 f9c7 	bl	8000a8c <__aeabi_dcmplt>
 800f6fe:	2800      	cmp	r0, #0
 800f700:	f47f ace4 	bne.w	800f0cc <_strtod_l+0x494>
 800f704:	a308      	add	r3, pc, #32	; (adr r3, 800f728 <_strtod_l+0xaf0>)
 800f706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f70a:	4620      	mov	r0, r4
 800f70c:	4629      	mov	r1, r5
 800f70e:	f7f1 f9db 	bl	8000ac8 <__aeabi_dcmpgt>
 800f712:	2800      	cmp	r0, #0
 800f714:	f43f af7b 	beq.w	800f60e <_strtod_l+0x9d6>
 800f718:	e4d8      	b.n	800f0cc <_strtod_l+0x494>
 800f71a:	bf00      	nop
 800f71c:	f3af 8000 	nop.w
 800f720:	94a03595 	.word	0x94a03595
 800f724:	3fdfffff 	.word	0x3fdfffff
 800f728:	35afe535 	.word	0x35afe535
 800f72c:	3fe00000 	.word	0x3fe00000
 800f730:	000fffff 	.word	0x000fffff
 800f734:	7ff00000 	.word	0x7ff00000
 800f738:	7fefffff 	.word	0x7fefffff
 800f73c:	3ff00000 	.word	0x3ff00000
 800f740:	7fe00000 	.word	0x7fe00000
 800f744:	7c9fffff 	.word	0x7c9fffff
 800f748:	3fe00000 	.word	0x3fe00000
 800f74c:	bff00000 	.word	0xbff00000
 800f750:	9b05      	ldr	r3, [sp, #20]
 800f752:	b313      	cbz	r3, 800f79a <_strtod_l+0xb62>
 800f754:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f756:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f75a:	d81e      	bhi.n	800f79a <_strtod_l+0xb62>
 800f75c:	a326      	add	r3, pc, #152	; (adr r3, 800f7f8 <_strtod_l+0xbc0>)
 800f75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f762:	4620      	mov	r0, r4
 800f764:	4629      	mov	r1, r5
 800f766:	f7f1 f99b 	bl	8000aa0 <__aeabi_dcmple>
 800f76a:	b190      	cbz	r0, 800f792 <_strtod_l+0xb5a>
 800f76c:	4629      	mov	r1, r5
 800f76e:	4620      	mov	r0, r4
 800f770:	f7f1 f9f2 	bl	8000b58 <__aeabi_d2uiz>
 800f774:	2801      	cmp	r0, #1
 800f776:	bf38      	it	cc
 800f778:	2001      	movcc	r0, #1
 800f77a:	f7f0 fe9b 	bl	80004b4 <__aeabi_ui2d>
 800f77e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f780:	4604      	mov	r4, r0
 800f782:	460d      	mov	r5, r1
 800f784:	b9d3      	cbnz	r3, 800f7bc <_strtod_l+0xb84>
 800f786:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f78a:	9012      	str	r0, [sp, #72]	; 0x48
 800f78c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f78e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800f792:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f794:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800f798:	1a9f      	subs	r7, r3, r2
 800f79a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f79e:	f001 fe61 	bl	8011464 <__ulp>
 800f7a2:	4602      	mov	r2, r0
 800f7a4:	460b      	mov	r3, r1
 800f7a6:	4630      	mov	r0, r6
 800f7a8:	4639      	mov	r1, r7
 800f7aa:	f7f0 fefd 	bl	80005a8 <__aeabi_dmul>
 800f7ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f7b2:	f7f0 fd43 	bl	800023c <__adddf3>
 800f7b6:	4680      	mov	r8, r0
 800f7b8:	4689      	mov	r9, r1
 800f7ba:	e77c      	b.n	800f6b6 <_strtod_l+0xa7e>
 800f7bc:	4602      	mov	r2, r0
 800f7be:	460b      	mov	r3, r1
 800f7c0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800f7c4:	e7e3      	b.n	800f78e <_strtod_l+0xb56>
 800f7c6:	a30e      	add	r3, pc, #56	; (adr r3, 800f800 <_strtod_l+0xbc8>)
 800f7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7cc:	f7f1 f95e 	bl	8000a8c <__aeabi_dcmplt>
 800f7d0:	e79f      	b.n	800f712 <_strtod_l+0xada>
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	930a      	str	r3, [sp, #40]	; 0x28
 800f7d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f7d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f7da:	6013      	str	r3, [r2, #0]
 800f7dc:	f7ff ba71 	b.w	800ecc2 <_strtod_l+0x8a>
 800f7e0:	2a65      	cmp	r2, #101	; 0x65
 800f7e2:	f43f ab63 	beq.w	800eeac <_strtod_l+0x274>
 800f7e6:	2a45      	cmp	r2, #69	; 0x45
 800f7e8:	f43f ab60 	beq.w	800eeac <_strtod_l+0x274>
 800f7ec:	2301      	movs	r3, #1
 800f7ee:	f7ff bb95 	b.w	800ef1c <_strtod_l+0x2e4>
 800f7f2:	bf00      	nop
 800f7f4:	f3af 8000 	nop.w
 800f7f8:	ffc00000 	.word	0xffc00000
 800f7fc:	41dfffff 	.word	0x41dfffff
 800f800:	94a03595 	.word	0x94a03595
 800f804:	3fcfffff 	.word	0x3fcfffff

0800f808 <_strtod_r>:
 800f808:	4b01      	ldr	r3, [pc, #4]	; (800f810 <_strtod_r+0x8>)
 800f80a:	f7ff ba15 	b.w	800ec38 <_strtod_l>
 800f80e:	bf00      	nop
 800f810:	20001028 	.word	0x20001028

0800f814 <_strtol_l.constprop.0>:
 800f814:	2b01      	cmp	r3, #1
 800f816:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f81a:	4680      	mov	r8, r0
 800f81c:	d001      	beq.n	800f822 <_strtol_l.constprop.0+0xe>
 800f81e:	2b24      	cmp	r3, #36	; 0x24
 800f820:	d906      	bls.n	800f830 <_strtol_l.constprop.0+0x1c>
 800f822:	f7fe fadb 	bl	800dddc <__errno>
 800f826:	2316      	movs	r3, #22
 800f828:	6003      	str	r3, [r0, #0]
 800f82a:	2000      	movs	r0, #0
 800f82c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f830:	4f35      	ldr	r7, [pc, #212]	; (800f908 <_strtol_l.constprop.0+0xf4>)
 800f832:	460d      	mov	r5, r1
 800f834:	4628      	mov	r0, r5
 800f836:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f83a:	5de6      	ldrb	r6, [r4, r7]
 800f83c:	f016 0608 	ands.w	r6, r6, #8
 800f840:	d1f8      	bne.n	800f834 <_strtol_l.constprop.0+0x20>
 800f842:	2c2d      	cmp	r4, #45	; 0x2d
 800f844:	d12f      	bne.n	800f8a6 <_strtol_l.constprop.0+0x92>
 800f846:	782c      	ldrb	r4, [r5, #0]
 800f848:	2601      	movs	r6, #1
 800f84a:	1c85      	adds	r5, r0, #2
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d057      	beq.n	800f900 <_strtol_l.constprop.0+0xec>
 800f850:	2b10      	cmp	r3, #16
 800f852:	d109      	bne.n	800f868 <_strtol_l.constprop.0+0x54>
 800f854:	2c30      	cmp	r4, #48	; 0x30
 800f856:	d107      	bne.n	800f868 <_strtol_l.constprop.0+0x54>
 800f858:	7828      	ldrb	r0, [r5, #0]
 800f85a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800f85e:	2858      	cmp	r0, #88	; 0x58
 800f860:	d149      	bne.n	800f8f6 <_strtol_l.constprop.0+0xe2>
 800f862:	786c      	ldrb	r4, [r5, #1]
 800f864:	2310      	movs	r3, #16
 800f866:	3502      	adds	r5, #2
 800f868:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800f86c:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 800f870:	2700      	movs	r7, #0
 800f872:	fbbe f9f3 	udiv	r9, lr, r3
 800f876:	4638      	mov	r0, r7
 800f878:	fb03 ea19 	mls	sl, r3, r9, lr
 800f87c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800f880:	f1bc 0f09 	cmp.w	ip, #9
 800f884:	d814      	bhi.n	800f8b0 <_strtol_l.constprop.0+0x9c>
 800f886:	4664      	mov	r4, ip
 800f888:	42a3      	cmp	r3, r4
 800f88a:	dd22      	ble.n	800f8d2 <_strtol_l.constprop.0+0xbe>
 800f88c:	2f00      	cmp	r7, #0
 800f88e:	db1d      	blt.n	800f8cc <_strtol_l.constprop.0+0xb8>
 800f890:	4581      	cmp	r9, r0
 800f892:	d31b      	bcc.n	800f8cc <_strtol_l.constprop.0+0xb8>
 800f894:	d101      	bne.n	800f89a <_strtol_l.constprop.0+0x86>
 800f896:	45a2      	cmp	sl, r4
 800f898:	db18      	blt.n	800f8cc <_strtol_l.constprop.0+0xb8>
 800f89a:	fb00 4003 	mla	r0, r0, r3, r4
 800f89e:	2701      	movs	r7, #1
 800f8a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f8a4:	e7ea      	b.n	800f87c <_strtol_l.constprop.0+0x68>
 800f8a6:	2c2b      	cmp	r4, #43	; 0x2b
 800f8a8:	bf04      	itt	eq
 800f8aa:	782c      	ldrbeq	r4, [r5, #0]
 800f8ac:	1c85      	addeq	r5, r0, #2
 800f8ae:	e7cd      	b.n	800f84c <_strtol_l.constprop.0+0x38>
 800f8b0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800f8b4:	f1bc 0f19 	cmp.w	ip, #25
 800f8b8:	d801      	bhi.n	800f8be <_strtol_l.constprop.0+0xaa>
 800f8ba:	3c37      	subs	r4, #55	; 0x37
 800f8bc:	e7e4      	b.n	800f888 <_strtol_l.constprop.0+0x74>
 800f8be:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800f8c2:	f1bc 0f19 	cmp.w	ip, #25
 800f8c6:	d804      	bhi.n	800f8d2 <_strtol_l.constprop.0+0xbe>
 800f8c8:	3c57      	subs	r4, #87	; 0x57
 800f8ca:	e7dd      	b.n	800f888 <_strtol_l.constprop.0+0x74>
 800f8cc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f8d0:	e7e6      	b.n	800f8a0 <_strtol_l.constprop.0+0x8c>
 800f8d2:	2f00      	cmp	r7, #0
 800f8d4:	da07      	bge.n	800f8e6 <_strtol_l.constprop.0+0xd2>
 800f8d6:	2322      	movs	r3, #34	; 0x22
 800f8d8:	f8c8 3000 	str.w	r3, [r8]
 800f8dc:	4670      	mov	r0, lr
 800f8de:	2a00      	cmp	r2, #0
 800f8e0:	d0a4      	beq.n	800f82c <_strtol_l.constprop.0+0x18>
 800f8e2:	1e69      	subs	r1, r5, #1
 800f8e4:	e005      	b.n	800f8f2 <_strtol_l.constprop.0+0xde>
 800f8e6:	b106      	cbz	r6, 800f8ea <_strtol_l.constprop.0+0xd6>
 800f8e8:	4240      	negs	r0, r0
 800f8ea:	2a00      	cmp	r2, #0
 800f8ec:	d09e      	beq.n	800f82c <_strtol_l.constprop.0+0x18>
 800f8ee:	2f00      	cmp	r7, #0
 800f8f0:	d1f7      	bne.n	800f8e2 <_strtol_l.constprop.0+0xce>
 800f8f2:	6011      	str	r1, [r2, #0]
 800f8f4:	e79a      	b.n	800f82c <_strtol_l.constprop.0+0x18>
 800f8f6:	2430      	movs	r4, #48	; 0x30
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d1b5      	bne.n	800f868 <_strtol_l.constprop.0+0x54>
 800f8fc:	2308      	movs	r3, #8
 800f8fe:	e7b3      	b.n	800f868 <_strtol_l.constprop.0+0x54>
 800f900:	2c30      	cmp	r4, #48	; 0x30
 800f902:	d0a9      	beq.n	800f858 <_strtol_l.constprop.0+0x44>
 800f904:	230a      	movs	r3, #10
 800f906:	e7af      	b.n	800f868 <_strtol_l.constprop.0+0x54>
 800f908:	08012ede 	.word	0x08012ede

0800f90c <_strtol_r>:
 800f90c:	f7ff bf82 	b.w	800f814 <_strtol_l.constprop.0>

0800f910 <__utoa>:
 800f910:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f912:	4c1f      	ldr	r4, [pc, #124]	; (800f990 <__utoa+0x80>)
 800f914:	b08b      	sub	sp, #44	; 0x2c
 800f916:	4605      	mov	r5, r0
 800f918:	460b      	mov	r3, r1
 800f91a:	466e      	mov	r6, sp
 800f91c:	f104 0c20 	add.w	ip, r4, #32
 800f920:	6820      	ldr	r0, [r4, #0]
 800f922:	6861      	ldr	r1, [r4, #4]
 800f924:	4637      	mov	r7, r6
 800f926:	c703      	stmia	r7!, {r0, r1}
 800f928:	3408      	adds	r4, #8
 800f92a:	4564      	cmp	r4, ip
 800f92c:	463e      	mov	r6, r7
 800f92e:	d1f7      	bne.n	800f920 <__utoa+0x10>
 800f930:	7921      	ldrb	r1, [r4, #4]
 800f932:	7139      	strb	r1, [r7, #4]
 800f934:	1e91      	subs	r1, r2, #2
 800f936:	6820      	ldr	r0, [r4, #0]
 800f938:	6038      	str	r0, [r7, #0]
 800f93a:	2922      	cmp	r1, #34	; 0x22
 800f93c:	f04f 0100 	mov.w	r1, #0
 800f940:	d904      	bls.n	800f94c <__utoa+0x3c>
 800f942:	7019      	strb	r1, [r3, #0]
 800f944:	460b      	mov	r3, r1
 800f946:	4618      	mov	r0, r3
 800f948:	b00b      	add	sp, #44	; 0x2c
 800f94a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f94c:	1e58      	subs	r0, r3, #1
 800f94e:	4684      	mov	ip, r0
 800f950:	fbb5 f7f2 	udiv	r7, r5, r2
 800f954:	fb02 5617 	mls	r6, r2, r7, r5
 800f958:	3628      	adds	r6, #40	; 0x28
 800f95a:	446e      	add	r6, sp
 800f95c:	460c      	mov	r4, r1
 800f95e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800f962:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800f966:	462e      	mov	r6, r5
 800f968:	42b2      	cmp	r2, r6
 800f96a:	f101 0101 	add.w	r1, r1, #1
 800f96e:	463d      	mov	r5, r7
 800f970:	d9ee      	bls.n	800f950 <__utoa+0x40>
 800f972:	2200      	movs	r2, #0
 800f974:	545a      	strb	r2, [r3, r1]
 800f976:	1919      	adds	r1, r3, r4
 800f978:	1aa5      	subs	r5, r4, r2
 800f97a:	42aa      	cmp	r2, r5
 800f97c:	dae3      	bge.n	800f946 <__utoa+0x36>
 800f97e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800f982:	780e      	ldrb	r6, [r1, #0]
 800f984:	7006      	strb	r6, [r0, #0]
 800f986:	3201      	adds	r2, #1
 800f988:	f801 5901 	strb.w	r5, [r1], #-1
 800f98c:	e7f4      	b.n	800f978 <__utoa+0x68>
 800f98e:	bf00      	nop
 800f990:	08012eb8 	.word	0x08012eb8

0800f994 <quorem>:
 800f994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f998:	6903      	ldr	r3, [r0, #16]
 800f99a:	690c      	ldr	r4, [r1, #16]
 800f99c:	42a3      	cmp	r3, r4
 800f99e:	4607      	mov	r7, r0
 800f9a0:	db7d      	blt.n	800fa9e <quorem+0x10a>
 800f9a2:	3c01      	subs	r4, #1
 800f9a4:	f101 0814 	add.w	r8, r1, #20
 800f9a8:	f100 0514 	add.w	r5, r0, #20
 800f9ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f9b0:	9301      	str	r3, [sp, #4]
 800f9b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f9b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f9ba:	3301      	adds	r3, #1
 800f9bc:	429a      	cmp	r2, r3
 800f9be:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f9c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f9c6:	fbb2 f6f3 	udiv	r6, r2, r3
 800f9ca:	d32e      	bcc.n	800fa2a <quorem+0x96>
 800f9cc:	f04f 0e00 	mov.w	lr, #0
 800f9d0:	4640      	mov	r0, r8
 800f9d2:	46ac      	mov	ip, r5
 800f9d4:	46f2      	mov	sl, lr
 800f9d6:	f850 2b04 	ldr.w	r2, [r0], #4
 800f9da:	b293      	uxth	r3, r2
 800f9dc:	fb06 e303 	mla	r3, r6, r3, lr
 800f9e0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f9e4:	0c12      	lsrs	r2, r2, #16
 800f9e6:	b29b      	uxth	r3, r3
 800f9e8:	fb06 e202 	mla	r2, r6, r2, lr
 800f9ec:	ebaa 0303 	sub.w	r3, sl, r3
 800f9f0:	f8dc a000 	ldr.w	sl, [ip]
 800f9f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f9f8:	b292      	uxth	r2, r2
 800f9fa:	fa13 f38a 	uxtah	r3, r3, sl
 800f9fe:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fa02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa0c:	4581      	cmp	r9, r0
 800fa0e:	f84c 3b04 	str.w	r3, [ip], #4
 800fa12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fa16:	d2de      	bcs.n	800f9d6 <quorem+0x42>
 800fa18:	f855 300b 	ldr.w	r3, [r5, fp]
 800fa1c:	b92b      	cbnz	r3, 800fa2a <quorem+0x96>
 800fa1e:	9b01      	ldr	r3, [sp, #4]
 800fa20:	3b04      	subs	r3, #4
 800fa22:	429d      	cmp	r5, r3
 800fa24:	461a      	mov	r2, r3
 800fa26:	d32e      	bcc.n	800fa86 <quorem+0xf2>
 800fa28:	613c      	str	r4, [r7, #16]
 800fa2a:	4638      	mov	r0, r7
 800fa2c:	f001 fc76 	bl	801131c <__mcmp>
 800fa30:	2800      	cmp	r0, #0
 800fa32:	db24      	blt.n	800fa7e <quorem+0xea>
 800fa34:	3601      	adds	r6, #1
 800fa36:	4628      	mov	r0, r5
 800fa38:	f04f 0c00 	mov.w	ip, #0
 800fa3c:	f858 2b04 	ldr.w	r2, [r8], #4
 800fa40:	f8d0 e000 	ldr.w	lr, [r0]
 800fa44:	b293      	uxth	r3, r2
 800fa46:	ebac 0303 	sub.w	r3, ip, r3
 800fa4a:	0c12      	lsrs	r2, r2, #16
 800fa4c:	fa13 f38e 	uxtah	r3, r3, lr
 800fa50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fa54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fa58:	b29b      	uxth	r3, r3
 800fa5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa5e:	45c1      	cmp	r9, r8
 800fa60:	f840 3b04 	str.w	r3, [r0], #4
 800fa64:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fa68:	d2e8      	bcs.n	800fa3c <quorem+0xa8>
 800fa6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fa6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fa72:	b922      	cbnz	r2, 800fa7e <quorem+0xea>
 800fa74:	3b04      	subs	r3, #4
 800fa76:	429d      	cmp	r5, r3
 800fa78:	461a      	mov	r2, r3
 800fa7a:	d30a      	bcc.n	800fa92 <quorem+0xfe>
 800fa7c:	613c      	str	r4, [r7, #16]
 800fa7e:	4630      	mov	r0, r6
 800fa80:	b003      	add	sp, #12
 800fa82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa86:	6812      	ldr	r2, [r2, #0]
 800fa88:	3b04      	subs	r3, #4
 800fa8a:	2a00      	cmp	r2, #0
 800fa8c:	d1cc      	bne.n	800fa28 <quorem+0x94>
 800fa8e:	3c01      	subs	r4, #1
 800fa90:	e7c7      	b.n	800fa22 <quorem+0x8e>
 800fa92:	6812      	ldr	r2, [r2, #0]
 800fa94:	3b04      	subs	r3, #4
 800fa96:	2a00      	cmp	r2, #0
 800fa98:	d1f0      	bne.n	800fa7c <quorem+0xe8>
 800fa9a:	3c01      	subs	r4, #1
 800fa9c:	e7eb      	b.n	800fa76 <quorem+0xe2>
 800fa9e:	2000      	movs	r0, #0
 800faa0:	e7ee      	b.n	800fa80 <quorem+0xec>
 800faa2:	0000      	movs	r0, r0
 800faa4:	0000      	movs	r0, r0
	...

0800faa8 <_dtoa_r>:
 800faa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faac:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800faae:	b099      	sub	sp, #100	; 0x64
 800fab0:	4616      	mov	r6, r2
 800fab2:	461f      	mov	r7, r3
 800fab4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800fab8:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800fabc:	4605      	mov	r5, r0
 800fabe:	b974      	cbnz	r4, 800fade <_dtoa_r+0x36>
 800fac0:	2010      	movs	r0, #16
 800fac2:	f001 f949 	bl	8010d58 <malloc>
 800fac6:	4602      	mov	r2, r0
 800fac8:	6268      	str	r0, [r5, #36]	; 0x24
 800faca:	b920      	cbnz	r0, 800fad6 <_dtoa_r+0x2e>
 800facc:	4ba8      	ldr	r3, [pc, #672]	; (800fd70 <_dtoa_r+0x2c8>)
 800face:	21ea      	movs	r1, #234	; 0xea
 800fad0:	48a8      	ldr	r0, [pc, #672]	; (800fd74 <_dtoa_r+0x2cc>)
 800fad2:	f002 f881 	bl	8011bd8 <__assert_func>
 800fad6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fada:	6004      	str	r4, [r0, #0]
 800fadc:	60c4      	str	r4, [r0, #12]
 800fade:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fae0:	6819      	ldr	r1, [r3, #0]
 800fae2:	b151      	cbz	r1, 800fafa <_dtoa_r+0x52>
 800fae4:	685a      	ldr	r2, [r3, #4]
 800fae6:	604a      	str	r2, [r1, #4]
 800fae8:	2301      	movs	r3, #1
 800faea:	4093      	lsls	r3, r2
 800faec:	608b      	str	r3, [r1, #8]
 800faee:	4628      	mov	r0, r5
 800faf0:	f001 f98c 	bl	8010e0c <_Bfree>
 800faf4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800faf6:	2200      	movs	r2, #0
 800faf8:	601a      	str	r2, [r3, #0]
 800fafa:	1e3b      	subs	r3, r7, #0
 800fafc:	bfb9      	ittee	lt
 800fafe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fb02:	9305      	strlt	r3, [sp, #20]
 800fb04:	2300      	movge	r3, #0
 800fb06:	f8c8 3000 	strge.w	r3, [r8]
 800fb0a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800fb0e:	4b9a      	ldr	r3, [pc, #616]	; (800fd78 <_dtoa_r+0x2d0>)
 800fb10:	bfbc      	itt	lt
 800fb12:	2201      	movlt	r2, #1
 800fb14:	f8c8 2000 	strlt.w	r2, [r8]
 800fb18:	ea33 0309 	bics.w	r3, r3, r9
 800fb1c:	d119      	bne.n	800fb52 <_dtoa_r+0xaa>
 800fb1e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fb20:	f242 730f 	movw	r3, #9999	; 0x270f
 800fb24:	6013      	str	r3, [r2, #0]
 800fb26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fb2a:	4333      	orrs	r3, r6
 800fb2c:	f000 8580 	beq.w	8010630 <_dtoa_r+0xb88>
 800fb30:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fb32:	b953      	cbnz	r3, 800fb4a <_dtoa_r+0xa2>
 800fb34:	4b91      	ldr	r3, [pc, #580]	; (800fd7c <_dtoa_r+0x2d4>)
 800fb36:	e022      	b.n	800fb7e <_dtoa_r+0xd6>
 800fb38:	4b91      	ldr	r3, [pc, #580]	; (800fd80 <_dtoa_r+0x2d8>)
 800fb3a:	9303      	str	r3, [sp, #12]
 800fb3c:	3308      	adds	r3, #8
 800fb3e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fb40:	6013      	str	r3, [r2, #0]
 800fb42:	9803      	ldr	r0, [sp, #12]
 800fb44:	b019      	add	sp, #100	; 0x64
 800fb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb4a:	4b8c      	ldr	r3, [pc, #560]	; (800fd7c <_dtoa_r+0x2d4>)
 800fb4c:	9303      	str	r3, [sp, #12]
 800fb4e:	3303      	adds	r3, #3
 800fb50:	e7f5      	b.n	800fb3e <_dtoa_r+0x96>
 800fb52:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fb56:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800fb5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fb5e:	2200      	movs	r2, #0
 800fb60:	2300      	movs	r3, #0
 800fb62:	f7f0 ff89 	bl	8000a78 <__aeabi_dcmpeq>
 800fb66:	4680      	mov	r8, r0
 800fb68:	b158      	cbz	r0, 800fb82 <_dtoa_r+0xda>
 800fb6a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fb6c:	2301      	movs	r3, #1
 800fb6e:	6013      	str	r3, [r2, #0]
 800fb70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	f000 8559 	beq.w	801062a <_dtoa_r+0xb82>
 800fb78:	4882      	ldr	r0, [pc, #520]	; (800fd84 <_dtoa_r+0x2dc>)
 800fb7a:	6018      	str	r0, [r3, #0]
 800fb7c:	1e43      	subs	r3, r0, #1
 800fb7e:	9303      	str	r3, [sp, #12]
 800fb80:	e7df      	b.n	800fb42 <_dtoa_r+0x9a>
 800fb82:	ab16      	add	r3, sp, #88	; 0x58
 800fb84:	9301      	str	r3, [sp, #4]
 800fb86:	ab17      	add	r3, sp, #92	; 0x5c
 800fb88:	9300      	str	r3, [sp, #0]
 800fb8a:	4628      	mov	r0, r5
 800fb8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fb90:	f001 fce2 	bl	8011558 <__d2b>
 800fb94:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fb98:	4683      	mov	fp, r0
 800fb9a:	2c00      	cmp	r4, #0
 800fb9c:	d07e      	beq.n	800fc9c <_dtoa_r+0x1f4>
 800fb9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fba0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800fba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fbac:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800fbb0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800fbb4:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800fbb8:	4b73      	ldr	r3, [pc, #460]	; (800fd88 <_dtoa_r+0x2e0>)
 800fbba:	2200      	movs	r2, #0
 800fbbc:	f7f0 fb3c 	bl	8000238 <__aeabi_dsub>
 800fbc0:	a365      	add	r3, pc, #404	; (adr r3, 800fd58 <_dtoa_r+0x2b0>)
 800fbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbc6:	f7f0 fcef 	bl	80005a8 <__aeabi_dmul>
 800fbca:	a365      	add	r3, pc, #404	; (adr r3, 800fd60 <_dtoa_r+0x2b8>)
 800fbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd0:	f7f0 fb34 	bl	800023c <__adddf3>
 800fbd4:	4606      	mov	r6, r0
 800fbd6:	4620      	mov	r0, r4
 800fbd8:	460f      	mov	r7, r1
 800fbda:	f7f0 fc7b 	bl	80004d4 <__aeabi_i2d>
 800fbde:	a362      	add	r3, pc, #392	; (adr r3, 800fd68 <_dtoa_r+0x2c0>)
 800fbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe4:	f7f0 fce0 	bl	80005a8 <__aeabi_dmul>
 800fbe8:	4602      	mov	r2, r0
 800fbea:	460b      	mov	r3, r1
 800fbec:	4630      	mov	r0, r6
 800fbee:	4639      	mov	r1, r7
 800fbf0:	f7f0 fb24 	bl	800023c <__adddf3>
 800fbf4:	4606      	mov	r6, r0
 800fbf6:	460f      	mov	r7, r1
 800fbf8:	f7f0 ff86 	bl	8000b08 <__aeabi_d2iz>
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	4682      	mov	sl, r0
 800fc00:	2300      	movs	r3, #0
 800fc02:	4630      	mov	r0, r6
 800fc04:	4639      	mov	r1, r7
 800fc06:	f7f0 ff41 	bl	8000a8c <__aeabi_dcmplt>
 800fc0a:	b148      	cbz	r0, 800fc20 <_dtoa_r+0x178>
 800fc0c:	4650      	mov	r0, sl
 800fc0e:	f7f0 fc61 	bl	80004d4 <__aeabi_i2d>
 800fc12:	4632      	mov	r2, r6
 800fc14:	463b      	mov	r3, r7
 800fc16:	f7f0 ff2f 	bl	8000a78 <__aeabi_dcmpeq>
 800fc1a:	b908      	cbnz	r0, 800fc20 <_dtoa_r+0x178>
 800fc1c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fc20:	f1ba 0f16 	cmp.w	sl, #22
 800fc24:	d857      	bhi.n	800fcd6 <_dtoa_r+0x22e>
 800fc26:	4b59      	ldr	r3, [pc, #356]	; (800fd8c <_dtoa_r+0x2e4>)
 800fc28:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fc34:	f7f0 ff2a 	bl	8000a8c <__aeabi_dcmplt>
 800fc38:	2800      	cmp	r0, #0
 800fc3a:	d04e      	beq.n	800fcda <_dtoa_r+0x232>
 800fc3c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fc40:	2300      	movs	r3, #0
 800fc42:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc44:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fc46:	1b1c      	subs	r4, r3, r4
 800fc48:	1e63      	subs	r3, r4, #1
 800fc4a:	9309      	str	r3, [sp, #36]	; 0x24
 800fc4c:	bf45      	ittet	mi
 800fc4e:	f1c4 0301 	rsbmi	r3, r4, #1
 800fc52:	9306      	strmi	r3, [sp, #24]
 800fc54:	2300      	movpl	r3, #0
 800fc56:	2300      	movmi	r3, #0
 800fc58:	bf4c      	ite	mi
 800fc5a:	9309      	strmi	r3, [sp, #36]	; 0x24
 800fc5c:	9306      	strpl	r3, [sp, #24]
 800fc5e:	f1ba 0f00 	cmp.w	sl, #0
 800fc62:	db3c      	blt.n	800fcde <_dtoa_r+0x236>
 800fc64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc66:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fc6a:	4453      	add	r3, sl
 800fc6c:	9309      	str	r3, [sp, #36]	; 0x24
 800fc6e:	2300      	movs	r3, #0
 800fc70:	930a      	str	r3, [sp, #40]	; 0x28
 800fc72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fc74:	2b09      	cmp	r3, #9
 800fc76:	f200 808d 	bhi.w	800fd94 <_dtoa_r+0x2ec>
 800fc7a:	2b05      	cmp	r3, #5
 800fc7c:	bfc4      	itt	gt
 800fc7e:	3b04      	subgt	r3, #4
 800fc80:	9322      	strgt	r3, [sp, #136]	; 0x88
 800fc82:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fc84:	f1a3 0302 	sub.w	r3, r3, #2
 800fc88:	bfcc      	ite	gt
 800fc8a:	2400      	movgt	r4, #0
 800fc8c:	2401      	movle	r4, #1
 800fc8e:	2b03      	cmp	r3, #3
 800fc90:	f200 808c 	bhi.w	800fdac <_dtoa_r+0x304>
 800fc94:	e8df f003 	tbb	[pc, r3]
 800fc98:	5b4d4f2d 	.word	0x5b4d4f2d
 800fc9c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800fca0:	441c      	add	r4, r3
 800fca2:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800fca6:	2b20      	cmp	r3, #32
 800fca8:	bfc3      	ittte	gt
 800fcaa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fcae:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800fcb2:	fa09 f303 	lslgt.w	r3, r9, r3
 800fcb6:	f1c3 0320 	rsble	r3, r3, #32
 800fcba:	bfc6      	itte	gt
 800fcbc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fcc0:	4318      	orrgt	r0, r3
 800fcc2:	fa06 f003 	lslle.w	r0, r6, r3
 800fcc6:	f7f0 fbf5 	bl	80004b4 <__aeabi_ui2d>
 800fcca:	2301      	movs	r3, #1
 800fccc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800fcd0:	3c01      	subs	r4, #1
 800fcd2:	9313      	str	r3, [sp, #76]	; 0x4c
 800fcd4:	e770      	b.n	800fbb8 <_dtoa_r+0x110>
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	e7b3      	b.n	800fc42 <_dtoa_r+0x19a>
 800fcda:	900f      	str	r0, [sp, #60]	; 0x3c
 800fcdc:	e7b2      	b.n	800fc44 <_dtoa_r+0x19c>
 800fcde:	9b06      	ldr	r3, [sp, #24]
 800fce0:	eba3 030a 	sub.w	r3, r3, sl
 800fce4:	9306      	str	r3, [sp, #24]
 800fce6:	f1ca 0300 	rsb	r3, sl, #0
 800fcea:	930a      	str	r3, [sp, #40]	; 0x28
 800fcec:	2300      	movs	r3, #0
 800fcee:	930e      	str	r3, [sp, #56]	; 0x38
 800fcf0:	e7bf      	b.n	800fc72 <_dtoa_r+0x1ca>
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	930b      	str	r3, [sp, #44]	; 0x2c
 800fcf6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	dc5a      	bgt.n	800fdb2 <_dtoa_r+0x30a>
 800fcfc:	f04f 0901 	mov.w	r9, #1
 800fd00:	f8cd 9020 	str.w	r9, [sp, #32]
 800fd04:	464b      	mov	r3, r9
 800fd06:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800fd0a:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	6042      	str	r2, [r0, #4]
 800fd10:	2204      	movs	r2, #4
 800fd12:	f102 0614 	add.w	r6, r2, #20
 800fd16:	429e      	cmp	r6, r3
 800fd18:	6841      	ldr	r1, [r0, #4]
 800fd1a:	d950      	bls.n	800fdbe <_dtoa_r+0x316>
 800fd1c:	4628      	mov	r0, r5
 800fd1e:	f001 f835 	bl	8010d8c <_Balloc>
 800fd22:	9003      	str	r0, [sp, #12]
 800fd24:	2800      	cmp	r0, #0
 800fd26:	d14e      	bne.n	800fdc6 <_dtoa_r+0x31e>
 800fd28:	4b19      	ldr	r3, [pc, #100]	; (800fd90 <_dtoa_r+0x2e8>)
 800fd2a:	4602      	mov	r2, r0
 800fd2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fd30:	e6ce      	b.n	800fad0 <_dtoa_r+0x28>
 800fd32:	2301      	movs	r3, #1
 800fd34:	e7de      	b.n	800fcf4 <_dtoa_r+0x24c>
 800fd36:	2300      	movs	r3, #0
 800fd38:	930b      	str	r3, [sp, #44]	; 0x2c
 800fd3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fd3c:	eb0a 0903 	add.w	r9, sl, r3
 800fd40:	f109 0301 	add.w	r3, r9, #1
 800fd44:	2b01      	cmp	r3, #1
 800fd46:	9308      	str	r3, [sp, #32]
 800fd48:	bfb8      	it	lt
 800fd4a:	2301      	movlt	r3, #1
 800fd4c:	e7dd      	b.n	800fd0a <_dtoa_r+0x262>
 800fd4e:	2301      	movs	r3, #1
 800fd50:	e7f2      	b.n	800fd38 <_dtoa_r+0x290>
 800fd52:	bf00      	nop
 800fd54:	f3af 8000 	nop.w
 800fd58:	636f4361 	.word	0x636f4361
 800fd5c:	3fd287a7 	.word	0x3fd287a7
 800fd60:	8b60c8b3 	.word	0x8b60c8b3
 800fd64:	3fc68a28 	.word	0x3fc68a28
 800fd68:	509f79fb 	.word	0x509f79fb
 800fd6c:	3fd34413 	.word	0x3fd34413
 800fd70:	08012feb 	.word	0x08012feb
 800fd74:	08013002 	.word	0x08013002
 800fd78:	7ff00000 	.word	0x7ff00000
 800fd7c:	08012fe7 	.word	0x08012fe7
 800fd80:	08012fde 	.word	0x08012fde
 800fd84:	08012e3d 	.word	0x08012e3d
 800fd88:	3ff80000 	.word	0x3ff80000
 800fd8c:	08013170 	.word	0x08013170
 800fd90:	0801305d 	.word	0x0801305d
 800fd94:	2401      	movs	r4, #1
 800fd96:	2300      	movs	r3, #0
 800fd98:	9322      	str	r3, [sp, #136]	; 0x88
 800fd9a:	940b      	str	r4, [sp, #44]	; 0x2c
 800fd9c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800fda0:	2200      	movs	r2, #0
 800fda2:	f8cd 9020 	str.w	r9, [sp, #32]
 800fda6:	2312      	movs	r3, #18
 800fda8:	9223      	str	r2, [sp, #140]	; 0x8c
 800fdaa:	e7ae      	b.n	800fd0a <_dtoa_r+0x262>
 800fdac:	2301      	movs	r3, #1
 800fdae:	930b      	str	r3, [sp, #44]	; 0x2c
 800fdb0:	e7f4      	b.n	800fd9c <_dtoa_r+0x2f4>
 800fdb2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800fdb6:	f8cd 9020 	str.w	r9, [sp, #32]
 800fdba:	464b      	mov	r3, r9
 800fdbc:	e7a5      	b.n	800fd0a <_dtoa_r+0x262>
 800fdbe:	3101      	adds	r1, #1
 800fdc0:	6041      	str	r1, [r0, #4]
 800fdc2:	0052      	lsls	r2, r2, #1
 800fdc4:	e7a5      	b.n	800fd12 <_dtoa_r+0x26a>
 800fdc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fdc8:	9a03      	ldr	r2, [sp, #12]
 800fdca:	601a      	str	r2, [r3, #0]
 800fdcc:	9b08      	ldr	r3, [sp, #32]
 800fdce:	2b0e      	cmp	r3, #14
 800fdd0:	f200 80a8 	bhi.w	800ff24 <_dtoa_r+0x47c>
 800fdd4:	2c00      	cmp	r4, #0
 800fdd6:	f000 80a5 	beq.w	800ff24 <_dtoa_r+0x47c>
 800fdda:	f1ba 0f00 	cmp.w	sl, #0
 800fdde:	dd34      	ble.n	800fe4a <_dtoa_r+0x3a2>
 800fde0:	4a9a      	ldr	r2, [pc, #616]	; (801004c <_dtoa_r+0x5a4>)
 800fde2:	f00a 030f 	and.w	r3, sl, #15
 800fde6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fdea:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fdee:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800fdf2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800fdf6:	ea4f 142a 	mov.w	r4, sl, asr #4
 800fdfa:	d016      	beq.n	800fe2a <_dtoa_r+0x382>
 800fdfc:	4b94      	ldr	r3, [pc, #592]	; (8010050 <_dtoa_r+0x5a8>)
 800fdfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fe02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fe06:	f7f0 fcf9 	bl	80007fc <__aeabi_ddiv>
 800fe0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe0e:	f004 040f 	and.w	r4, r4, #15
 800fe12:	2703      	movs	r7, #3
 800fe14:	4e8e      	ldr	r6, [pc, #568]	; (8010050 <_dtoa_r+0x5a8>)
 800fe16:	b954      	cbnz	r4, 800fe2e <_dtoa_r+0x386>
 800fe18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fe1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fe20:	f7f0 fcec 	bl	80007fc <__aeabi_ddiv>
 800fe24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe28:	e029      	b.n	800fe7e <_dtoa_r+0x3d6>
 800fe2a:	2702      	movs	r7, #2
 800fe2c:	e7f2      	b.n	800fe14 <_dtoa_r+0x36c>
 800fe2e:	07e1      	lsls	r1, r4, #31
 800fe30:	d508      	bpl.n	800fe44 <_dtoa_r+0x39c>
 800fe32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fe36:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fe3a:	f7f0 fbb5 	bl	80005a8 <__aeabi_dmul>
 800fe3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fe42:	3701      	adds	r7, #1
 800fe44:	1064      	asrs	r4, r4, #1
 800fe46:	3608      	adds	r6, #8
 800fe48:	e7e5      	b.n	800fe16 <_dtoa_r+0x36e>
 800fe4a:	f000 80a5 	beq.w	800ff98 <_dtoa_r+0x4f0>
 800fe4e:	f1ca 0400 	rsb	r4, sl, #0
 800fe52:	4b7e      	ldr	r3, [pc, #504]	; (801004c <_dtoa_r+0x5a4>)
 800fe54:	4e7e      	ldr	r6, [pc, #504]	; (8010050 <_dtoa_r+0x5a8>)
 800fe56:	f004 020f 	and.w	r2, r4, #15
 800fe5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fe66:	f7f0 fb9f 	bl	80005a8 <__aeabi_dmul>
 800fe6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe6e:	1124      	asrs	r4, r4, #4
 800fe70:	2300      	movs	r3, #0
 800fe72:	2702      	movs	r7, #2
 800fe74:	2c00      	cmp	r4, #0
 800fe76:	f040 8084 	bne.w	800ff82 <_dtoa_r+0x4da>
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d1d2      	bne.n	800fe24 <_dtoa_r+0x37c>
 800fe7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	f000 808b 	beq.w	800ff9c <_dtoa_r+0x4f4>
 800fe86:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fe8a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800fe8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fe92:	4b70      	ldr	r3, [pc, #448]	; (8010054 <_dtoa_r+0x5ac>)
 800fe94:	2200      	movs	r2, #0
 800fe96:	f7f0 fdf9 	bl	8000a8c <__aeabi_dcmplt>
 800fe9a:	2800      	cmp	r0, #0
 800fe9c:	d07e      	beq.n	800ff9c <_dtoa_r+0x4f4>
 800fe9e:	9b08      	ldr	r3, [sp, #32]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d07b      	beq.n	800ff9c <_dtoa_r+0x4f4>
 800fea4:	f1b9 0f00 	cmp.w	r9, #0
 800fea8:	dd38      	ble.n	800ff1c <_dtoa_r+0x474>
 800feaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800feae:	4b6a      	ldr	r3, [pc, #424]	; (8010058 <_dtoa_r+0x5b0>)
 800feb0:	2200      	movs	r2, #0
 800feb2:	f7f0 fb79 	bl	80005a8 <__aeabi_dmul>
 800feb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800feba:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800febe:	3701      	adds	r7, #1
 800fec0:	464c      	mov	r4, r9
 800fec2:	4638      	mov	r0, r7
 800fec4:	f7f0 fb06 	bl	80004d4 <__aeabi_i2d>
 800fec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fecc:	f7f0 fb6c 	bl	80005a8 <__aeabi_dmul>
 800fed0:	4b62      	ldr	r3, [pc, #392]	; (801005c <_dtoa_r+0x5b4>)
 800fed2:	2200      	movs	r2, #0
 800fed4:	f7f0 f9b2 	bl	800023c <__adddf3>
 800fed8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fedc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fee0:	9611      	str	r6, [sp, #68]	; 0x44
 800fee2:	2c00      	cmp	r4, #0
 800fee4:	d15d      	bne.n	800ffa2 <_dtoa_r+0x4fa>
 800fee6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800feea:	4b5d      	ldr	r3, [pc, #372]	; (8010060 <_dtoa_r+0x5b8>)
 800feec:	2200      	movs	r2, #0
 800feee:	f7f0 f9a3 	bl	8000238 <__aeabi_dsub>
 800fef2:	4602      	mov	r2, r0
 800fef4:	460b      	mov	r3, r1
 800fef6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fefa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fefc:	4633      	mov	r3, r6
 800fefe:	f7f0 fde3 	bl	8000ac8 <__aeabi_dcmpgt>
 800ff02:	2800      	cmp	r0, #0
 800ff04:	f040 829c 	bne.w	8010440 <_dtoa_r+0x998>
 800ff08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ff0e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ff12:	f7f0 fdbb 	bl	8000a8c <__aeabi_dcmplt>
 800ff16:	2800      	cmp	r0, #0
 800ff18:	f040 8290 	bne.w	801043c <_dtoa_r+0x994>
 800ff1c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ff20:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ff24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	f2c0 8152 	blt.w	80101d0 <_dtoa_r+0x728>
 800ff2c:	f1ba 0f0e 	cmp.w	sl, #14
 800ff30:	f300 814e 	bgt.w	80101d0 <_dtoa_r+0x728>
 800ff34:	4b45      	ldr	r3, [pc, #276]	; (801004c <_dtoa_r+0x5a4>)
 800ff36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ff3a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ff3e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ff42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	f280 80db 	bge.w	8010100 <_dtoa_r+0x658>
 800ff4a:	9b08      	ldr	r3, [sp, #32]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	f300 80d7 	bgt.w	8010100 <_dtoa_r+0x658>
 800ff52:	f040 8272 	bne.w	801043a <_dtoa_r+0x992>
 800ff56:	4b42      	ldr	r3, [pc, #264]	; (8010060 <_dtoa_r+0x5b8>)
 800ff58:	2200      	movs	r2, #0
 800ff5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ff5e:	f7f0 fb23 	bl	80005a8 <__aeabi_dmul>
 800ff62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff66:	f7f0 fda5 	bl	8000ab4 <__aeabi_dcmpge>
 800ff6a:	9c08      	ldr	r4, [sp, #32]
 800ff6c:	4626      	mov	r6, r4
 800ff6e:	2800      	cmp	r0, #0
 800ff70:	f040 8248 	bne.w	8010404 <_dtoa_r+0x95c>
 800ff74:	9f03      	ldr	r7, [sp, #12]
 800ff76:	2331      	movs	r3, #49	; 0x31
 800ff78:	f807 3b01 	strb.w	r3, [r7], #1
 800ff7c:	f10a 0a01 	add.w	sl, sl, #1
 800ff80:	e244      	b.n	801040c <_dtoa_r+0x964>
 800ff82:	07e2      	lsls	r2, r4, #31
 800ff84:	d505      	bpl.n	800ff92 <_dtoa_r+0x4ea>
 800ff86:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ff8a:	f7f0 fb0d 	bl	80005a8 <__aeabi_dmul>
 800ff8e:	3701      	adds	r7, #1
 800ff90:	2301      	movs	r3, #1
 800ff92:	1064      	asrs	r4, r4, #1
 800ff94:	3608      	adds	r6, #8
 800ff96:	e76d      	b.n	800fe74 <_dtoa_r+0x3cc>
 800ff98:	2702      	movs	r7, #2
 800ff9a:	e770      	b.n	800fe7e <_dtoa_r+0x3d6>
 800ff9c:	9c08      	ldr	r4, [sp, #32]
 800ff9e:	46d0      	mov	r8, sl
 800ffa0:	e78f      	b.n	800fec2 <_dtoa_r+0x41a>
 800ffa2:	9903      	ldr	r1, [sp, #12]
 800ffa4:	4b29      	ldr	r3, [pc, #164]	; (801004c <_dtoa_r+0x5a4>)
 800ffa6:	4421      	add	r1, r4
 800ffa8:	9112      	str	r1, [sp, #72]	; 0x48
 800ffaa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ffac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ffb0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800ffb4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ffb8:	2900      	cmp	r1, #0
 800ffba:	d055      	beq.n	8010068 <_dtoa_r+0x5c0>
 800ffbc:	4929      	ldr	r1, [pc, #164]	; (8010064 <_dtoa_r+0x5bc>)
 800ffbe:	2000      	movs	r0, #0
 800ffc0:	f7f0 fc1c 	bl	80007fc <__aeabi_ddiv>
 800ffc4:	463b      	mov	r3, r7
 800ffc6:	4632      	mov	r2, r6
 800ffc8:	f7f0 f936 	bl	8000238 <__aeabi_dsub>
 800ffcc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ffd0:	9f03      	ldr	r7, [sp, #12]
 800ffd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ffd6:	f7f0 fd97 	bl	8000b08 <__aeabi_d2iz>
 800ffda:	4604      	mov	r4, r0
 800ffdc:	f7f0 fa7a 	bl	80004d4 <__aeabi_i2d>
 800ffe0:	4602      	mov	r2, r0
 800ffe2:	460b      	mov	r3, r1
 800ffe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ffe8:	f7f0 f926 	bl	8000238 <__aeabi_dsub>
 800ffec:	3430      	adds	r4, #48	; 0x30
 800ffee:	4602      	mov	r2, r0
 800fff0:	460b      	mov	r3, r1
 800fff2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fff6:	f807 4b01 	strb.w	r4, [r7], #1
 800fffa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fffe:	f7f0 fd45 	bl	8000a8c <__aeabi_dcmplt>
 8010002:	2800      	cmp	r0, #0
 8010004:	d174      	bne.n	80100f0 <_dtoa_r+0x648>
 8010006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801000a:	4912      	ldr	r1, [pc, #72]	; (8010054 <_dtoa_r+0x5ac>)
 801000c:	2000      	movs	r0, #0
 801000e:	f7f0 f913 	bl	8000238 <__aeabi_dsub>
 8010012:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010016:	f7f0 fd39 	bl	8000a8c <__aeabi_dcmplt>
 801001a:	2800      	cmp	r0, #0
 801001c:	f040 80b7 	bne.w	801018e <_dtoa_r+0x6e6>
 8010020:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010022:	429f      	cmp	r7, r3
 8010024:	f43f af7a 	beq.w	800ff1c <_dtoa_r+0x474>
 8010028:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801002c:	4b0a      	ldr	r3, [pc, #40]	; (8010058 <_dtoa_r+0x5b0>)
 801002e:	2200      	movs	r2, #0
 8010030:	f7f0 faba 	bl	80005a8 <__aeabi_dmul>
 8010034:	4b08      	ldr	r3, [pc, #32]	; (8010058 <_dtoa_r+0x5b0>)
 8010036:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801003a:	2200      	movs	r2, #0
 801003c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010040:	f7f0 fab2 	bl	80005a8 <__aeabi_dmul>
 8010044:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010048:	e7c3      	b.n	800ffd2 <_dtoa_r+0x52a>
 801004a:	bf00      	nop
 801004c:	08013170 	.word	0x08013170
 8010050:	08013148 	.word	0x08013148
 8010054:	3ff00000 	.word	0x3ff00000
 8010058:	40240000 	.word	0x40240000
 801005c:	401c0000 	.word	0x401c0000
 8010060:	40140000 	.word	0x40140000
 8010064:	3fe00000 	.word	0x3fe00000
 8010068:	4630      	mov	r0, r6
 801006a:	4639      	mov	r1, r7
 801006c:	f7f0 fa9c 	bl	80005a8 <__aeabi_dmul>
 8010070:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010074:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010076:	9c03      	ldr	r4, [sp, #12]
 8010078:	9314      	str	r3, [sp, #80]	; 0x50
 801007a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801007e:	f7f0 fd43 	bl	8000b08 <__aeabi_d2iz>
 8010082:	9015      	str	r0, [sp, #84]	; 0x54
 8010084:	f7f0 fa26 	bl	80004d4 <__aeabi_i2d>
 8010088:	4602      	mov	r2, r0
 801008a:	460b      	mov	r3, r1
 801008c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010090:	f7f0 f8d2 	bl	8000238 <__aeabi_dsub>
 8010094:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010096:	3330      	adds	r3, #48	; 0x30
 8010098:	f804 3b01 	strb.w	r3, [r4], #1
 801009c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801009e:	429c      	cmp	r4, r3
 80100a0:	4606      	mov	r6, r0
 80100a2:	460f      	mov	r7, r1
 80100a4:	f04f 0200 	mov.w	r2, #0
 80100a8:	d124      	bne.n	80100f4 <_dtoa_r+0x64c>
 80100aa:	4ba4      	ldr	r3, [pc, #656]	; (801033c <_dtoa_r+0x894>)
 80100ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80100b0:	f7f0 f8c4 	bl	800023c <__adddf3>
 80100b4:	4602      	mov	r2, r0
 80100b6:	460b      	mov	r3, r1
 80100b8:	4630      	mov	r0, r6
 80100ba:	4639      	mov	r1, r7
 80100bc:	f7f0 fd04 	bl	8000ac8 <__aeabi_dcmpgt>
 80100c0:	2800      	cmp	r0, #0
 80100c2:	d163      	bne.n	801018c <_dtoa_r+0x6e4>
 80100c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80100c8:	499c      	ldr	r1, [pc, #624]	; (801033c <_dtoa_r+0x894>)
 80100ca:	2000      	movs	r0, #0
 80100cc:	f7f0 f8b4 	bl	8000238 <__aeabi_dsub>
 80100d0:	4602      	mov	r2, r0
 80100d2:	460b      	mov	r3, r1
 80100d4:	4630      	mov	r0, r6
 80100d6:	4639      	mov	r1, r7
 80100d8:	f7f0 fcd8 	bl	8000a8c <__aeabi_dcmplt>
 80100dc:	2800      	cmp	r0, #0
 80100de:	f43f af1d 	beq.w	800ff1c <_dtoa_r+0x474>
 80100e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80100e4:	1e7b      	subs	r3, r7, #1
 80100e6:	9314      	str	r3, [sp, #80]	; 0x50
 80100e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80100ec:	2b30      	cmp	r3, #48	; 0x30
 80100ee:	d0f8      	beq.n	80100e2 <_dtoa_r+0x63a>
 80100f0:	46c2      	mov	sl, r8
 80100f2:	e03b      	b.n	801016c <_dtoa_r+0x6c4>
 80100f4:	4b92      	ldr	r3, [pc, #584]	; (8010340 <_dtoa_r+0x898>)
 80100f6:	f7f0 fa57 	bl	80005a8 <__aeabi_dmul>
 80100fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80100fe:	e7bc      	b.n	801007a <_dtoa_r+0x5d2>
 8010100:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8010104:	9f03      	ldr	r7, [sp, #12]
 8010106:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801010a:	4640      	mov	r0, r8
 801010c:	4649      	mov	r1, r9
 801010e:	f7f0 fb75 	bl	80007fc <__aeabi_ddiv>
 8010112:	f7f0 fcf9 	bl	8000b08 <__aeabi_d2iz>
 8010116:	4604      	mov	r4, r0
 8010118:	f7f0 f9dc 	bl	80004d4 <__aeabi_i2d>
 801011c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010120:	f7f0 fa42 	bl	80005a8 <__aeabi_dmul>
 8010124:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8010128:	4602      	mov	r2, r0
 801012a:	460b      	mov	r3, r1
 801012c:	4640      	mov	r0, r8
 801012e:	4649      	mov	r1, r9
 8010130:	f7f0 f882 	bl	8000238 <__aeabi_dsub>
 8010134:	f807 6b01 	strb.w	r6, [r7], #1
 8010138:	9e03      	ldr	r6, [sp, #12]
 801013a:	f8dd c020 	ldr.w	ip, [sp, #32]
 801013e:	1bbe      	subs	r6, r7, r6
 8010140:	45b4      	cmp	ip, r6
 8010142:	4602      	mov	r2, r0
 8010144:	460b      	mov	r3, r1
 8010146:	d136      	bne.n	80101b6 <_dtoa_r+0x70e>
 8010148:	f7f0 f878 	bl	800023c <__adddf3>
 801014c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010150:	4680      	mov	r8, r0
 8010152:	4689      	mov	r9, r1
 8010154:	f7f0 fcb8 	bl	8000ac8 <__aeabi_dcmpgt>
 8010158:	bb58      	cbnz	r0, 80101b2 <_dtoa_r+0x70a>
 801015a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801015e:	4640      	mov	r0, r8
 8010160:	4649      	mov	r1, r9
 8010162:	f7f0 fc89 	bl	8000a78 <__aeabi_dcmpeq>
 8010166:	b108      	cbz	r0, 801016c <_dtoa_r+0x6c4>
 8010168:	07e1      	lsls	r1, r4, #31
 801016a:	d422      	bmi.n	80101b2 <_dtoa_r+0x70a>
 801016c:	4628      	mov	r0, r5
 801016e:	4659      	mov	r1, fp
 8010170:	f000 fe4c 	bl	8010e0c <_Bfree>
 8010174:	2300      	movs	r3, #0
 8010176:	703b      	strb	r3, [r7, #0]
 8010178:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801017a:	f10a 0001 	add.w	r0, sl, #1
 801017e:	6018      	str	r0, [r3, #0]
 8010180:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010182:	2b00      	cmp	r3, #0
 8010184:	f43f acdd 	beq.w	800fb42 <_dtoa_r+0x9a>
 8010188:	601f      	str	r7, [r3, #0]
 801018a:	e4da      	b.n	800fb42 <_dtoa_r+0x9a>
 801018c:	4627      	mov	r7, r4
 801018e:	463b      	mov	r3, r7
 8010190:	461f      	mov	r7, r3
 8010192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010196:	2a39      	cmp	r2, #57	; 0x39
 8010198:	d107      	bne.n	80101aa <_dtoa_r+0x702>
 801019a:	9a03      	ldr	r2, [sp, #12]
 801019c:	429a      	cmp	r2, r3
 801019e:	d1f7      	bne.n	8010190 <_dtoa_r+0x6e8>
 80101a0:	9903      	ldr	r1, [sp, #12]
 80101a2:	2230      	movs	r2, #48	; 0x30
 80101a4:	f108 0801 	add.w	r8, r8, #1
 80101a8:	700a      	strb	r2, [r1, #0]
 80101aa:	781a      	ldrb	r2, [r3, #0]
 80101ac:	3201      	adds	r2, #1
 80101ae:	701a      	strb	r2, [r3, #0]
 80101b0:	e79e      	b.n	80100f0 <_dtoa_r+0x648>
 80101b2:	46d0      	mov	r8, sl
 80101b4:	e7eb      	b.n	801018e <_dtoa_r+0x6e6>
 80101b6:	4b62      	ldr	r3, [pc, #392]	; (8010340 <_dtoa_r+0x898>)
 80101b8:	2200      	movs	r2, #0
 80101ba:	f7f0 f9f5 	bl	80005a8 <__aeabi_dmul>
 80101be:	2200      	movs	r2, #0
 80101c0:	2300      	movs	r3, #0
 80101c2:	4680      	mov	r8, r0
 80101c4:	4689      	mov	r9, r1
 80101c6:	f7f0 fc57 	bl	8000a78 <__aeabi_dcmpeq>
 80101ca:	2800      	cmp	r0, #0
 80101cc:	d09b      	beq.n	8010106 <_dtoa_r+0x65e>
 80101ce:	e7cd      	b.n	801016c <_dtoa_r+0x6c4>
 80101d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80101d2:	2a00      	cmp	r2, #0
 80101d4:	f000 80d0 	beq.w	8010378 <_dtoa_r+0x8d0>
 80101d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80101da:	2a01      	cmp	r2, #1
 80101dc:	f300 80b2 	bgt.w	8010344 <_dtoa_r+0x89c>
 80101e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80101e2:	2a00      	cmp	r2, #0
 80101e4:	f000 80a6 	beq.w	8010334 <_dtoa_r+0x88c>
 80101e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80101ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80101ee:	9f06      	ldr	r7, [sp, #24]
 80101f0:	9a06      	ldr	r2, [sp, #24]
 80101f2:	441a      	add	r2, r3
 80101f4:	9206      	str	r2, [sp, #24]
 80101f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80101f8:	2101      	movs	r1, #1
 80101fa:	441a      	add	r2, r3
 80101fc:	4628      	mov	r0, r5
 80101fe:	9209      	str	r2, [sp, #36]	; 0x24
 8010200:	f000 ff04 	bl	801100c <__i2b>
 8010204:	4606      	mov	r6, r0
 8010206:	2f00      	cmp	r7, #0
 8010208:	dd0c      	ble.n	8010224 <_dtoa_r+0x77c>
 801020a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801020c:	2b00      	cmp	r3, #0
 801020e:	dd09      	ble.n	8010224 <_dtoa_r+0x77c>
 8010210:	42bb      	cmp	r3, r7
 8010212:	9a06      	ldr	r2, [sp, #24]
 8010214:	bfa8      	it	ge
 8010216:	463b      	movge	r3, r7
 8010218:	1ad2      	subs	r2, r2, r3
 801021a:	9206      	str	r2, [sp, #24]
 801021c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801021e:	1aff      	subs	r7, r7, r3
 8010220:	1ad3      	subs	r3, r2, r3
 8010222:	9309      	str	r3, [sp, #36]	; 0x24
 8010224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010226:	b1f3      	cbz	r3, 8010266 <_dtoa_r+0x7be>
 8010228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801022a:	2b00      	cmp	r3, #0
 801022c:	f000 80a8 	beq.w	8010380 <_dtoa_r+0x8d8>
 8010230:	2c00      	cmp	r4, #0
 8010232:	dd10      	ble.n	8010256 <_dtoa_r+0x7ae>
 8010234:	4631      	mov	r1, r6
 8010236:	4622      	mov	r2, r4
 8010238:	4628      	mov	r0, r5
 801023a:	f000 ffa5 	bl	8011188 <__pow5mult>
 801023e:	465a      	mov	r2, fp
 8010240:	4601      	mov	r1, r0
 8010242:	4606      	mov	r6, r0
 8010244:	4628      	mov	r0, r5
 8010246:	f000 fef7 	bl	8011038 <__multiply>
 801024a:	4659      	mov	r1, fp
 801024c:	4680      	mov	r8, r0
 801024e:	4628      	mov	r0, r5
 8010250:	f000 fddc 	bl	8010e0c <_Bfree>
 8010254:	46c3      	mov	fp, r8
 8010256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010258:	1b1a      	subs	r2, r3, r4
 801025a:	d004      	beq.n	8010266 <_dtoa_r+0x7be>
 801025c:	4659      	mov	r1, fp
 801025e:	4628      	mov	r0, r5
 8010260:	f000 ff92 	bl	8011188 <__pow5mult>
 8010264:	4683      	mov	fp, r0
 8010266:	2101      	movs	r1, #1
 8010268:	4628      	mov	r0, r5
 801026a:	f000 fecf 	bl	801100c <__i2b>
 801026e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010270:	2b00      	cmp	r3, #0
 8010272:	4604      	mov	r4, r0
 8010274:	f340 8086 	ble.w	8010384 <_dtoa_r+0x8dc>
 8010278:	461a      	mov	r2, r3
 801027a:	4601      	mov	r1, r0
 801027c:	4628      	mov	r0, r5
 801027e:	f000 ff83 	bl	8011188 <__pow5mult>
 8010282:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010284:	2b01      	cmp	r3, #1
 8010286:	4604      	mov	r4, r0
 8010288:	dd7f      	ble.n	801038a <_dtoa_r+0x8e2>
 801028a:	f04f 0800 	mov.w	r8, #0
 801028e:	6923      	ldr	r3, [r4, #16]
 8010290:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010294:	6918      	ldr	r0, [r3, #16]
 8010296:	f000 fe6b 	bl	8010f70 <__hi0bits>
 801029a:	f1c0 0020 	rsb	r0, r0, #32
 801029e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102a0:	4418      	add	r0, r3
 80102a2:	f010 001f 	ands.w	r0, r0, #31
 80102a6:	f000 8092 	beq.w	80103ce <_dtoa_r+0x926>
 80102aa:	f1c0 0320 	rsb	r3, r0, #32
 80102ae:	2b04      	cmp	r3, #4
 80102b0:	f340 808a 	ble.w	80103c8 <_dtoa_r+0x920>
 80102b4:	f1c0 001c 	rsb	r0, r0, #28
 80102b8:	9b06      	ldr	r3, [sp, #24]
 80102ba:	4403      	add	r3, r0
 80102bc:	9306      	str	r3, [sp, #24]
 80102be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102c0:	4403      	add	r3, r0
 80102c2:	4407      	add	r7, r0
 80102c4:	9309      	str	r3, [sp, #36]	; 0x24
 80102c6:	9b06      	ldr	r3, [sp, #24]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	dd05      	ble.n	80102d8 <_dtoa_r+0x830>
 80102cc:	4659      	mov	r1, fp
 80102ce:	461a      	mov	r2, r3
 80102d0:	4628      	mov	r0, r5
 80102d2:	f000 ffb3 	bl	801123c <__lshift>
 80102d6:	4683      	mov	fp, r0
 80102d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102da:	2b00      	cmp	r3, #0
 80102dc:	dd05      	ble.n	80102ea <_dtoa_r+0x842>
 80102de:	4621      	mov	r1, r4
 80102e0:	461a      	mov	r2, r3
 80102e2:	4628      	mov	r0, r5
 80102e4:	f000 ffaa 	bl	801123c <__lshift>
 80102e8:	4604      	mov	r4, r0
 80102ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d070      	beq.n	80103d2 <_dtoa_r+0x92a>
 80102f0:	4621      	mov	r1, r4
 80102f2:	4658      	mov	r0, fp
 80102f4:	f001 f812 	bl	801131c <__mcmp>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	da6a      	bge.n	80103d2 <_dtoa_r+0x92a>
 80102fc:	2300      	movs	r3, #0
 80102fe:	4659      	mov	r1, fp
 8010300:	220a      	movs	r2, #10
 8010302:	4628      	mov	r0, r5
 8010304:	f000 fda4 	bl	8010e50 <__multadd>
 8010308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801030a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801030e:	4683      	mov	fp, r0
 8010310:	2b00      	cmp	r3, #0
 8010312:	f000 8194 	beq.w	801063e <_dtoa_r+0xb96>
 8010316:	4631      	mov	r1, r6
 8010318:	2300      	movs	r3, #0
 801031a:	220a      	movs	r2, #10
 801031c:	4628      	mov	r0, r5
 801031e:	f000 fd97 	bl	8010e50 <__multadd>
 8010322:	f1b9 0f00 	cmp.w	r9, #0
 8010326:	4606      	mov	r6, r0
 8010328:	f300 8093 	bgt.w	8010452 <_dtoa_r+0x9aa>
 801032c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801032e:	2b02      	cmp	r3, #2
 8010330:	dc57      	bgt.n	80103e2 <_dtoa_r+0x93a>
 8010332:	e08e      	b.n	8010452 <_dtoa_r+0x9aa>
 8010334:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010336:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801033a:	e757      	b.n	80101ec <_dtoa_r+0x744>
 801033c:	3fe00000 	.word	0x3fe00000
 8010340:	40240000 	.word	0x40240000
 8010344:	9b08      	ldr	r3, [sp, #32]
 8010346:	1e5c      	subs	r4, r3, #1
 8010348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801034a:	42a3      	cmp	r3, r4
 801034c:	bfbf      	itttt	lt
 801034e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010350:	940a      	strlt	r4, [sp, #40]	; 0x28
 8010352:	1ae2      	sublt	r2, r4, r3
 8010354:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010356:	bfb6      	itet	lt
 8010358:	189b      	addlt	r3, r3, r2
 801035a:	1b1c      	subge	r4, r3, r4
 801035c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801035e:	9b08      	ldr	r3, [sp, #32]
 8010360:	bfb8      	it	lt
 8010362:	2400      	movlt	r4, #0
 8010364:	2b00      	cmp	r3, #0
 8010366:	bfb9      	ittee	lt
 8010368:	9b06      	ldrlt	r3, [sp, #24]
 801036a:	9a08      	ldrlt	r2, [sp, #32]
 801036c:	9f06      	ldrge	r7, [sp, #24]
 801036e:	9b08      	ldrge	r3, [sp, #32]
 8010370:	bfbc      	itt	lt
 8010372:	1a9f      	sublt	r7, r3, r2
 8010374:	2300      	movlt	r3, #0
 8010376:	e73b      	b.n	80101f0 <_dtoa_r+0x748>
 8010378:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801037a:	9f06      	ldr	r7, [sp, #24]
 801037c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801037e:	e742      	b.n	8010206 <_dtoa_r+0x75e>
 8010380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010382:	e76b      	b.n	801025c <_dtoa_r+0x7b4>
 8010384:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010386:	2b01      	cmp	r3, #1
 8010388:	dc19      	bgt.n	80103be <_dtoa_r+0x916>
 801038a:	9b04      	ldr	r3, [sp, #16]
 801038c:	b9bb      	cbnz	r3, 80103be <_dtoa_r+0x916>
 801038e:	9b05      	ldr	r3, [sp, #20]
 8010390:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010394:	b99b      	cbnz	r3, 80103be <_dtoa_r+0x916>
 8010396:	9b05      	ldr	r3, [sp, #20]
 8010398:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801039c:	0d1b      	lsrs	r3, r3, #20
 801039e:	051b      	lsls	r3, r3, #20
 80103a0:	b183      	cbz	r3, 80103c4 <_dtoa_r+0x91c>
 80103a2:	9b06      	ldr	r3, [sp, #24]
 80103a4:	3301      	adds	r3, #1
 80103a6:	9306      	str	r3, [sp, #24]
 80103a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103aa:	3301      	adds	r3, #1
 80103ac:	9309      	str	r3, [sp, #36]	; 0x24
 80103ae:	f04f 0801 	mov.w	r8, #1
 80103b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	f47f af6a 	bne.w	801028e <_dtoa_r+0x7e6>
 80103ba:	2001      	movs	r0, #1
 80103bc:	e76f      	b.n	801029e <_dtoa_r+0x7f6>
 80103be:	f04f 0800 	mov.w	r8, #0
 80103c2:	e7f6      	b.n	80103b2 <_dtoa_r+0x90a>
 80103c4:	4698      	mov	r8, r3
 80103c6:	e7f4      	b.n	80103b2 <_dtoa_r+0x90a>
 80103c8:	f43f af7d 	beq.w	80102c6 <_dtoa_r+0x81e>
 80103cc:	4618      	mov	r0, r3
 80103ce:	301c      	adds	r0, #28
 80103d0:	e772      	b.n	80102b8 <_dtoa_r+0x810>
 80103d2:	9b08      	ldr	r3, [sp, #32]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	dc36      	bgt.n	8010446 <_dtoa_r+0x99e>
 80103d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80103da:	2b02      	cmp	r3, #2
 80103dc:	dd33      	ble.n	8010446 <_dtoa_r+0x99e>
 80103de:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80103e2:	f1b9 0f00 	cmp.w	r9, #0
 80103e6:	d10d      	bne.n	8010404 <_dtoa_r+0x95c>
 80103e8:	4621      	mov	r1, r4
 80103ea:	464b      	mov	r3, r9
 80103ec:	2205      	movs	r2, #5
 80103ee:	4628      	mov	r0, r5
 80103f0:	f000 fd2e 	bl	8010e50 <__multadd>
 80103f4:	4601      	mov	r1, r0
 80103f6:	4604      	mov	r4, r0
 80103f8:	4658      	mov	r0, fp
 80103fa:	f000 ff8f 	bl	801131c <__mcmp>
 80103fe:	2800      	cmp	r0, #0
 8010400:	f73f adb8 	bgt.w	800ff74 <_dtoa_r+0x4cc>
 8010404:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010406:	9f03      	ldr	r7, [sp, #12]
 8010408:	ea6f 0a03 	mvn.w	sl, r3
 801040c:	f04f 0800 	mov.w	r8, #0
 8010410:	4621      	mov	r1, r4
 8010412:	4628      	mov	r0, r5
 8010414:	f000 fcfa 	bl	8010e0c <_Bfree>
 8010418:	2e00      	cmp	r6, #0
 801041a:	f43f aea7 	beq.w	801016c <_dtoa_r+0x6c4>
 801041e:	f1b8 0f00 	cmp.w	r8, #0
 8010422:	d005      	beq.n	8010430 <_dtoa_r+0x988>
 8010424:	45b0      	cmp	r8, r6
 8010426:	d003      	beq.n	8010430 <_dtoa_r+0x988>
 8010428:	4641      	mov	r1, r8
 801042a:	4628      	mov	r0, r5
 801042c:	f000 fcee 	bl	8010e0c <_Bfree>
 8010430:	4631      	mov	r1, r6
 8010432:	4628      	mov	r0, r5
 8010434:	f000 fcea 	bl	8010e0c <_Bfree>
 8010438:	e698      	b.n	801016c <_dtoa_r+0x6c4>
 801043a:	2400      	movs	r4, #0
 801043c:	4626      	mov	r6, r4
 801043e:	e7e1      	b.n	8010404 <_dtoa_r+0x95c>
 8010440:	46c2      	mov	sl, r8
 8010442:	4626      	mov	r6, r4
 8010444:	e596      	b.n	800ff74 <_dtoa_r+0x4cc>
 8010446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010448:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801044c:	2b00      	cmp	r3, #0
 801044e:	f000 80fd 	beq.w	801064c <_dtoa_r+0xba4>
 8010452:	2f00      	cmp	r7, #0
 8010454:	dd05      	ble.n	8010462 <_dtoa_r+0x9ba>
 8010456:	4631      	mov	r1, r6
 8010458:	463a      	mov	r2, r7
 801045a:	4628      	mov	r0, r5
 801045c:	f000 feee 	bl	801123c <__lshift>
 8010460:	4606      	mov	r6, r0
 8010462:	f1b8 0f00 	cmp.w	r8, #0
 8010466:	d05c      	beq.n	8010522 <_dtoa_r+0xa7a>
 8010468:	6871      	ldr	r1, [r6, #4]
 801046a:	4628      	mov	r0, r5
 801046c:	f000 fc8e 	bl	8010d8c <_Balloc>
 8010470:	4607      	mov	r7, r0
 8010472:	b928      	cbnz	r0, 8010480 <_dtoa_r+0x9d8>
 8010474:	4b80      	ldr	r3, [pc, #512]	; (8010678 <_dtoa_r+0xbd0>)
 8010476:	4602      	mov	r2, r0
 8010478:	f240 21ea 	movw	r1, #746	; 0x2ea
 801047c:	f7ff bb28 	b.w	800fad0 <_dtoa_r+0x28>
 8010480:	6932      	ldr	r2, [r6, #16]
 8010482:	3202      	adds	r2, #2
 8010484:	0092      	lsls	r2, r2, #2
 8010486:	f106 010c 	add.w	r1, r6, #12
 801048a:	300c      	adds	r0, #12
 801048c:	f7fd fcea 	bl	800de64 <memcpy>
 8010490:	2201      	movs	r2, #1
 8010492:	4639      	mov	r1, r7
 8010494:	4628      	mov	r0, r5
 8010496:	f000 fed1 	bl	801123c <__lshift>
 801049a:	9b03      	ldr	r3, [sp, #12]
 801049c:	3301      	adds	r3, #1
 801049e:	9308      	str	r3, [sp, #32]
 80104a0:	9b03      	ldr	r3, [sp, #12]
 80104a2:	444b      	add	r3, r9
 80104a4:	930a      	str	r3, [sp, #40]	; 0x28
 80104a6:	9b04      	ldr	r3, [sp, #16]
 80104a8:	f003 0301 	and.w	r3, r3, #1
 80104ac:	46b0      	mov	r8, r6
 80104ae:	9309      	str	r3, [sp, #36]	; 0x24
 80104b0:	4606      	mov	r6, r0
 80104b2:	9b08      	ldr	r3, [sp, #32]
 80104b4:	4621      	mov	r1, r4
 80104b6:	3b01      	subs	r3, #1
 80104b8:	4658      	mov	r0, fp
 80104ba:	9304      	str	r3, [sp, #16]
 80104bc:	f7ff fa6a 	bl	800f994 <quorem>
 80104c0:	4603      	mov	r3, r0
 80104c2:	3330      	adds	r3, #48	; 0x30
 80104c4:	9006      	str	r0, [sp, #24]
 80104c6:	4641      	mov	r1, r8
 80104c8:	4658      	mov	r0, fp
 80104ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80104cc:	f000 ff26 	bl	801131c <__mcmp>
 80104d0:	4632      	mov	r2, r6
 80104d2:	4681      	mov	r9, r0
 80104d4:	4621      	mov	r1, r4
 80104d6:	4628      	mov	r0, r5
 80104d8:	f000 ff3c 	bl	8011354 <__mdiff>
 80104dc:	68c2      	ldr	r2, [r0, #12]
 80104de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104e0:	4607      	mov	r7, r0
 80104e2:	bb02      	cbnz	r2, 8010526 <_dtoa_r+0xa7e>
 80104e4:	4601      	mov	r1, r0
 80104e6:	4658      	mov	r0, fp
 80104e8:	f000 ff18 	bl	801131c <__mcmp>
 80104ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104ee:	4602      	mov	r2, r0
 80104f0:	4639      	mov	r1, r7
 80104f2:	4628      	mov	r0, r5
 80104f4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80104f8:	f000 fc88 	bl	8010e0c <_Bfree>
 80104fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010500:	9f08      	ldr	r7, [sp, #32]
 8010502:	ea43 0102 	orr.w	r1, r3, r2
 8010506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010508:	430b      	orrs	r3, r1
 801050a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801050c:	d10d      	bne.n	801052a <_dtoa_r+0xa82>
 801050e:	2b39      	cmp	r3, #57	; 0x39
 8010510:	d029      	beq.n	8010566 <_dtoa_r+0xabe>
 8010512:	f1b9 0f00 	cmp.w	r9, #0
 8010516:	dd01      	ble.n	801051c <_dtoa_r+0xa74>
 8010518:	9b06      	ldr	r3, [sp, #24]
 801051a:	3331      	adds	r3, #49	; 0x31
 801051c:	9a04      	ldr	r2, [sp, #16]
 801051e:	7013      	strb	r3, [r2, #0]
 8010520:	e776      	b.n	8010410 <_dtoa_r+0x968>
 8010522:	4630      	mov	r0, r6
 8010524:	e7b9      	b.n	801049a <_dtoa_r+0x9f2>
 8010526:	2201      	movs	r2, #1
 8010528:	e7e2      	b.n	80104f0 <_dtoa_r+0xa48>
 801052a:	f1b9 0f00 	cmp.w	r9, #0
 801052e:	db06      	blt.n	801053e <_dtoa_r+0xa96>
 8010530:	9922      	ldr	r1, [sp, #136]	; 0x88
 8010532:	ea41 0909 	orr.w	r9, r1, r9
 8010536:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010538:	ea59 0101 	orrs.w	r1, r9, r1
 801053c:	d120      	bne.n	8010580 <_dtoa_r+0xad8>
 801053e:	2a00      	cmp	r2, #0
 8010540:	ddec      	ble.n	801051c <_dtoa_r+0xa74>
 8010542:	4659      	mov	r1, fp
 8010544:	2201      	movs	r2, #1
 8010546:	4628      	mov	r0, r5
 8010548:	9308      	str	r3, [sp, #32]
 801054a:	f000 fe77 	bl	801123c <__lshift>
 801054e:	4621      	mov	r1, r4
 8010550:	4683      	mov	fp, r0
 8010552:	f000 fee3 	bl	801131c <__mcmp>
 8010556:	2800      	cmp	r0, #0
 8010558:	9b08      	ldr	r3, [sp, #32]
 801055a:	dc02      	bgt.n	8010562 <_dtoa_r+0xaba>
 801055c:	d1de      	bne.n	801051c <_dtoa_r+0xa74>
 801055e:	07da      	lsls	r2, r3, #31
 8010560:	d5dc      	bpl.n	801051c <_dtoa_r+0xa74>
 8010562:	2b39      	cmp	r3, #57	; 0x39
 8010564:	d1d8      	bne.n	8010518 <_dtoa_r+0xa70>
 8010566:	9a04      	ldr	r2, [sp, #16]
 8010568:	2339      	movs	r3, #57	; 0x39
 801056a:	7013      	strb	r3, [r2, #0]
 801056c:	463b      	mov	r3, r7
 801056e:	461f      	mov	r7, r3
 8010570:	3b01      	subs	r3, #1
 8010572:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8010576:	2a39      	cmp	r2, #57	; 0x39
 8010578:	d050      	beq.n	801061c <_dtoa_r+0xb74>
 801057a:	3201      	adds	r2, #1
 801057c:	701a      	strb	r2, [r3, #0]
 801057e:	e747      	b.n	8010410 <_dtoa_r+0x968>
 8010580:	2a00      	cmp	r2, #0
 8010582:	dd03      	ble.n	801058c <_dtoa_r+0xae4>
 8010584:	2b39      	cmp	r3, #57	; 0x39
 8010586:	d0ee      	beq.n	8010566 <_dtoa_r+0xabe>
 8010588:	3301      	adds	r3, #1
 801058a:	e7c7      	b.n	801051c <_dtoa_r+0xa74>
 801058c:	9a08      	ldr	r2, [sp, #32]
 801058e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010590:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010594:	428a      	cmp	r2, r1
 8010596:	d02a      	beq.n	80105ee <_dtoa_r+0xb46>
 8010598:	4659      	mov	r1, fp
 801059a:	2300      	movs	r3, #0
 801059c:	220a      	movs	r2, #10
 801059e:	4628      	mov	r0, r5
 80105a0:	f000 fc56 	bl	8010e50 <__multadd>
 80105a4:	45b0      	cmp	r8, r6
 80105a6:	4683      	mov	fp, r0
 80105a8:	f04f 0300 	mov.w	r3, #0
 80105ac:	f04f 020a 	mov.w	r2, #10
 80105b0:	4641      	mov	r1, r8
 80105b2:	4628      	mov	r0, r5
 80105b4:	d107      	bne.n	80105c6 <_dtoa_r+0xb1e>
 80105b6:	f000 fc4b 	bl	8010e50 <__multadd>
 80105ba:	4680      	mov	r8, r0
 80105bc:	4606      	mov	r6, r0
 80105be:	9b08      	ldr	r3, [sp, #32]
 80105c0:	3301      	adds	r3, #1
 80105c2:	9308      	str	r3, [sp, #32]
 80105c4:	e775      	b.n	80104b2 <_dtoa_r+0xa0a>
 80105c6:	f000 fc43 	bl	8010e50 <__multadd>
 80105ca:	4631      	mov	r1, r6
 80105cc:	4680      	mov	r8, r0
 80105ce:	2300      	movs	r3, #0
 80105d0:	220a      	movs	r2, #10
 80105d2:	4628      	mov	r0, r5
 80105d4:	f000 fc3c 	bl	8010e50 <__multadd>
 80105d8:	4606      	mov	r6, r0
 80105da:	e7f0      	b.n	80105be <_dtoa_r+0xb16>
 80105dc:	f1b9 0f00 	cmp.w	r9, #0
 80105e0:	9a03      	ldr	r2, [sp, #12]
 80105e2:	bfcc      	ite	gt
 80105e4:	464f      	movgt	r7, r9
 80105e6:	2701      	movle	r7, #1
 80105e8:	4417      	add	r7, r2
 80105ea:	f04f 0800 	mov.w	r8, #0
 80105ee:	4659      	mov	r1, fp
 80105f0:	2201      	movs	r2, #1
 80105f2:	4628      	mov	r0, r5
 80105f4:	9308      	str	r3, [sp, #32]
 80105f6:	f000 fe21 	bl	801123c <__lshift>
 80105fa:	4621      	mov	r1, r4
 80105fc:	4683      	mov	fp, r0
 80105fe:	f000 fe8d 	bl	801131c <__mcmp>
 8010602:	2800      	cmp	r0, #0
 8010604:	dcb2      	bgt.n	801056c <_dtoa_r+0xac4>
 8010606:	d102      	bne.n	801060e <_dtoa_r+0xb66>
 8010608:	9b08      	ldr	r3, [sp, #32]
 801060a:	07db      	lsls	r3, r3, #31
 801060c:	d4ae      	bmi.n	801056c <_dtoa_r+0xac4>
 801060e:	463b      	mov	r3, r7
 8010610:	461f      	mov	r7, r3
 8010612:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010616:	2a30      	cmp	r2, #48	; 0x30
 8010618:	d0fa      	beq.n	8010610 <_dtoa_r+0xb68>
 801061a:	e6f9      	b.n	8010410 <_dtoa_r+0x968>
 801061c:	9a03      	ldr	r2, [sp, #12]
 801061e:	429a      	cmp	r2, r3
 8010620:	d1a5      	bne.n	801056e <_dtoa_r+0xac6>
 8010622:	f10a 0a01 	add.w	sl, sl, #1
 8010626:	2331      	movs	r3, #49	; 0x31
 8010628:	e779      	b.n	801051e <_dtoa_r+0xa76>
 801062a:	4b14      	ldr	r3, [pc, #80]	; (801067c <_dtoa_r+0xbd4>)
 801062c:	f7ff baa7 	b.w	800fb7e <_dtoa_r+0xd6>
 8010630:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010632:	2b00      	cmp	r3, #0
 8010634:	f47f aa80 	bne.w	800fb38 <_dtoa_r+0x90>
 8010638:	4b11      	ldr	r3, [pc, #68]	; (8010680 <_dtoa_r+0xbd8>)
 801063a:	f7ff baa0 	b.w	800fb7e <_dtoa_r+0xd6>
 801063e:	f1b9 0f00 	cmp.w	r9, #0
 8010642:	dc03      	bgt.n	801064c <_dtoa_r+0xba4>
 8010644:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010646:	2b02      	cmp	r3, #2
 8010648:	f73f aecb 	bgt.w	80103e2 <_dtoa_r+0x93a>
 801064c:	9f03      	ldr	r7, [sp, #12]
 801064e:	4621      	mov	r1, r4
 8010650:	4658      	mov	r0, fp
 8010652:	f7ff f99f 	bl	800f994 <quorem>
 8010656:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801065a:	f807 3b01 	strb.w	r3, [r7], #1
 801065e:	9a03      	ldr	r2, [sp, #12]
 8010660:	1aba      	subs	r2, r7, r2
 8010662:	4591      	cmp	r9, r2
 8010664:	ddba      	ble.n	80105dc <_dtoa_r+0xb34>
 8010666:	4659      	mov	r1, fp
 8010668:	2300      	movs	r3, #0
 801066a:	220a      	movs	r2, #10
 801066c:	4628      	mov	r0, r5
 801066e:	f000 fbef 	bl	8010e50 <__multadd>
 8010672:	4683      	mov	fp, r0
 8010674:	e7eb      	b.n	801064e <_dtoa_r+0xba6>
 8010676:	bf00      	nop
 8010678:	0801305d 	.word	0x0801305d
 801067c:	08012e3c 	.word	0x08012e3c
 8010680:	08012fde 	.word	0x08012fde

08010684 <rshift>:
 8010684:	6903      	ldr	r3, [r0, #16]
 8010686:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801068a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801068e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010692:	f100 0414 	add.w	r4, r0, #20
 8010696:	dd45      	ble.n	8010724 <rshift+0xa0>
 8010698:	f011 011f 	ands.w	r1, r1, #31
 801069c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80106a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80106a4:	d10c      	bne.n	80106c0 <rshift+0x3c>
 80106a6:	f100 0710 	add.w	r7, r0, #16
 80106aa:	4629      	mov	r1, r5
 80106ac:	42b1      	cmp	r1, r6
 80106ae:	d334      	bcc.n	801071a <rshift+0x96>
 80106b0:	1a9b      	subs	r3, r3, r2
 80106b2:	009b      	lsls	r3, r3, #2
 80106b4:	1eea      	subs	r2, r5, #3
 80106b6:	4296      	cmp	r6, r2
 80106b8:	bf38      	it	cc
 80106ba:	2300      	movcc	r3, #0
 80106bc:	4423      	add	r3, r4
 80106be:	e015      	b.n	80106ec <rshift+0x68>
 80106c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80106c4:	f1c1 0820 	rsb	r8, r1, #32
 80106c8:	40cf      	lsrs	r7, r1
 80106ca:	f105 0e04 	add.w	lr, r5, #4
 80106ce:	46a1      	mov	r9, r4
 80106d0:	4576      	cmp	r6, lr
 80106d2:	46f4      	mov	ip, lr
 80106d4:	d815      	bhi.n	8010702 <rshift+0x7e>
 80106d6:	1a9a      	subs	r2, r3, r2
 80106d8:	0092      	lsls	r2, r2, #2
 80106da:	3a04      	subs	r2, #4
 80106dc:	3501      	adds	r5, #1
 80106de:	42ae      	cmp	r6, r5
 80106e0:	bf38      	it	cc
 80106e2:	2200      	movcc	r2, #0
 80106e4:	18a3      	adds	r3, r4, r2
 80106e6:	50a7      	str	r7, [r4, r2]
 80106e8:	b107      	cbz	r7, 80106ec <rshift+0x68>
 80106ea:	3304      	adds	r3, #4
 80106ec:	1b1a      	subs	r2, r3, r4
 80106ee:	42a3      	cmp	r3, r4
 80106f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80106f4:	bf08      	it	eq
 80106f6:	2300      	moveq	r3, #0
 80106f8:	6102      	str	r2, [r0, #16]
 80106fa:	bf08      	it	eq
 80106fc:	6143      	streq	r3, [r0, #20]
 80106fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010702:	f8dc c000 	ldr.w	ip, [ip]
 8010706:	fa0c fc08 	lsl.w	ip, ip, r8
 801070a:	ea4c 0707 	orr.w	r7, ip, r7
 801070e:	f849 7b04 	str.w	r7, [r9], #4
 8010712:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010716:	40cf      	lsrs	r7, r1
 8010718:	e7da      	b.n	80106d0 <rshift+0x4c>
 801071a:	f851 cb04 	ldr.w	ip, [r1], #4
 801071e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010722:	e7c3      	b.n	80106ac <rshift+0x28>
 8010724:	4623      	mov	r3, r4
 8010726:	e7e1      	b.n	80106ec <rshift+0x68>

08010728 <__hexdig_fun>:
 8010728:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801072c:	2b09      	cmp	r3, #9
 801072e:	d802      	bhi.n	8010736 <__hexdig_fun+0xe>
 8010730:	3820      	subs	r0, #32
 8010732:	b2c0      	uxtb	r0, r0
 8010734:	4770      	bx	lr
 8010736:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801073a:	2b05      	cmp	r3, #5
 801073c:	d801      	bhi.n	8010742 <__hexdig_fun+0x1a>
 801073e:	3847      	subs	r0, #71	; 0x47
 8010740:	e7f7      	b.n	8010732 <__hexdig_fun+0xa>
 8010742:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010746:	2b05      	cmp	r3, #5
 8010748:	d801      	bhi.n	801074e <__hexdig_fun+0x26>
 801074a:	3827      	subs	r0, #39	; 0x27
 801074c:	e7f1      	b.n	8010732 <__hexdig_fun+0xa>
 801074e:	2000      	movs	r0, #0
 8010750:	4770      	bx	lr
	...

08010754 <__gethex>:
 8010754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010758:	b08b      	sub	sp, #44	; 0x2c
 801075a:	468b      	mov	fp, r1
 801075c:	9305      	str	r3, [sp, #20]
 801075e:	4bb2      	ldr	r3, [pc, #712]	; (8010a28 <__gethex+0x2d4>)
 8010760:	9002      	str	r0, [sp, #8]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	9303      	str	r3, [sp, #12]
 8010766:	4618      	mov	r0, r3
 8010768:	4690      	mov	r8, r2
 801076a:	f7ef fd09 	bl	8000180 <strlen>
 801076e:	9b03      	ldr	r3, [sp, #12]
 8010770:	f8db 2000 	ldr.w	r2, [fp]
 8010774:	4403      	add	r3, r0
 8010776:	4682      	mov	sl, r0
 8010778:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801077c:	9306      	str	r3, [sp, #24]
 801077e:	1c93      	adds	r3, r2, #2
 8010780:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010784:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010788:	32fe      	adds	r2, #254	; 0xfe
 801078a:	18d1      	adds	r1, r2, r3
 801078c:	461f      	mov	r7, r3
 801078e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010792:	9101      	str	r1, [sp, #4]
 8010794:	2830      	cmp	r0, #48	; 0x30
 8010796:	d0f8      	beq.n	801078a <__gethex+0x36>
 8010798:	f7ff ffc6 	bl	8010728 <__hexdig_fun>
 801079c:	4604      	mov	r4, r0
 801079e:	2800      	cmp	r0, #0
 80107a0:	d13a      	bne.n	8010818 <__gethex+0xc4>
 80107a2:	9903      	ldr	r1, [sp, #12]
 80107a4:	4652      	mov	r2, sl
 80107a6:	4638      	mov	r0, r7
 80107a8:	f7fe f9fe 	bl	800eba8 <strncmp>
 80107ac:	4605      	mov	r5, r0
 80107ae:	2800      	cmp	r0, #0
 80107b0:	d166      	bne.n	8010880 <__gethex+0x12c>
 80107b2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80107b6:	eb07 060a 	add.w	r6, r7, sl
 80107ba:	f7ff ffb5 	bl	8010728 <__hexdig_fun>
 80107be:	2800      	cmp	r0, #0
 80107c0:	d060      	beq.n	8010884 <__gethex+0x130>
 80107c2:	4633      	mov	r3, r6
 80107c4:	7818      	ldrb	r0, [r3, #0]
 80107c6:	2830      	cmp	r0, #48	; 0x30
 80107c8:	461f      	mov	r7, r3
 80107ca:	f103 0301 	add.w	r3, r3, #1
 80107ce:	d0f9      	beq.n	80107c4 <__gethex+0x70>
 80107d0:	f7ff ffaa 	bl	8010728 <__hexdig_fun>
 80107d4:	2301      	movs	r3, #1
 80107d6:	fab0 f480 	clz	r4, r0
 80107da:	0964      	lsrs	r4, r4, #5
 80107dc:	4635      	mov	r5, r6
 80107de:	9301      	str	r3, [sp, #4]
 80107e0:	463a      	mov	r2, r7
 80107e2:	4616      	mov	r6, r2
 80107e4:	3201      	adds	r2, #1
 80107e6:	7830      	ldrb	r0, [r6, #0]
 80107e8:	f7ff ff9e 	bl	8010728 <__hexdig_fun>
 80107ec:	2800      	cmp	r0, #0
 80107ee:	d1f8      	bne.n	80107e2 <__gethex+0x8e>
 80107f0:	9903      	ldr	r1, [sp, #12]
 80107f2:	4652      	mov	r2, sl
 80107f4:	4630      	mov	r0, r6
 80107f6:	f7fe f9d7 	bl	800eba8 <strncmp>
 80107fa:	b980      	cbnz	r0, 801081e <__gethex+0xca>
 80107fc:	b94d      	cbnz	r5, 8010812 <__gethex+0xbe>
 80107fe:	eb06 050a 	add.w	r5, r6, sl
 8010802:	462a      	mov	r2, r5
 8010804:	4616      	mov	r6, r2
 8010806:	3201      	adds	r2, #1
 8010808:	7830      	ldrb	r0, [r6, #0]
 801080a:	f7ff ff8d 	bl	8010728 <__hexdig_fun>
 801080e:	2800      	cmp	r0, #0
 8010810:	d1f8      	bne.n	8010804 <__gethex+0xb0>
 8010812:	1bad      	subs	r5, r5, r6
 8010814:	00ad      	lsls	r5, r5, #2
 8010816:	e004      	b.n	8010822 <__gethex+0xce>
 8010818:	2400      	movs	r4, #0
 801081a:	4625      	mov	r5, r4
 801081c:	e7e0      	b.n	80107e0 <__gethex+0x8c>
 801081e:	2d00      	cmp	r5, #0
 8010820:	d1f7      	bne.n	8010812 <__gethex+0xbe>
 8010822:	7833      	ldrb	r3, [r6, #0]
 8010824:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010828:	2b50      	cmp	r3, #80	; 0x50
 801082a:	d139      	bne.n	80108a0 <__gethex+0x14c>
 801082c:	7873      	ldrb	r3, [r6, #1]
 801082e:	2b2b      	cmp	r3, #43	; 0x2b
 8010830:	d02a      	beq.n	8010888 <__gethex+0x134>
 8010832:	2b2d      	cmp	r3, #45	; 0x2d
 8010834:	d02c      	beq.n	8010890 <__gethex+0x13c>
 8010836:	1c71      	adds	r1, r6, #1
 8010838:	f04f 0900 	mov.w	r9, #0
 801083c:	7808      	ldrb	r0, [r1, #0]
 801083e:	f7ff ff73 	bl	8010728 <__hexdig_fun>
 8010842:	1e43      	subs	r3, r0, #1
 8010844:	b2db      	uxtb	r3, r3
 8010846:	2b18      	cmp	r3, #24
 8010848:	d82a      	bhi.n	80108a0 <__gethex+0x14c>
 801084a:	f1a0 0210 	sub.w	r2, r0, #16
 801084e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010852:	f7ff ff69 	bl	8010728 <__hexdig_fun>
 8010856:	1e43      	subs	r3, r0, #1
 8010858:	b2db      	uxtb	r3, r3
 801085a:	2b18      	cmp	r3, #24
 801085c:	d91b      	bls.n	8010896 <__gethex+0x142>
 801085e:	f1b9 0f00 	cmp.w	r9, #0
 8010862:	d000      	beq.n	8010866 <__gethex+0x112>
 8010864:	4252      	negs	r2, r2
 8010866:	4415      	add	r5, r2
 8010868:	f8cb 1000 	str.w	r1, [fp]
 801086c:	b1d4      	cbz	r4, 80108a4 <__gethex+0x150>
 801086e:	9b01      	ldr	r3, [sp, #4]
 8010870:	2b00      	cmp	r3, #0
 8010872:	bf14      	ite	ne
 8010874:	2700      	movne	r7, #0
 8010876:	2706      	moveq	r7, #6
 8010878:	4638      	mov	r0, r7
 801087a:	b00b      	add	sp, #44	; 0x2c
 801087c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010880:	463e      	mov	r6, r7
 8010882:	4625      	mov	r5, r4
 8010884:	2401      	movs	r4, #1
 8010886:	e7cc      	b.n	8010822 <__gethex+0xce>
 8010888:	f04f 0900 	mov.w	r9, #0
 801088c:	1cb1      	adds	r1, r6, #2
 801088e:	e7d5      	b.n	801083c <__gethex+0xe8>
 8010890:	f04f 0901 	mov.w	r9, #1
 8010894:	e7fa      	b.n	801088c <__gethex+0x138>
 8010896:	230a      	movs	r3, #10
 8010898:	fb03 0202 	mla	r2, r3, r2, r0
 801089c:	3a10      	subs	r2, #16
 801089e:	e7d6      	b.n	801084e <__gethex+0xfa>
 80108a0:	4631      	mov	r1, r6
 80108a2:	e7e1      	b.n	8010868 <__gethex+0x114>
 80108a4:	1bf3      	subs	r3, r6, r7
 80108a6:	3b01      	subs	r3, #1
 80108a8:	4621      	mov	r1, r4
 80108aa:	2b07      	cmp	r3, #7
 80108ac:	dc0a      	bgt.n	80108c4 <__gethex+0x170>
 80108ae:	9802      	ldr	r0, [sp, #8]
 80108b0:	f000 fa6c 	bl	8010d8c <_Balloc>
 80108b4:	4604      	mov	r4, r0
 80108b6:	b940      	cbnz	r0, 80108ca <__gethex+0x176>
 80108b8:	4b5c      	ldr	r3, [pc, #368]	; (8010a2c <__gethex+0x2d8>)
 80108ba:	4602      	mov	r2, r0
 80108bc:	21de      	movs	r1, #222	; 0xde
 80108be:	485c      	ldr	r0, [pc, #368]	; (8010a30 <__gethex+0x2dc>)
 80108c0:	f001 f98a 	bl	8011bd8 <__assert_func>
 80108c4:	3101      	adds	r1, #1
 80108c6:	105b      	asrs	r3, r3, #1
 80108c8:	e7ef      	b.n	80108aa <__gethex+0x156>
 80108ca:	f100 0914 	add.w	r9, r0, #20
 80108ce:	f04f 0b00 	mov.w	fp, #0
 80108d2:	f1ca 0301 	rsb	r3, sl, #1
 80108d6:	f8cd 9010 	str.w	r9, [sp, #16]
 80108da:	f8cd b004 	str.w	fp, [sp, #4]
 80108de:	9308      	str	r3, [sp, #32]
 80108e0:	42b7      	cmp	r7, r6
 80108e2:	d33f      	bcc.n	8010964 <__gethex+0x210>
 80108e4:	9f04      	ldr	r7, [sp, #16]
 80108e6:	9b01      	ldr	r3, [sp, #4]
 80108e8:	f847 3b04 	str.w	r3, [r7], #4
 80108ec:	eba7 0709 	sub.w	r7, r7, r9
 80108f0:	10bf      	asrs	r7, r7, #2
 80108f2:	6127      	str	r7, [r4, #16]
 80108f4:	4618      	mov	r0, r3
 80108f6:	f000 fb3b 	bl	8010f70 <__hi0bits>
 80108fa:	017f      	lsls	r7, r7, #5
 80108fc:	f8d8 6000 	ldr.w	r6, [r8]
 8010900:	1a3f      	subs	r7, r7, r0
 8010902:	42b7      	cmp	r7, r6
 8010904:	dd62      	ble.n	80109cc <__gethex+0x278>
 8010906:	1bbf      	subs	r7, r7, r6
 8010908:	4639      	mov	r1, r7
 801090a:	4620      	mov	r0, r4
 801090c:	f000 fed1 	bl	80116b2 <__any_on>
 8010910:	4682      	mov	sl, r0
 8010912:	b1a8      	cbz	r0, 8010940 <__gethex+0x1ec>
 8010914:	1e7b      	subs	r3, r7, #1
 8010916:	1159      	asrs	r1, r3, #5
 8010918:	f003 021f 	and.w	r2, r3, #31
 801091c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010920:	f04f 0a01 	mov.w	sl, #1
 8010924:	fa0a f202 	lsl.w	r2, sl, r2
 8010928:	420a      	tst	r2, r1
 801092a:	d009      	beq.n	8010940 <__gethex+0x1ec>
 801092c:	4553      	cmp	r3, sl
 801092e:	dd05      	ble.n	801093c <__gethex+0x1e8>
 8010930:	1eb9      	subs	r1, r7, #2
 8010932:	4620      	mov	r0, r4
 8010934:	f000 febd 	bl	80116b2 <__any_on>
 8010938:	2800      	cmp	r0, #0
 801093a:	d144      	bne.n	80109c6 <__gethex+0x272>
 801093c:	f04f 0a02 	mov.w	sl, #2
 8010940:	4639      	mov	r1, r7
 8010942:	4620      	mov	r0, r4
 8010944:	f7ff fe9e 	bl	8010684 <rshift>
 8010948:	443d      	add	r5, r7
 801094a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801094e:	42ab      	cmp	r3, r5
 8010950:	da4a      	bge.n	80109e8 <__gethex+0x294>
 8010952:	9802      	ldr	r0, [sp, #8]
 8010954:	4621      	mov	r1, r4
 8010956:	f000 fa59 	bl	8010e0c <_Bfree>
 801095a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801095c:	2300      	movs	r3, #0
 801095e:	6013      	str	r3, [r2, #0]
 8010960:	27a3      	movs	r7, #163	; 0xa3
 8010962:	e789      	b.n	8010878 <__gethex+0x124>
 8010964:	1e73      	subs	r3, r6, #1
 8010966:	9a06      	ldr	r2, [sp, #24]
 8010968:	9307      	str	r3, [sp, #28]
 801096a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801096e:	4293      	cmp	r3, r2
 8010970:	d019      	beq.n	80109a6 <__gethex+0x252>
 8010972:	f1bb 0f20 	cmp.w	fp, #32
 8010976:	d107      	bne.n	8010988 <__gethex+0x234>
 8010978:	9b04      	ldr	r3, [sp, #16]
 801097a:	9a01      	ldr	r2, [sp, #4]
 801097c:	f843 2b04 	str.w	r2, [r3], #4
 8010980:	9304      	str	r3, [sp, #16]
 8010982:	2300      	movs	r3, #0
 8010984:	9301      	str	r3, [sp, #4]
 8010986:	469b      	mov	fp, r3
 8010988:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801098c:	f7ff fecc 	bl	8010728 <__hexdig_fun>
 8010990:	9b01      	ldr	r3, [sp, #4]
 8010992:	f000 000f 	and.w	r0, r0, #15
 8010996:	fa00 f00b 	lsl.w	r0, r0, fp
 801099a:	4303      	orrs	r3, r0
 801099c:	9301      	str	r3, [sp, #4]
 801099e:	f10b 0b04 	add.w	fp, fp, #4
 80109a2:	9b07      	ldr	r3, [sp, #28]
 80109a4:	e00d      	b.n	80109c2 <__gethex+0x26e>
 80109a6:	9a08      	ldr	r2, [sp, #32]
 80109a8:	1e73      	subs	r3, r6, #1
 80109aa:	4413      	add	r3, r2
 80109ac:	42bb      	cmp	r3, r7
 80109ae:	d3e0      	bcc.n	8010972 <__gethex+0x21e>
 80109b0:	4618      	mov	r0, r3
 80109b2:	9903      	ldr	r1, [sp, #12]
 80109b4:	9309      	str	r3, [sp, #36]	; 0x24
 80109b6:	4652      	mov	r2, sl
 80109b8:	f7fe f8f6 	bl	800eba8 <strncmp>
 80109bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109be:	2800      	cmp	r0, #0
 80109c0:	d1d7      	bne.n	8010972 <__gethex+0x21e>
 80109c2:	461e      	mov	r6, r3
 80109c4:	e78c      	b.n	80108e0 <__gethex+0x18c>
 80109c6:	f04f 0a03 	mov.w	sl, #3
 80109ca:	e7b9      	b.n	8010940 <__gethex+0x1ec>
 80109cc:	da09      	bge.n	80109e2 <__gethex+0x28e>
 80109ce:	1bf7      	subs	r7, r6, r7
 80109d0:	4621      	mov	r1, r4
 80109d2:	9802      	ldr	r0, [sp, #8]
 80109d4:	463a      	mov	r2, r7
 80109d6:	f000 fc31 	bl	801123c <__lshift>
 80109da:	1bed      	subs	r5, r5, r7
 80109dc:	4604      	mov	r4, r0
 80109de:	f100 0914 	add.w	r9, r0, #20
 80109e2:	f04f 0a00 	mov.w	sl, #0
 80109e6:	e7b0      	b.n	801094a <__gethex+0x1f6>
 80109e8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80109ec:	42a8      	cmp	r0, r5
 80109ee:	dd71      	ble.n	8010ad4 <__gethex+0x380>
 80109f0:	1b45      	subs	r5, r0, r5
 80109f2:	42ae      	cmp	r6, r5
 80109f4:	dc35      	bgt.n	8010a62 <__gethex+0x30e>
 80109f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80109fa:	2b02      	cmp	r3, #2
 80109fc:	d029      	beq.n	8010a52 <__gethex+0x2fe>
 80109fe:	2b03      	cmp	r3, #3
 8010a00:	d02b      	beq.n	8010a5a <__gethex+0x306>
 8010a02:	2b01      	cmp	r3, #1
 8010a04:	d11c      	bne.n	8010a40 <__gethex+0x2ec>
 8010a06:	42ae      	cmp	r6, r5
 8010a08:	d11a      	bne.n	8010a40 <__gethex+0x2ec>
 8010a0a:	2e01      	cmp	r6, #1
 8010a0c:	d112      	bne.n	8010a34 <__gethex+0x2e0>
 8010a0e:	9a05      	ldr	r2, [sp, #20]
 8010a10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010a14:	6013      	str	r3, [r2, #0]
 8010a16:	2301      	movs	r3, #1
 8010a18:	6123      	str	r3, [r4, #16]
 8010a1a:	f8c9 3000 	str.w	r3, [r9]
 8010a1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a20:	2762      	movs	r7, #98	; 0x62
 8010a22:	601c      	str	r4, [r3, #0]
 8010a24:	e728      	b.n	8010878 <__gethex+0x124>
 8010a26:	bf00      	nop
 8010a28:	080130d4 	.word	0x080130d4
 8010a2c:	0801305d 	.word	0x0801305d
 8010a30:	0801306e 	.word	0x0801306e
 8010a34:	1e71      	subs	r1, r6, #1
 8010a36:	4620      	mov	r0, r4
 8010a38:	f000 fe3b 	bl	80116b2 <__any_on>
 8010a3c:	2800      	cmp	r0, #0
 8010a3e:	d1e6      	bne.n	8010a0e <__gethex+0x2ba>
 8010a40:	9802      	ldr	r0, [sp, #8]
 8010a42:	4621      	mov	r1, r4
 8010a44:	f000 f9e2 	bl	8010e0c <_Bfree>
 8010a48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	6013      	str	r3, [r2, #0]
 8010a4e:	2750      	movs	r7, #80	; 0x50
 8010a50:	e712      	b.n	8010878 <__gethex+0x124>
 8010a52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d1f3      	bne.n	8010a40 <__gethex+0x2ec>
 8010a58:	e7d9      	b.n	8010a0e <__gethex+0x2ba>
 8010a5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d1d6      	bne.n	8010a0e <__gethex+0x2ba>
 8010a60:	e7ee      	b.n	8010a40 <__gethex+0x2ec>
 8010a62:	1e6f      	subs	r7, r5, #1
 8010a64:	f1ba 0f00 	cmp.w	sl, #0
 8010a68:	d131      	bne.n	8010ace <__gethex+0x37a>
 8010a6a:	b127      	cbz	r7, 8010a76 <__gethex+0x322>
 8010a6c:	4639      	mov	r1, r7
 8010a6e:	4620      	mov	r0, r4
 8010a70:	f000 fe1f 	bl	80116b2 <__any_on>
 8010a74:	4682      	mov	sl, r0
 8010a76:	117b      	asrs	r3, r7, #5
 8010a78:	2101      	movs	r1, #1
 8010a7a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010a7e:	f007 071f 	and.w	r7, r7, #31
 8010a82:	fa01 f707 	lsl.w	r7, r1, r7
 8010a86:	421f      	tst	r7, r3
 8010a88:	4629      	mov	r1, r5
 8010a8a:	4620      	mov	r0, r4
 8010a8c:	bf18      	it	ne
 8010a8e:	f04a 0a02 	orrne.w	sl, sl, #2
 8010a92:	1b76      	subs	r6, r6, r5
 8010a94:	f7ff fdf6 	bl	8010684 <rshift>
 8010a98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010a9c:	2702      	movs	r7, #2
 8010a9e:	f1ba 0f00 	cmp.w	sl, #0
 8010aa2:	d048      	beq.n	8010b36 <__gethex+0x3e2>
 8010aa4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010aa8:	2b02      	cmp	r3, #2
 8010aaa:	d015      	beq.n	8010ad8 <__gethex+0x384>
 8010aac:	2b03      	cmp	r3, #3
 8010aae:	d017      	beq.n	8010ae0 <__gethex+0x38c>
 8010ab0:	2b01      	cmp	r3, #1
 8010ab2:	d109      	bne.n	8010ac8 <__gethex+0x374>
 8010ab4:	f01a 0f02 	tst.w	sl, #2
 8010ab8:	d006      	beq.n	8010ac8 <__gethex+0x374>
 8010aba:	f8d9 0000 	ldr.w	r0, [r9]
 8010abe:	ea4a 0a00 	orr.w	sl, sl, r0
 8010ac2:	f01a 0f01 	tst.w	sl, #1
 8010ac6:	d10e      	bne.n	8010ae6 <__gethex+0x392>
 8010ac8:	f047 0710 	orr.w	r7, r7, #16
 8010acc:	e033      	b.n	8010b36 <__gethex+0x3e2>
 8010ace:	f04f 0a01 	mov.w	sl, #1
 8010ad2:	e7d0      	b.n	8010a76 <__gethex+0x322>
 8010ad4:	2701      	movs	r7, #1
 8010ad6:	e7e2      	b.n	8010a9e <__gethex+0x34a>
 8010ad8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010ada:	f1c3 0301 	rsb	r3, r3, #1
 8010ade:	9315      	str	r3, [sp, #84]	; 0x54
 8010ae0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d0f0      	beq.n	8010ac8 <__gethex+0x374>
 8010ae6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010aea:	f104 0314 	add.w	r3, r4, #20
 8010aee:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010af2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010af6:	f04f 0c00 	mov.w	ip, #0
 8010afa:	4618      	mov	r0, r3
 8010afc:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b00:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8010b04:	d01c      	beq.n	8010b40 <__gethex+0x3ec>
 8010b06:	3201      	adds	r2, #1
 8010b08:	6002      	str	r2, [r0, #0]
 8010b0a:	2f02      	cmp	r7, #2
 8010b0c:	f104 0314 	add.w	r3, r4, #20
 8010b10:	d13d      	bne.n	8010b8e <__gethex+0x43a>
 8010b12:	f8d8 2000 	ldr.w	r2, [r8]
 8010b16:	3a01      	subs	r2, #1
 8010b18:	42b2      	cmp	r2, r6
 8010b1a:	d10a      	bne.n	8010b32 <__gethex+0x3de>
 8010b1c:	1171      	asrs	r1, r6, #5
 8010b1e:	2201      	movs	r2, #1
 8010b20:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010b24:	f006 061f 	and.w	r6, r6, #31
 8010b28:	fa02 f606 	lsl.w	r6, r2, r6
 8010b2c:	421e      	tst	r6, r3
 8010b2e:	bf18      	it	ne
 8010b30:	4617      	movne	r7, r2
 8010b32:	f047 0720 	orr.w	r7, r7, #32
 8010b36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010b38:	601c      	str	r4, [r3, #0]
 8010b3a:	9b05      	ldr	r3, [sp, #20]
 8010b3c:	601d      	str	r5, [r3, #0]
 8010b3e:	e69b      	b.n	8010878 <__gethex+0x124>
 8010b40:	4299      	cmp	r1, r3
 8010b42:	f843 cc04 	str.w	ip, [r3, #-4]
 8010b46:	d8d8      	bhi.n	8010afa <__gethex+0x3a6>
 8010b48:	68a3      	ldr	r3, [r4, #8]
 8010b4a:	459b      	cmp	fp, r3
 8010b4c:	db17      	blt.n	8010b7e <__gethex+0x42a>
 8010b4e:	6861      	ldr	r1, [r4, #4]
 8010b50:	9802      	ldr	r0, [sp, #8]
 8010b52:	3101      	adds	r1, #1
 8010b54:	f000 f91a 	bl	8010d8c <_Balloc>
 8010b58:	4681      	mov	r9, r0
 8010b5a:	b918      	cbnz	r0, 8010b64 <__gethex+0x410>
 8010b5c:	4b1a      	ldr	r3, [pc, #104]	; (8010bc8 <__gethex+0x474>)
 8010b5e:	4602      	mov	r2, r0
 8010b60:	2184      	movs	r1, #132	; 0x84
 8010b62:	e6ac      	b.n	80108be <__gethex+0x16a>
 8010b64:	6922      	ldr	r2, [r4, #16]
 8010b66:	3202      	adds	r2, #2
 8010b68:	f104 010c 	add.w	r1, r4, #12
 8010b6c:	0092      	lsls	r2, r2, #2
 8010b6e:	300c      	adds	r0, #12
 8010b70:	f7fd f978 	bl	800de64 <memcpy>
 8010b74:	4621      	mov	r1, r4
 8010b76:	9802      	ldr	r0, [sp, #8]
 8010b78:	f000 f948 	bl	8010e0c <_Bfree>
 8010b7c:	464c      	mov	r4, r9
 8010b7e:	6923      	ldr	r3, [r4, #16]
 8010b80:	1c5a      	adds	r2, r3, #1
 8010b82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010b86:	6122      	str	r2, [r4, #16]
 8010b88:	2201      	movs	r2, #1
 8010b8a:	615a      	str	r2, [r3, #20]
 8010b8c:	e7bd      	b.n	8010b0a <__gethex+0x3b6>
 8010b8e:	6922      	ldr	r2, [r4, #16]
 8010b90:	455a      	cmp	r2, fp
 8010b92:	dd0b      	ble.n	8010bac <__gethex+0x458>
 8010b94:	2101      	movs	r1, #1
 8010b96:	4620      	mov	r0, r4
 8010b98:	f7ff fd74 	bl	8010684 <rshift>
 8010b9c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010ba0:	3501      	adds	r5, #1
 8010ba2:	42ab      	cmp	r3, r5
 8010ba4:	f6ff aed5 	blt.w	8010952 <__gethex+0x1fe>
 8010ba8:	2701      	movs	r7, #1
 8010baa:	e7c2      	b.n	8010b32 <__gethex+0x3de>
 8010bac:	f016 061f 	ands.w	r6, r6, #31
 8010bb0:	d0fa      	beq.n	8010ba8 <__gethex+0x454>
 8010bb2:	4453      	add	r3, sl
 8010bb4:	f1c6 0620 	rsb	r6, r6, #32
 8010bb8:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010bbc:	f000 f9d8 	bl	8010f70 <__hi0bits>
 8010bc0:	42b0      	cmp	r0, r6
 8010bc2:	dbe7      	blt.n	8010b94 <__gethex+0x440>
 8010bc4:	e7f0      	b.n	8010ba8 <__gethex+0x454>
 8010bc6:	bf00      	nop
 8010bc8:	0801305d 	.word	0x0801305d

08010bcc <L_shift>:
 8010bcc:	f1c2 0208 	rsb	r2, r2, #8
 8010bd0:	0092      	lsls	r2, r2, #2
 8010bd2:	b570      	push	{r4, r5, r6, lr}
 8010bd4:	f1c2 0620 	rsb	r6, r2, #32
 8010bd8:	6843      	ldr	r3, [r0, #4]
 8010bda:	6804      	ldr	r4, [r0, #0]
 8010bdc:	fa03 f506 	lsl.w	r5, r3, r6
 8010be0:	432c      	orrs	r4, r5
 8010be2:	40d3      	lsrs	r3, r2
 8010be4:	6004      	str	r4, [r0, #0]
 8010be6:	f840 3f04 	str.w	r3, [r0, #4]!
 8010bea:	4288      	cmp	r0, r1
 8010bec:	d3f4      	bcc.n	8010bd8 <L_shift+0xc>
 8010bee:	bd70      	pop	{r4, r5, r6, pc}

08010bf0 <__match>:
 8010bf0:	b530      	push	{r4, r5, lr}
 8010bf2:	6803      	ldr	r3, [r0, #0]
 8010bf4:	3301      	adds	r3, #1
 8010bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010bfa:	b914      	cbnz	r4, 8010c02 <__match+0x12>
 8010bfc:	6003      	str	r3, [r0, #0]
 8010bfe:	2001      	movs	r0, #1
 8010c00:	bd30      	pop	{r4, r5, pc}
 8010c02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c06:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010c0a:	2d19      	cmp	r5, #25
 8010c0c:	bf98      	it	ls
 8010c0e:	3220      	addls	r2, #32
 8010c10:	42a2      	cmp	r2, r4
 8010c12:	d0f0      	beq.n	8010bf6 <__match+0x6>
 8010c14:	2000      	movs	r0, #0
 8010c16:	e7f3      	b.n	8010c00 <__match+0x10>

08010c18 <__hexnan>:
 8010c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c1c:	680b      	ldr	r3, [r1, #0]
 8010c1e:	115e      	asrs	r6, r3, #5
 8010c20:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010c24:	f013 031f 	ands.w	r3, r3, #31
 8010c28:	b087      	sub	sp, #28
 8010c2a:	bf18      	it	ne
 8010c2c:	3604      	addne	r6, #4
 8010c2e:	2500      	movs	r5, #0
 8010c30:	1f37      	subs	r7, r6, #4
 8010c32:	4690      	mov	r8, r2
 8010c34:	6802      	ldr	r2, [r0, #0]
 8010c36:	9301      	str	r3, [sp, #4]
 8010c38:	4682      	mov	sl, r0
 8010c3a:	f846 5c04 	str.w	r5, [r6, #-4]
 8010c3e:	46b9      	mov	r9, r7
 8010c40:	463c      	mov	r4, r7
 8010c42:	9502      	str	r5, [sp, #8]
 8010c44:	46ab      	mov	fp, r5
 8010c46:	7851      	ldrb	r1, [r2, #1]
 8010c48:	1c53      	adds	r3, r2, #1
 8010c4a:	9303      	str	r3, [sp, #12]
 8010c4c:	b341      	cbz	r1, 8010ca0 <__hexnan+0x88>
 8010c4e:	4608      	mov	r0, r1
 8010c50:	9205      	str	r2, [sp, #20]
 8010c52:	9104      	str	r1, [sp, #16]
 8010c54:	f7ff fd68 	bl	8010728 <__hexdig_fun>
 8010c58:	2800      	cmp	r0, #0
 8010c5a:	d14f      	bne.n	8010cfc <__hexnan+0xe4>
 8010c5c:	9904      	ldr	r1, [sp, #16]
 8010c5e:	9a05      	ldr	r2, [sp, #20]
 8010c60:	2920      	cmp	r1, #32
 8010c62:	d818      	bhi.n	8010c96 <__hexnan+0x7e>
 8010c64:	9b02      	ldr	r3, [sp, #8]
 8010c66:	459b      	cmp	fp, r3
 8010c68:	dd13      	ble.n	8010c92 <__hexnan+0x7a>
 8010c6a:	454c      	cmp	r4, r9
 8010c6c:	d206      	bcs.n	8010c7c <__hexnan+0x64>
 8010c6e:	2d07      	cmp	r5, #7
 8010c70:	dc04      	bgt.n	8010c7c <__hexnan+0x64>
 8010c72:	462a      	mov	r2, r5
 8010c74:	4649      	mov	r1, r9
 8010c76:	4620      	mov	r0, r4
 8010c78:	f7ff ffa8 	bl	8010bcc <L_shift>
 8010c7c:	4544      	cmp	r4, r8
 8010c7e:	d950      	bls.n	8010d22 <__hexnan+0x10a>
 8010c80:	2300      	movs	r3, #0
 8010c82:	f1a4 0904 	sub.w	r9, r4, #4
 8010c86:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c8a:	f8cd b008 	str.w	fp, [sp, #8]
 8010c8e:	464c      	mov	r4, r9
 8010c90:	461d      	mov	r5, r3
 8010c92:	9a03      	ldr	r2, [sp, #12]
 8010c94:	e7d7      	b.n	8010c46 <__hexnan+0x2e>
 8010c96:	2929      	cmp	r1, #41	; 0x29
 8010c98:	d156      	bne.n	8010d48 <__hexnan+0x130>
 8010c9a:	3202      	adds	r2, #2
 8010c9c:	f8ca 2000 	str.w	r2, [sl]
 8010ca0:	f1bb 0f00 	cmp.w	fp, #0
 8010ca4:	d050      	beq.n	8010d48 <__hexnan+0x130>
 8010ca6:	454c      	cmp	r4, r9
 8010ca8:	d206      	bcs.n	8010cb8 <__hexnan+0xa0>
 8010caa:	2d07      	cmp	r5, #7
 8010cac:	dc04      	bgt.n	8010cb8 <__hexnan+0xa0>
 8010cae:	462a      	mov	r2, r5
 8010cb0:	4649      	mov	r1, r9
 8010cb2:	4620      	mov	r0, r4
 8010cb4:	f7ff ff8a 	bl	8010bcc <L_shift>
 8010cb8:	4544      	cmp	r4, r8
 8010cba:	d934      	bls.n	8010d26 <__hexnan+0x10e>
 8010cbc:	f1a8 0204 	sub.w	r2, r8, #4
 8010cc0:	4623      	mov	r3, r4
 8010cc2:	f853 1b04 	ldr.w	r1, [r3], #4
 8010cc6:	f842 1f04 	str.w	r1, [r2, #4]!
 8010cca:	429f      	cmp	r7, r3
 8010ccc:	d2f9      	bcs.n	8010cc2 <__hexnan+0xaa>
 8010cce:	1b3b      	subs	r3, r7, r4
 8010cd0:	f023 0303 	bic.w	r3, r3, #3
 8010cd4:	3304      	adds	r3, #4
 8010cd6:	3401      	adds	r4, #1
 8010cd8:	3e03      	subs	r6, #3
 8010cda:	42b4      	cmp	r4, r6
 8010cdc:	bf88      	it	hi
 8010cde:	2304      	movhi	r3, #4
 8010ce0:	4443      	add	r3, r8
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	f843 2b04 	str.w	r2, [r3], #4
 8010ce8:	429f      	cmp	r7, r3
 8010cea:	d2fb      	bcs.n	8010ce4 <__hexnan+0xcc>
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	b91b      	cbnz	r3, 8010cf8 <__hexnan+0xe0>
 8010cf0:	4547      	cmp	r7, r8
 8010cf2:	d127      	bne.n	8010d44 <__hexnan+0x12c>
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	603b      	str	r3, [r7, #0]
 8010cf8:	2005      	movs	r0, #5
 8010cfa:	e026      	b.n	8010d4a <__hexnan+0x132>
 8010cfc:	3501      	adds	r5, #1
 8010cfe:	2d08      	cmp	r5, #8
 8010d00:	f10b 0b01 	add.w	fp, fp, #1
 8010d04:	dd06      	ble.n	8010d14 <__hexnan+0xfc>
 8010d06:	4544      	cmp	r4, r8
 8010d08:	d9c3      	bls.n	8010c92 <__hexnan+0x7a>
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	f844 3c04 	str.w	r3, [r4, #-4]
 8010d10:	2501      	movs	r5, #1
 8010d12:	3c04      	subs	r4, #4
 8010d14:	6822      	ldr	r2, [r4, #0]
 8010d16:	f000 000f 	and.w	r0, r0, #15
 8010d1a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010d1e:	6022      	str	r2, [r4, #0]
 8010d20:	e7b7      	b.n	8010c92 <__hexnan+0x7a>
 8010d22:	2508      	movs	r5, #8
 8010d24:	e7b5      	b.n	8010c92 <__hexnan+0x7a>
 8010d26:	9b01      	ldr	r3, [sp, #4]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d0df      	beq.n	8010cec <__hexnan+0xd4>
 8010d2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010d30:	f1c3 0320 	rsb	r3, r3, #32
 8010d34:	fa22 f303 	lsr.w	r3, r2, r3
 8010d38:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010d3c:	401a      	ands	r2, r3
 8010d3e:	f846 2c04 	str.w	r2, [r6, #-4]
 8010d42:	e7d3      	b.n	8010cec <__hexnan+0xd4>
 8010d44:	3f04      	subs	r7, #4
 8010d46:	e7d1      	b.n	8010cec <__hexnan+0xd4>
 8010d48:	2004      	movs	r0, #4
 8010d4a:	b007      	add	sp, #28
 8010d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010d50 <_localeconv_r>:
 8010d50:	4800      	ldr	r0, [pc, #0]	; (8010d54 <_localeconv_r+0x4>)
 8010d52:	4770      	bx	lr
 8010d54:	20001118 	.word	0x20001118

08010d58 <malloc>:
 8010d58:	4b02      	ldr	r3, [pc, #8]	; (8010d64 <malloc+0xc>)
 8010d5a:	4601      	mov	r1, r0
 8010d5c:	6818      	ldr	r0, [r3, #0]
 8010d5e:	f000 bd47 	b.w	80117f0 <_malloc_r>
 8010d62:	bf00      	nop
 8010d64:	20000fc0 	.word	0x20000fc0

08010d68 <__ascii_mbtowc>:
 8010d68:	b082      	sub	sp, #8
 8010d6a:	b901      	cbnz	r1, 8010d6e <__ascii_mbtowc+0x6>
 8010d6c:	a901      	add	r1, sp, #4
 8010d6e:	b142      	cbz	r2, 8010d82 <__ascii_mbtowc+0x1a>
 8010d70:	b14b      	cbz	r3, 8010d86 <__ascii_mbtowc+0x1e>
 8010d72:	7813      	ldrb	r3, [r2, #0]
 8010d74:	600b      	str	r3, [r1, #0]
 8010d76:	7812      	ldrb	r2, [r2, #0]
 8010d78:	1e10      	subs	r0, r2, #0
 8010d7a:	bf18      	it	ne
 8010d7c:	2001      	movne	r0, #1
 8010d7e:	b002      	add	sp, #8
 8010d80:	4770      	bx	lr
 8010d82:	4610      	mov	r0, r2
 8010d84:	e7fb      	b.n	8010d7e <__ascii_mbtowc+0x16>
 8010d86:	f06f 0001 	mvn.w	r0, #1
 8010d8a:	e7f8      	b.n	8010d7e <__ascii_mbtowc+0x16>

08010d8c <_Balloc>:
 8010d8c:	b570      	push	{r4, r5, r6, lr}
 8010d8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010d90:	4604      	mov	r4, r0
 8010d92:	460d      	mov	r5, r1
 8010d94:	b976      	cbnz	r6, 8010db4 <_Balloc+0x28>
 8010d96:	2010      	movs	r0, #16
 8010d98:	f7ff ffde 	bl	8010d58 <malloc>
 8010d9c:	4602      	mov	r2, r0
 8010d9e:	6260      	str	r0, [r4, #36]	; 0x24
 8010da0:	b920      	cbnz	r0, 8010dac <_Balloc+0x20>
 8010da2:	4b18      	ldr	r3, [pc, #96]	; (8010e04 <_Balloc+0x78>)
 8010da4:	4818      	ldr	r0, [pc, #96]	; (8010e08 <_Balloc+0x7c>)
 8010da6:	2166      	movs	r1, #102	; 0x66
 8010da8:	f000 ff16 	bl	8011bd8 <__assert_func>
 8010dac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010db0:	6006      	str	r6, [r0, #0]
 8010db2:	60c6      	str	r6, [r0, #12]
 8010db4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010db6:	68f3      	ldr	r3, [r6, #12]
 8010db8:	b183      	cbz	r3, 8010ddc <_Balloc+0x50>
 8010dba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010dbc:	68db      	ldr	r3, [r3, #12]
 8010dbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010dc2:	b9b8      	cbnz	r0, 8010df4 <_Balloc+0x68>
 8010dc4:	2101      	movs	r1, #1
 8010dc6:	fa01 f605 	lsl.w	r6, r1, r5
 8010dca:	1d72      	adds	r2, r6, #5
 8010dcc:	0092      	lsls	r2, r2, #2
 8010dce:	4620      	mov	r0, r4
 8010dd0:	f000 fc90 	bl	80116f4 <_calloc_r>
 8010dd4:	b160      	cbz	r0, 8010df0 <_Balloc+0x64>
 8010dd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010dda:	e00e      	b.n	8010dfa <_Balloc+0x6e>
 8010ddc:	2221      	movs	r2, #33	; 0x21
 8010dde:	2104      	movs	r1, #4
 8010de0:	4620      	mov	r0, r4
 8010de2:	f000 fc87 	bl	80116f4 <_calloc_r>
 8010de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010de8:	60f0      	str	r0, [r6, #12]
 8010dea:	68db      	ldr	r3, [r3, #12]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d1e4      	bne.n	8010dba <_Balloc+0x2e>
 8010df0:	2000      	movs	r0, #0
 8010df2:	bd70      	pop	{r4, r5, r6, pc}
 8010df4:	6802      	ldr	r2, [r0, #0]
 8010df6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010e00:	e7f7      	b.n	8010df2 <_Balloc+0x66>
 8010e02:	bf00      	nop
 8010e04:	08012feb 	.word	0x08012feb
 8010e08:	080130e8 	.word	0x080130e8

08010e0c <_Bfree>:
 8010e0c:	b570      	push	{r4, r5, r6, lr}
 8010e0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010e10:	4605      	mov	r5, r0
 8010e12:	460c      	mov	r4, r1
 8010e14:	b976      	cbnz	r6, 8010e34 <_Bfree+0x28>
 8010e16:	2010      	movs	r0, #16
 8010e18:	f7ff ff9e 	bl	8010d58 <malloc>
 8010e1c:	4602      	mov	r2, r0
 8010e1e:	6268      	str	r0, [r5, #36]	; 0x24
 8010e20:	b920      	cbnz	r0, 8010e2c <_Bfree+0x20>
 8010e22:	4b09      	ldr	r3, [pc, #36]	; (8010e48 <_Bfree+0x3c>)
 8010e24:	4809      	ldr	r0, [pc, #36]	; (8010e4c <_Bfree+0x40>)
 8010e26:	218a      	movs	r1, #138	; 0x8a
 8010e28:	f000 fed6 	bl	8011bd8 <__assert_func>
 8010e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010e30:	6006      	str	r6, [r0, #0]
 8010e32:	60c6      	str	r6, [r0, #12]
 8010e34:	b13c      	cbz	r4, 8010e46 <_Bfree+0x3a>
 8010e36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010e38:	6862      	ldr	r2, [r4, #4]
 8010e3a:	68db      	ldr	r3, [r3, #12]
 8010e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010e40:	6021      	str	r1, [r4, #0]
 8010e42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010e46:	bd70      	pop	{r4, r5, r6, pc}
 8010e48:	08012feb 	.word	0x08012feb
 8010e4c:	080130e8 	.word	0x080130e8

08010e50 <__multadd>:
 8010e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e54:	690d      	ldr	r5, [r1, #16]
 8010e56:	4607      	mov	r7, r0
 8010e58:	460c      	mov	r4, r1
 8010e5a:	461e      	mov	r6, r3
 8010e5c:	f101 0c14 	add.w	ip, r1, #20
 8010e60:	2000      	movs	r0, #0
 8010e62:	f8dc 3000 	ldr.w	r3, [ip]
 8010e66:	b299      	uxth	r1, r3
 8010e68:	fb02 6101 	mla	r1, r2, r1, r6
 8010e6c:	0c1e      	lsrs	r6, r3, #16
 8010e6e:	0c0b      	lsrs	r3, r1, #16
 8010e70:	fb02 3306 	mla	r3, r2, r6, r3
 8010e74:	b289      	uxth	r1, r1
 8010e76:	3001      	adds	r0, #1
 8010e78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010e7c:	4285      	cmp	r5, r0
 8010e7e:	f84c 1b04 	str.w	r1, [ip], #4
 8010e82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010e86:	dcec      	bgt.n	8010e62 <__multadd+0x12>
 8010e88:	b30e      	cbz	r6, 8010ece <__multadd+0x7e>
 8010e8a:	68a3      	ldr	r3, [r4, #8]
 8010e8c:	42ab      	cmp	r3, r5
 8010e8e:	dc19      	bgt.n	8010ec4 <__multadd+0x74>
 8010e90:	6861      	ldr	r1, [r4, #4]
 8010e92:	4638      	mov	r0, r7
 8010e94:	3101      	adds	r1, #1
 8010e96:	f7ff ff79 	bl	8010d8c <_Balloc>
 8010e9a:	4680      	mov	r8, r0
 8010e9c:	b928      	cbnz	r0, 8010eaa <__multadd+0x5a>
 8010e9e:	4602      	mov	r2, r0
 8010ea0:	4b0c      	ldr	r3, [pc, #48]	; (8010ed4 <__multadd+0x84>)
 8010ea2:	480d      	ldr	r0, [pc, #52]	; (8010ed8 <__multadd+0x88>)
 8010ea4:	21b5      	movs	r1, #181	; 0xb5
 8010ea6:	f000 fe97 	bl	8011bd8 <__assert_func>
 8010eaa:	6922      	ldr	r2, [r4, #16]
 8010eac:	3202      	adds	r2, #2
 8010eae:	f104 010c 	add.w	r1, r4, #12
 8010eb2:	0092      	lsls	r2, r2, #2
 8010eb4:	300c      	adds	r0, #12
 8010eb6:	f7fc ffd5 	bl	800de64 <memcpy>
 8010eba:	4621      	mov	r1, r4
 8010ebc:	4638      	mov	r0, r7
 8010ebe:	f7ff ffa5 	bl	8010e0c <_Bfree>
 8010ec2:	4644      	mov	r4, r8
 8010ec4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010ec8:	3501      	adds	r5, #1
 8010eca:	615e      	str	r6, [r3, #20]
 8010ecc:	6125      	str	r5, [r4, #16]
 8010ece:	4620      	mov	r0, r4
 8010ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ed4:	0801305d 	.word	0x0801305d
 8010ed8:	080130e8 	.word	0x080130e8

08010edc <__s2b>:
 8010edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ee0:	460c      	mov	r4, r1
 8010ee2:	4615      	mov	r5, r2
 8010ee4:	461f      	mov	r7, r3
 8010ee6:	2209      	movs	r2, #9
 8010ee8:	3308      	adds	r3, #8
 8010eea:	4606      	mov	r6, r0
 8010eec:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ef0:	2100      	movs	r1, #0
 8010ef2:	2201      	movs	r2, #1
 8010ef4:	429a      	cmp	r2, r3
 8010ef6:	db09      	blt.n	8010f0c <__s2b+0x30>
 8010ef8:	4630      	mov	r0, r6
 8010efa:	f7ff ff47 	bl	8010d8c <_Balloc>
 8010efe:	b940      	cbnz	r0, 8010f12 <__s2b+0x36>
 8010f00:	4602      	mov	r2, r0
 8010f02:	4b19      	ldr	r3, [pc, #100]	; (8010f68 <__s2b+0x8c>)
 8010f04:	4819      	ldr	r0, [pc, #100]	; (8010f6c <__s2b+0x90>)
 8010f06:	21ce      	movs	r1, #206	; 0xce
 8010f08:	f000 fe66 	bl	8011bd8 <__assert_func>
 8010f0c:	0052      	lsls	r2, r2, #1
 8010f0e:	3101      	adds	r1, #1
 8010f10:	e7f0      	b.n	8010ef4 <__s2b+0x18>
 8010f12:	9b08      	ldr	r3, [sp, #32]
 8010f14:	6143      	str	r3, [r0, #20]
 8010f16:	2d09      	cmp	r5, #9
 8010f18:	f04f 0301 	mov.w	r3, #1
 8010f1c:	6103      	str	r3, [r0, #16]
 8010f1e:	dd16      	ble.n	8010f4e <__s2b+0x72>
 8010f20:	f104 0909 	add.w	r9, r4, #9
 8010f24:	46c8      	mov	r8, r9
 8010f26:	442c      	add	r4, r5
 8010f28:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010f2c:	4601      	mov	r1, r0
 8010f2e:	3b30      	subs	r3, #48	; 0x30
 8010f30:	220a      	movs	r2, #10
 8010f32:	4630      	mov	r0, r6
 8010f34:	f7ff ff8c 	bl	8010e50 <__multadd>
 8010f38:	45a0      	cmp	r8, r4
 8010f3a:	d1f5      	bne.n	8010f28 <__s2b+0x4c>
 8010f3c:	f1a5 0408 	sub.w	r4, r5, #8
 8010f40:	444c      	add	r4, r9
 8010f42:	1b2d      	subs	r5, r5, r4
 8010f44:	1963      	adds	r3, r4, r5
 8010f46:	42bb      	cmp	r3, r7
 8010f48:	db04      	blt.n	8010f54 <__s2b+0x78>
 8010f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f4e:	340a      	adds	r4, #10
 8010f50:	2509      	movs	r5, #9
 8010f52:	e7f6      	b.n	8010f42 <__s2b+0x66>
 8010f54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010f58:	4601      	mov	r1, r0
 8010f5a:	3b30      	subs	r3, #48	; 0x30
 8010f5c:	220a      	movs	r2, #10
 8010f5e:	4630      	mov	r0, r6
 8010f60:	f7ff ff76 	bl	8010e50 <__multadd>
 8010f64:	e7ee      	b.n	8010f44 <__s2b+0x68>
 8010f66:	bf00      	nop
 8010f68:	0801305d 	.word	0x0801305d
 8010f6c:	080130e8 	.word	0x080130e8

08010f70 <__hi0bits>:
 8010f70:	0c02      	lsrs	r2, r0, #16
 8010f72:	0412      	lsls	r2, r2, #16
 8010f74:	4603      	mov	r3, r0
 8010f76:	b9ca      	cbnz	r2, 8010fac <__hi0bits+0x3c>
 8010f78:	0403      	lsls	r3, r0, #16
 8010f7a:	2010      	movs	r0, #16
 8010f7c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010f80:	bf04      	itt	eq
 8010f82:	021b      	lsleq	r3, r3, #8
 8010f84:	3008      	addeq	r0, #8
 8010f86:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010f8a:	bf04      	itt	eq
 8010f8c:	011b      	lsleq	r3, r3, #4
 8010f8e:	3004      	addeq	r0, #4
 8010f90:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010f94:	bf04      	itt	eq
 8010f96:	009b      	lsleq	r3, r3, #2
 8010f98:	3002      	addeq	r0, #2
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	db05      	blt.n	8010faa <__hi0bits+0x3a>
 8010f9e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8010fa2:	f100 0001 	add.w	r0, r0, #1
 8010fa6:	bf08      	it	eq
 8010fa8:	2020      	moveq	r0, #32
 8010faa:	4770      	bx	lr
 8010fac:	2000      	movs	r0, #0
 8010fae:	e7e5      	b.n	8010f7c <__hi0bits+0xc>

08010fb0 <__lo0bits>:
 8010fb0:	6803      	ldr	r3, [r0, #0]
 8010fb2:	4602      	mov	r2, r0
 8010fb4:	f013 0007 	ands.w	r0, r3, #7
 8010fb8:	d00b      	beq.n	8010fd2 <__lo0bits+0x22>
 8010fba:	07d9      	lsls	r1, r3, #31
 8010fbc:	d421      	bmi.n	8011002 <__lo0bits+0x52>
 8010fbe:	0798      	lsls	r0, r3, #30
 8010fc0:	bf49      	itett	mi
 8010fc2:	085b      	lsrmi	r3, r3, #1
 8010fc4:	089b      	lsrpl	r3, r3, #2
 8010fc6:	2001      	movmi	r0, #1
 8010fc8:	6013      	strmi	r3, [r2, #0]
 8010fca:	bf5c      	itt	pl
 8010fcc:	6013      	strpl	r3, [r2, #0]
 8010fce:	2002      	movpl	r0, #2
 8010fd0:	4770      	bx	lr
 8010fd2:	b299      	uxth	r1, r3
 8010fd4:	b909      	cbnz	r1, 8010fda <__lo0bits+0x2a>
 8010fd6:	0c1b      	lsrs	r3, r3, #16
 8010fd8:	2010      	movs	r0, #16
 8010fda:	b2d9      	uxtb	r1, r3
 8010fdc:	b909      	cbnz	r1, 8010fe2 <__lo0bits+0x32>
 8010fde:	3008      	adds	r0, #8
 8010fe0:	0a1b      	lsrs	r3, r3, #8
 8010fe2:	0719      	lsls	r1, r3, #28
 8010fe4:	bf04      	itt	eq
 8010fe6:	091b      	lsreq	r3, r3, #4
 8010fe8:	3004      	addeq	r0, #4
 8010fea:	0799      	lsls	r1, r3, #30
 8010fec:	bf04      	itt	eq
 8010fee:	089b      	lsreq	r3, r3, #2
 8010ff0:	3002      	addeq	r0, #2
 8010ff2:	07d9      	lsls	r1, r3, #31
 8010ff4:	d403      	bmi.n	8010ffe <__lo0bits+0x4e>
 8010ff6:	085b      	lsrs	r3, r3, #1
 8010ff8:	f100 0001 	add.w	r0, r0, #1
 8010ffc:	d003      	beq.n	8011006 <__lo0bits+0x56>
 8010ffe:	6013      	str	r3, [r2, #0]
 8011000:	4770      	bx	lr
 8011002:	2000      	movs	r0, #0
 8011004:	4770      	bx	lr
 8011006:	2020      	movs	r0, #32
 8011008:	4770      	bx	lr
	...

0801100c <__i2b>:
 801100c:	b510      	push	{r4, lr}
 801100e:	460c      	mov	r4, r1
 8011010:	2101      	movs	r1, #1
 8011012:	f7ff febb 	bl	8010d8c <_Balloc>
 8011016:	4602      	mov	r2, r0
 8011018:	b928      	cbnz	r0, 8011026 <__i2b+0x1a>
 801101a:	4b05      	ldr	r3, [pc, #20]	; (8011030 <__i2b+0x24>)
 801101c:	4805      	ldr	r0, [pc, #20]	; (8011034 <__i2b+0x28>)
 801101e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011022:	f000 fdd9 	bl	8011bd8 <__assert_func>
 8011026:	2301      	movs	r3, #1
 8011028:	6144      	str	r4, [r0, #20]
 801102a:	6103      	str	r3, [r0, #16]
 801102c:	bd10      	pop	{r4, pc}
 801102e:	bf00      	nop
 8011030:	0801305d 	.word	0x0801305d
 8011034:	080130e8 	.word	0x080130e8

08011038 <__multiply>:
 8011038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801103c:	4691      	mov	r9, r2
 801103e:	690a      	ldr	r2, [r1, #16]
 8011040:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011044:	429a      	cmp	r2, r3
 8011046:	bfb8      	it	lt
 8011048:	460b      	movlt	r3, r1
 801104a:	460c      	mov	r4, r1
 801104c:	bfbc      	itt	lt
 801104e:	464c      	movlt	r4, r9
 8011050:	4699      	movlt	r9, r3
 8011052:	6927      	ldr	r7, [r4, #16]
 8011054:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011058:	68a3      	ldr	r3, [r4, #8]
 801105a:	6861      	ldr	r1, [r4, #4]
 801105c:	eb07 060a 	add.w	r6, r7, sl
 8011060:	42b3      	cmp	r3, r6
 8011062:	b085      	sub	sp, #20
 8011064:	bfb8      	it	lt
 8011066:	3101      	addlt	r1, #1
 8011068:	f7ff fe90 	bl	8010d8c <_Balloc>
 801106c:	b930      	cbnz	r0, 801107c <__multiply+0x44>
 801106e:	4602      	mov	r2, r0
 8011070:	4b43      	ldr	r3, [pc, #268]	; (8011180 <__multiply+0x148>)
 8011072:	4844      	ldr	r0, [pc, #272]	; (8011184 <__multiply+0x14c>)
 8011074:	f240 115d 	movw	r1, #349	; 0x15d
 8011078:	f000 fdae 	bl	8011bd8 <__assert_func>
 801107c:	f100 0514 	add.w	r5, r0, #20
 8011080:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011084:	462b      	mov	r3, r5
 8011086:	2200      	movs	r2, #0
 8011088:	4543      	cmp	r3, r8
 801108a:	d321      	bcc.n	80110d0 <__multiply+0x98>
 801108c:	f104 0314 	add.w	r3, r4, #20
 8011090:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011094:	f109 0314 	add.w	r3, r9, #20
 8011098:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801109c:	9202      	str	r2, [sp, #8]
 801109e:	1b3a      	subs	r2, r7, r4
 80110a0:	3a15      	subs	r2, #21
 80110a2:	f022 0203 	bic.w	r2, r2, #3
 80110a6:	3204      	adds	r2, #4
 80110a8:	f104 0115 	add.w	r1, r4, #21
 80110ac:	428f      	cmp	r7, r1
 80110ae:	bf38      	it	cc
 80110b0:	2204      	movcc	r2, #4
 80110b2:	9201      	str	r2, [sp, #4]
 80110b4:	9a02      	ldr	r2, [sp, #8]
 80110b6:	9303      	str	r3, [sp, #12]
 80110b8:	429a      	cmp	r2, r3
 80110ba:	d80c      	bhi.n	80110d6 <__multiply+0x9e>
 80110bc:	2e00      	cmp	r6, #0
 80110be:	dd03      	ble.n	80110c8 <__multiply+0x90>
 80110c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d059      	beq.n	801117c <__multiply+0x144>
 80110c8:	6106      	str	r6, [r0, #16]
 80110ca:	b005      	add	sp, #20
 80110cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110d0:	f843 2b04 	str.w	r2, [r3], #4
 80110d4:	e7d8      	b.n	8011088 <__multiply+0x50>
 80110d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80110da:	f1ba 0f00 	cmp.w	sl, #0
 80110de:	d023      	beq.n	8011128 <__multiply+0xf0>
 80110e0:	f104 0e14 	add.w	lr, r4, #20
 80110e4:	46a9      	mov	r9, r5
 80110e6:	f04f 0c00 	mov.w	ip, #0
 80110ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80110ee:	f8d9 1000 	ldr.w	r1, [r9]
 80110f2:	fa1f fb82 	uxth.w	fp, r2
 80110f6:	b289      	uxth	r1, r1
 80110f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80110fc:	4461      	add	r1, ip
 80110fe:	f8d9 c000 	ldr.w	ip, [r9]
 8011102:	0c12      	lsrs	r2, r2, #16
 8011104:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8011108:	fb0a c202 	mla	r2, sl, r2, ip
 801110c:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011110:	b289      	uxth	r1, r1
 8011112:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011116:	4577      	cmp	r7, lr
 8011118:	f849 1b04 	str.w	r1, [r9], #4
 801111c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011120:	d8e3      	bhi.n	80110ea <__multiply+0xb2>
 8011122:	9a01      	ldr	r2, [sp, #4]
 8011124:	f845 c002 	str.w	ip, [r5, r2]
 8011128:	9a03      	ldr	r2, [sp, #12]
 801112a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801112e:	3304      	adds	r3, #4
 8011130:	f1b9 0f00 	cmp.w	r9, #0
 8011134:	d020      	beq.n	8011178 <__multiply+0x140>
 8011136:	6829      	ldr	r1, [r5, #0]
 8011138:	f104 0c14 	add.w	ip, r4, #20
 801113c:	46ae      	mov	lr, r5
 801113e:	f04f 0a00 	mov.w	sl, #0
 8011142:	f8bc b000 	ldrh.w	fp, [ip]
 8011146:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801114a:	fb09 220b 	mla	r2, r9, fp, r2
 801114e:	4492      	add	sl, r2
 8011150:	b289      	uxth	r1, r1
 8011152:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011156:	f84e 1b04 	str.w	r1, [lr], #4
 801115a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801115e:	f8be 1000 	ldrh.w	r1, [lr]
 8011162:	0c12      	lsrs	r2, r2, #16
 8011164:	fb09 1102 	mla	r1, r9, r2, r1
 8011168:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801116c:	4567      	cmp	r7, ip
 801116e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011172:	d8e6      	bhi.n	8011142 <__multiply+0x10a>
 8011174:	9a01      	ldr	r2, [sp, #4]
 8011176:	50a9      	str	r1, [r5, r2]
 8011178:	3504      	adds	r5, #4
 801117a:	e79b      	b.n	80110b4 <__multiply+0x7c>
 801117c:	3e01      	subs	r6, #1
 801117e:	e79d      	b.n	80110bc <__multiply+0x84>
 8011180:	0801305d 	.word	0x0801305d
 8011184:	080130e8 	.word	0x080130e8

08011188 <__pow5mult>:
 8011188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801118c:	4615      	mov	r5, r2
 801118e:	f012 0203 	ands.w	r2, r2, #3
 8011192:	4606      	mov	r6, r0
 8011194:	460f      	mov	r7, r1
 8011196:	d007      	beq.n	80111a8 <__pow5mult+0x20>
 8011198:	4c25      	ldr	r4, [pc, #148]	; (8011230 <__pow5mult+0xa8>)
 801119a:	3a01      	subs	r2, #1
 801119c:	2300      	movs	r3, #0
 801119e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80111a2:	f7ff fe55 	bl	8010e50 <__multadd>
 80111a6:	4607      	mov	r7, r0
 80111a8:	10ad      	asrs	r5, r5, #2
 80111aa:	d03d      	beq.n	8011228 <__pow5mult+0xa0>
 80111ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80111ae:	b97c      	cbnz	r4, 80111d0 <__pow5mult+0x48>
 80111b0:	2010      	movs	r0, #16
 80111b2:	f7ff fdd1 	bl	8010d58 <malloc>
 80111b6:	4602      	mov	r2, r0
 80111b8:	6270      	str	r0, [r6, #36]	; 0x24
 80111ba:	b928      	cbnz	r0, 80111c8 <__pow5mult+0x40>
 80111bc:	4b1d      	ldr	r3, [pc, #116]	; (8011234 <__pow5mult+0xac>)
 80111be:	481e      	ldr	r0, [pc, #120]	; (8011238 <__pow5mult+0xb0>)
 80111c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80111c4:	f000 fd08 	bl	8011bd8 <__assert_func>
 80111c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80111cc:	6004      	str	r4, [r0, #0]
 80111ce:	60c4      	str	r4, [r0, #12]
 80111d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80111d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80111d8:	b94c      	cbnz	r4, 80111ee <__pow5mult+0x66>
 80111da:	f240 2171 	movw	r1, #625	; 0x271
 80111de:	4630      	mov	r0, r6
 80111e0:	f7ff ff14 	bl	801100c <__i2b>
 80111e4:	2300      	movs	r3, #0
 80111e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80111ea:	4604      	mov	r4, r0
 80111ec:	6003      	str	r3, [r0, #0]
 80111ee:	f04f 0900 	mov.w	r9, #0
 80111f2:	07eb      	lsls	r3, r5, #31
 80111f4:	d50a      	bpl.n	801120c <__pow5mult+0x84>
 80111f6:	4639      	mov	r1, r7
 80111f8:	4622      	mov	r2, r4
 80111fa:	4630      	mov	r0, r6
 80111fc:	f7ff ff1c 	bl	8011038 <__multiply>
 8011200:	4639      	mov	r1, r7
 8011202:	4680      	mov	r8, r0
 8011204:	4630      	mov	r0, r6
 8011206:	f7ff fe01 	bl	8010e0c <_Bfree>
 801120a:	4647      	mov	r7, r8
 801120c:	106d      	asrs	r5, r5, #1
 801120e:	d00b      	beq.n	8011228 <__pow5mult+0xa0>
 8011210:	6820      	ldr	r0, [r4, #0]
 8011212:	b938      	cbnz	r0, 8011224 <__pow5mult+0x9c>
 8011214:	4622      	mov	r2, r4
 8011216:	4621      	mov	r1, r4
 8011218:	4630      	mov	r0, r6
 801121a:	f7ff ff0d 	bl	8011038 <__multiply>
 801121e:	6020      	str	r0, [r4, #0]
 8011220:	f8c0 9000 	str.w	r9, [r0]
 8011224:	4604      	mov	r4, r0
 8011226:	e7e4      	b.n	80111f2 <__pow5mult+0x6a>
 8011228:	4638      	mov	r0, r7
 801122a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801122e:	bf00      	nop
 8011230:	08013238 	.word	0x08013238
 8011234:	08012feb 	.word	0x08012feb
 8011238:	080130e8 	.word	0x080130e8

0801123c <__lshift>:
 801123c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011240:	460c      	mov	r4, r1
 8011242:	6849      	ldr	r1, [r1, #4]
 8011244:	6923      	ldr	r3, [r4, #16]
 8011246:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801124a:	68a3      	ldr	r3, [r4, #8]
 801124c:	4607      	mov	r7, r0
 801124e:	4691      	mov	r9, r2
 8011250:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011254:	f108 0601 	add.w	r6, r8, #1
 8011258:	42b3      	cmp	r3, r6
 801125a:	db0b      	blt.n	8011274 <__lshift+0x38>
 801125c:	4638      	mov	r0, r7
 801125e:	f7ff fd95 	bl	8010d8c <_Balloc>
 8011262:	4605      	mov	r5, r0
 8011264:	b948      	cbnz	r0, 801127a <__lshift+0x3e>
 8011266:	4602      	mov	r2, r0
 8011268:	4b2a      	ldr	r3, [pc, #168]	; (8011314 <__lshift+0xd8>)
 801126a:	482b      	ldr	r0, [pc, #172]	; (8011318 <__lshift+0xdc>)
 801126c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011270:	f000 fcb2 	bl	8011bd8 <__assert_func>
 8011274:	3101      	adds	r1, #1
 8011276:	005b      	lsls	r3, r3, #1
 8011278:	e7ee      	b.n	8011258 <__lshift+0x1c>
 801127a:	2300      	movs	r3, #0
 801127c:	f100 0114 	add.w	r1, r0, #20
 8011280:	f100 0210 	add.w	r2, r0, #16
 8011284:	4618      	mov	r0, r3
 8011286:	4553      	cmp	r3, sl
 8011288:	db37      	blt.n	80112fa <__lshift+0xbe>
 801128a:	6920      	ldr	r0, [r4, #16]
 801128c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011290:	f104 0314 	add.w	r3, r4, #20
 8011294:	f019 091f 	ands.w	r9, r9, #31
 8011298:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801129c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80112a0:	d02f      	beq.n	8011302 <__lshift+0xc6>
 80112a2:	f1c9 0e20 	rsb	lr, r9, #32
 80112a6:	468a      	mov	sl, r1
 80112a8:	f04f 0c00 	mov.w	ip, #0
 80112ac:	681a      	ldr	r2, [r3, #0]
 80112ae:	fa02 f209 	lsl.w	r2, r2, r9
 80112b2:	ea42 020c 	orr.w	r2, r2, ip
 80112b6:	f84a 2b04 	str.w	r2, [sl], #4
 80112ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80112be:	4298      	cmp	r0, r3
 80112c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80112c4:	d8f2      	bhi.n	80112ac <__lshift+0x70>
 80112c6:	1b03      	subs	r3, r0, r4
 80112c8:	3b15      	subs	r3, #21
 80112ca:	f023 0303 	bic.w	r3, r3, #3
 80112ce:	3304      	adds	r3, #4
 80112d0:	f104 0215 	add.w	r2, r4, #21
 80112d4:	4290      	cmp	r0, r2
 80112d6:	bf38      	it	cc
 80112d8:	2304      	movcc	r3, #4
 80112da:	f841 c003 	str.w	ip, [r1, r3]
 80112de:	f1bc 0f00 	cmp.w	ip, #0
 80112e2:	d001      	beq.n	80112e8 <__lshift+0xac>
 80112e4:	f108 0602 	add.w	r6, r8, #2
 80112e8:	3e01      	subs	r6, #1
 80112ea:	4638      	mov	r0, r7
 80112ec:	612e      	str	r6, [r5, #16]
 80112ee:	4621      	mov	r1, r4
 80112f0:	f7ff fd8c 	bl	8010e0c <_Bfree>
 80112f4:	4628      	mov	r0, r5
 80112f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80112fe:	3301      	adds	r3, #1
 8011300:	e7c1      	b.n	8011286 <__lshift+0x4a>
 8011302:	3904      	subs	r1, #4
 8011304:	f853 2b04 	ldr.w	r2, [r3], #4
 8011308:	f841 2f04 	str.w	r2, [r1, #4]!
 801130c:	4298      	cmp	r0, r3
 801130e:	d8f9      	bhi.n	8011304 <__lshift+0xc8>
 8011310:	e7ea      	b.n	80112e8 <__lshift+0xac>
 8011312:	bf00      	nop
 8011314:	0801305d 	.word	0x0801305d
 8011318:	080130e8 	.word	0x080130e8

0801131c <__mcmp>:
 801131c:	690a      	ldr	r2, [r1, #16]
 801131e:	4603      	mov	r3, r0
 8011320:	6900      	ldr	r0, [r0, #16]
 8011322:	1a80      	subs	r0, r0, r2
 8011324:	b530      	push	{r4, r5, lr}
 8011326:	d10d      	bne.n	8011344 <__mcmp+0x28>
 8011328:	3314      	adds	r3, #20
 801132a:	3114      	adds	r1, #20
 801132c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011330:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011334:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011338:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801133c:	4295      	cmp	r5, r2
 801133e:	d002      	beq.n	8011346 <__mcmp+0x2a>
 8011340:	d304      	bcc.n	801134c <__mcmp+0x30>
 8011342:	2001      	movs	r0, #1
 8011344:	bd30      	pop	{r4, r5, pc}
 8011346:	42a3      	cmp	r3, r4
 8011348:	d3f4      	bcc.n	8011334 <__mcmp+0x18>
 801134a:	e7fb      	b.n	8011344 <__mcmp+0x28>
 801134c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011350:	e7f8      	b.n	8011344 <__mcmp+0x28>
	...

08011354 <__mdiff>:
 8011354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011358:	460d      	mov	r5, r1
 801135a:	4607      	mov	r7, r0
 801135c:	4611      	mov	r1, r2
 801135e:	4628      	mov	r0, r5
 8011360:	4614      	mov	r4, r2
 8011362:	f7ff ffdb 	bl	801131c <__mcmp>
 8011366:	1e06      	subs	r6, r0, #0
 8011368:	d111      	bne.n	801138e <__mdiff+0x3a>
 801136a:	4631      	mov	r1, r6
 801136c:	4638      	mov	r0, r7
 801136e:	f7ff fd0d 	bl	8010d8c <_Balloc>
 8011372:	4602      	mov	r2, r0
 8011374:	b928      	cbnz	r0, 8011382 <__mdiff+0x2e>
 8011376:	4b39      	ldr	r3, [pc, #228]	; (801145c <__mdiff+0x108>)
 8011378:	f240 2132 	movw	r1, #562	; 0x232
 801137c:	4838      	ldr	r0, [pc, #224]	; (8011460 <__mdiff+0x10c>)
 801137e:	f000 fc2b 	bl	8011bd8 <__assert_func>
 8011382:	2301      	movs	r3, #1
 8011384:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011388:	4610      	mov	r0, r2
 801138a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801138e:	bfa4      	itt	ge
 8011390:	4623      	movge	r3, r4
 8011392:	462c      	movge	r4, r5
 8011394:	4638      	mov	r0, r7
 8011396:	6861      	ldr	r1, [r4, #4]
 8011398:	bfa6      	itte	ge
 801139a:	461d      	movge	r5, r3
 801139c:	2600      	movge	r6, #0
 801139e:	2601      	movlt	r6, #1
 80113a0:	f7ff fcf4 	bl	8010d8c <_Balloc>
 80113a4:	4602      	mov	r2, r0
 80113a6:	b918      	cbnz	r0, 80113b0 <__mdiff+0x5c>
 80113a8:	4b2c      	ldr	r3, [pc, #176]	; (801145c <__mdiff+0x108>)
 80113aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80113ae:	e7e5      	b.n	801137c <__mdiff+0x28>
 80113b0:	6927      	ldr	r7, [r4, #16]
 80113b2:	60c6      	str	r6, [r0, #12]
 80113b4:	692e      	ldr	r6, [r5, #16]
 80113b6:	f104 0014 	add.w	r0, r4, #20
 80113ba:	f105 0914 	add.w	r9, r5, #20
 80113be:	f102 0e14 	add.w	lr, r2, #20
 80113c2:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 80113c6:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80113ca:	3410      	adds	r4, #16
 80113cc:	46f2      	mov	sl, lr
 80113ce:	2100      	movs	r1, #0
 80113d0:	f859 3b04 	ldr.w	r3, [r9], #4
 80113d4:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80113d8:	fa1f f883 	uxth.w	r8, r3
 80113dc:	fa11 f18b 	uxtah	r1, r1, fp
 80113e0:	0c1b      	lsrs	r3, r3, #16
 80113e2:	eba1 0808 	sub.w	r8, r1, r8
 80113e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80113ea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80113ee:	fa1f f888 	uxth.w	r8, r8
 80113f2:	1419      	asrs	r1, r3, #16
 80113f4:	454e      	cmp	r6, r9
 80113f6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80113fa:	f84a 3b04 	str.w	r3, [sl], #4
 80113fe:	d8e7      	bhi.n	80113d0 <__mdiff+0x7c>
 8011400:	1b73      	subs	r3, r6, r5
 8011402:	3b15      	subs	r3, #21
 8011404:	f023 0303 	bic.w	r3, r3, #3
 8011408:	3304      	adds	r3, #4
 801140a:	3515      	adds	r5, #21
 801140c:	42ae      	cmp	r6, r5
 801140e:	bf38      	it	cc
 8011410:	2304      	movcc	r3, #4
 8011412:	4418      	add	r0, r3
 8011414:	4473      	add	r3, lr
 8011416:	469e      	mov	lr, r3
 8011418:	4606      	mov	r6, r0
 801141a:	4566      	cmp	r6, ip
 801141c:	d30e      	bcc.n	801143c <__mdiff+0xe8>
 801141e:	f10c 0103 	add.w	r1, ip, #3
 8011422:	1a09      	subs	r1, r1, r0
 8011424:	f021 0103 	bic.w	r1, r1, #3
 8011428:	3803      	subs	r0, #3
 801142a:	4584      	cmp	ip, r0
 801142c:	bf38      	it	cc
 801142e:	2100      	movcc	r1, #0
 8011430:	4419      	add	r1, r3
 8011432:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8011436:	b17b      	cbz	r3, 8011458 <__mdiff+0x104>
 8011438:	6117      	str	r7, [r2, #16]
 801143a:	e7a5      	b.n	8011388 <__mdiff+0x34>
 801143c:	f856 8b04 	ldr.w	r8, [r6], #4
 8011440:	fa11 f488 	uxtah	r4, r1, r8
 8011444:	1425      	asrs	r5, r4, #16
 8011446:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 801144a:	b2a4      	uxth	r4, r4
 801144c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8011450:	f84e 4b04 	str.w	r4, [lr], #4
 8011454:	1429      	asrs	r1, r5, #16
 8011456:	e7e0      	b.n	801141a <__mdiff+0xc6>
 8011458:	3f01      	subs	r7, #1
 801145a:	e7ea      	b.n	8011432 <__mdiff+0xde>
 801145c:	0801305d 	.word	0x0801305d
 8011460:	080130e8 	.word	0x080130e8

08011464 <__ulp>:
 8011464:	4b11      	ldr	r3, [pc, #68]	; (80114ac <__ulp+0x48>)
 8011466:	400b      	ands	r3, r1
 8011468:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801146c:	2b00      	cmp	r3, #0
 801146e:	dd02      	ble.n	8011476 <__ulp+0x12>
 8011470:	2000      	movs	r0, #0
 8011472:	4619      	mov	r1, r3
 8011474:	4770      	bx	lr
 8011476:	425b      	negs	r3, r3
 8011478:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801147c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011480:	f04f 0000 	mov.w	r0, #0
 8011484:	f04f 0100 	mov.w	r1, #0
 8011488:	da04      	bge.n	8011494 <__ulp+0x30>
 801148a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801148e:	fa43 f102 	asr.w	r1, r3, r2
 8011492:	4770      	bx	lr
 8011494:	f1a2 0314 	sub.w	r3, r2, #20
 8011498:	2b1e      	cmp	r3, #30
 801149a:	bfda      	itte	le
 801149c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80114a0:	fa22 f303 	lsrle.w	r3, r2, r3
 80114a4:	2301      	movgt	r3, #1
 80114a6:	4618      	mov	r0, r3
 80114a8:	4770      	bx	lr
 80114aa:	bf00      	nop
 80114ac:	7ff00000 	.word	0x7ff00000

080114b0 <__b2d>:
 80114b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114b4:	6907      	ldr	r7, [r0, #16]
 80114b6:	f100 0914 	add.w	r9, r0, #20
 80114ba:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80114be:	f1a7 0804 	sub.w	r8, r7, #4
 80114c2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80114c6:	4630      	mov	r0, r6
 80114c8:	f7ff fd52 	bl	8010f70 <__hi0bits>
 80114cc:	f1c0 0320 	rsb	r3, r0, #32
 80114d0:	280a      	cmp	r0, #10
 80114d2:	600b      	str	r3, [r1, #0]
 80114d4:	491f      	ldr	r1, [pc, #124]	; (8011554 <__b2d+0xa4>)
 80114d6:	dc17      	bgt.n	8011508 <__b2d+0x58>
 80114d8:	f1c0 0c0b 	rsb	ip, r0, #11
 80114dc:	45c1      	cmp	r9, r8
 80114de:	fa26 f30c 	lsr.w	r3, r6, ip
 80114e2:	bf38      	it	cc
 80114e4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80114e8:	ea43 0501 	orr.w	r5, r3, r1
 80114ec:	bf28      	it	cs
 80114ee:	2200      	movcs	r2, #0
 80114f0:	f100 0315 	add.w	r3, r0, #21
 80114f4:	fa06 f303 	lsl.w	r3, r6, r3
 80114f8:	fa22 f20c 	lsr.w	r2, r2, ip
 80114fc:	ea43 0402 	orr.w	r4, r3, r2
 8011500:	4620      	mov	r0, r4
 8011502:	4629      	mov	r1, r5
 8011504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011508:	45c1      	cmp	r9, r8
 801150a:	bf3a      	itte	cc
 801150c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8011510:	f1a7 0808 	subcc.w	r8, r7, #8
 8011514:	2200      	movcs	r2, #0
 8011516:	f1b0 030b 	subs.w	r3, r0, #11
 801151a:	d016      	beq.n	801154a <__b2d+0x9a>
 801151c:	f1c3 0720 	rsb	r7, r3, #32
 8011520:	fa22 f107 	lsr.w	r1, r2, r7
 8011524:	45c8      	cmp	r8, r9
 8011526:	fa06 f603 	lsl.w	r6, r6, r3
 801152a:	ea46 0601 	orr.w	r6, r6, r1
 801152e:	bf8c      	ite	hi
 8011530:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8011534:	2100      	movls	r1, #0
 8011536:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 801153a:	fa02 f003 	lsl.w	r0, r2, r3
 801153e:	40f9      	lsrs	r1, r7
 8011540:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011544:	ea40 0401 	orr.w	r4, r0, r1
 8011548:	e7da      	b.n	8011500 <__b2d+0x50>
 801154a:	ea46 0501 	orr.w	r5, r6, r1
 801154e:	4614      	mov	r4, r2
 8011550:	e7d6      	b.n	8011500 <__b2d+0x50>
 8011552:	bf00      	nop
 8011554:	3ff00000 	.word	0x3ff00000

08011558 <__d2b>:
 8011558:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801155c:	2101      	movs	r1, #1
 801155e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8011562:	4690      	mov	r8, r2
 8011564:	461d      	mov	r5, r3
 8011566:	f7ff fc11 	bl	8010d8c <_Balloc>
 801156a:	4604      	mov	r4, r0
 801156c:	b930      	cbnz	r0, 801157c <__d2b+0x24>
 801156e:	4602      	mov	r2, r0
 8011570:	4b25      	ldr	r3, [pc, #148]	; (8011608 <__d2b+0xb0>)
 8011572:	4826      	ldr	r0, [pc, #152]	; (801160c <__d2b+0xb4>)
 8011574:	f240 310a 	movw	r1, #778	; 0x30a
 8011578:	f000 fb2e 	bl	8011bd8 <__assert_func>
 801157c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8011580:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8011584:	bb2d      	cbnz	r5, 80115d2 <__d2b+0x7a>
 8011586:	9301      	str	r3, [sp, #4]
 8011588:	f1b8 0300 	subs.w	r3, r8, #0
 801158c:	d026      	beq.n	80115dc <__d2b+0x84>
 801158e:	4668      	mov	r0, sp
 8011590:	9300      	str	r3, [sp, #0]
 8011592:	f7ff fd0d 	bl	8010fb0 <__lo0bits>
 8011596:	9900      	ldr	r1, [sp, #0]
 8011598:	b1f0      	cbz	r0, 80115d8 <__d2b+0x80>
 801159a:	9a01      	ldr	r2, [sp, #4]
 801159c:	f1c0 0320 	rsb	r3, r0, #32
 80115a0:	fa02 f303 	lsl.w	r3, r2, r3
 80115a4:	430b      	orrs	r3, r1
 80115a6:	40c2      	lsrs	r2, r0
 80115a8:	6163      	str	r3, [r4, #20]
 80115aa:	9201      	str	r2, [sp, #4]
 80115ac:	9b01      	ldr	r3, [sp, #4]
 80115ae:	61a3      	str	r3, [r4, #24]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	bf14      	ite	ne
 80115b4:	2102      	movne	r1, #2
 80115b6:	2101      	moveq	r1, #1
 80115b8:	6121      	str	r1, [r4, #16]
 80115ba:	b1c5      	cbz	r5, 80115ee <__d2b+0x96>
 80115bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80115c0:	4405      	add	r5, r0
 80115c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80115c6:	603d      	str	r5, [r7, #0]
 80115c8:	6030      	str	r0, [r6, #0]
 80115ca:	4620      	mov	r0, r4
 80115cc:	b002      	add	sp, #8
 80115ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80115d6:	e7d6      	b.n	8011586 <__d2b+0x2e>
 80115d8:	6161      	str	r1, [r4, #20]
 80115da:	e7e7      	b.n	80115ac <__d2b+0x54>
 80115dc:	a801      	add	r0, sp, #4
 80115de:	f7ff fce7 	bl	8010fb0 <__lo0bits>
 80115e2:	9b01      	ldr	r3, [sp, #4]
 80115e4:	6163      	str	r3, [r4, #20]
 80115e6:	2101      	movs	r1, #1
 80115e8:	6121      	str	r1, [r4, #16]
 80115ea:	3020      	adds	r0, #32
 80115ec:	e7e5      	b.n	80115ba <__d2b+0x62>
 80115ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80115f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80115f6:	6038      	str	r0, [r7, #0]
 80115f8:	6918      	ldr	r0, [r3, #16]
 80115fa:	f7ff fcb9 	bl	8010f70 <__hi0bits>
 80115fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8011602:	6031      	str	r1, [r6, #0]
 8011604:	e7e1      	b.n	80115ca <__d2b+0x72>
 8011606:	bf00      	nop
 8011608:	0801305d 	.word	0x0801305d
 801160c:	080130e8 	.word	0x080130e8

08011610 <__ratio>:
 8011610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011614:	4688      	mov	r8, r1
 8011616:	4669      	mov	r1, sp
 8011618:	4681      	mov	r9, r0
 801161a:	f7ff ff49 	bl	80114b0 <__b2d>
 801161e:	460f      	mov	r7, r1
 8011620:	4604      	mov	r4, r0
 8011622:	460d      	mov	r5, r1
 8011624:	4640      	mov	r0, r8
 8011626:	a901      	add	r1, sp, #4
 8011628:	f7ff ff42 	bl	80114b0 <__b2d>
 801162c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011630:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011634:	eba3 0c02 	sub.w	ip, r3, r2
 8011638:	e9dd 3200 	ldrd	r3, r2, [sp]
 801163c:	1a9b      	subs	r3, r3, r2
 801163e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011642:	2b00      	cmp	r3, #0
 8011644:	bfd5      	itete	le
 8011646:	460a      	movle	r2, r1
 8011648:	462a      	movgt	r2, r5
 801164a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801164e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011652:	468b      	mov	fp, r1
 8011654:	bfd8      	it	le
 8011656:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801165a:	465b      	mov	r3, fp
 801165c:	4602      	mov	r2, r0
 801165e:	4639      	mov	r1, r7
 8011660:	4620      	mov	r0, r4
 8011662:	f7ef f8cb 	bl	80007fc <__aeabi_ddiv>
 8011666:	b003      	add	sp, #12
 8011668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801166c <__copybits>:
 801166c:	3901      	subs	r1, #1
 801166e:	b570      	push	{r4, r5, r6, lr}
 8011670:	1149      	asrs	r1, r1, #5
 8011672:	6914      	ldr	r4, [r2, #16]
 8011674:	3101      	adds	r1, #1
 8011676:	f102 0314 	add.w	r3, r2, #20
 801167a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801167e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011682:	1f05      	subs	r5, r0, #4
 8011684:	42a3      	cmp	r3, r4
 8011686:	d30c      	bcc.n	80116a2 <__copybits+0x36>
 8011688:	1aa3      	subs	r3, r4, r2
 801168a:	3b11      	subs	r3, #17
 801168c:	f023 0303 	bic.w	r3, r3, #3
 8011690:	3211      	adds	r2, #17
 8011692:	42a2      	cmp	r2, r4
 8011694:	bf88      	it	hi
 8011696:	2300      	movhi	r3, #0
 8011698:	4418      	add	r0, r3
 801169a:	2300      	movs	r3, #0
 801169c:	4288      	cmp	r0, r1
 801169e:	d305      	bcc.n	80116ac <__copybits+0x40>
 80116a0:	bd70      	pop	{r4, r5, r6, pc}
 80116a2:	f853 6b04 	ldr.w	r6, [r3], #4
 80116a6:	f845 6f04 	str.w	r6, [r5, #4]!
 80116aa:	e7eb      	b.n	8011684 <__copybits+0x18>
 80116ac:	f840 3b04 	str.w	r3, [r0], #4
 80116b0:	e7f4      	b.n	801169c <__copybits+0x30>

080116b2 <__any_on>:
 80116b2:	f100 0214 	add.w	r2, r0, #20
 80116b6:	6900      	ldr	r0, [r0, #16]
 80116b8:	114b      	asrs	r3, r1, #5
 80116ba:	4298      	cmp	r0, r3
 80116bc:	b510      	push	{r4, lr}
 80116be:	db11      	blt.n	80116e4 <__any_on+0x32>
 80116c0:	dd0a      	ble.n	80116d8 <__any_on+0x26>
 80116c2:	f011 011f 	ands.w	r1, r1, #31
 80116c6:	d007      	beq.n	80116d8 <__any_on+0x26>
 80116c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80116cc:	fa24 f001 	lsr.w	r0, r4, r1
 80116d0:	fa00 f101 	lsl.w	r1, r0, r1
 80116d4:	428c      	cmp	r4, r1
 80116d6:	d10b      	bne.n	80116f0 <__any_on+0x3e>
 80116d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80116dc:	4293      	cmp	r3, r2
 80116de:	d803      	bhi.n	80116e8 <__any_on+0x36>
 80116e0:	2000      	movs	r0, #0
 80116e2:	bd10      	pop	{r4, pc}
 80116e4:	4603      	mov	r3, r0
 80116e6:	e7f7      	b.n	80116d8 <__any_on+0x26>
 80116e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80116ec:	2900      	cmp	r1, #0
 80116ee:	d0f5      	beq.n	80116dc <__any_on+0x2a>
 80116f0:	2001      	movs	r0, #1
 80116f2:	e7f6      	b.n	80116e2 <__any_on+0x30>

080116f4 <_calloc_r>:
 80116f4:	b570      	push	{r4, r5, r6, lr}
 80116f6:	fba1 5402 	umull	r5, r4, r1, r2
 80116fa:	b934      	cbnz	r4, 801170a <_calloc_r+0x16>
 80116fc:	4629      	mov	r1, r5
 80116fe:	f000 f877 	bl	80117f0 <_malloc_r>
 8011702:	4606      	mov	r6, r0
 8011704:	b928      	cbnz	r0, 8011712 <_calloc_r+0x1e>
 8011706:	4630      	mov	r0, r6
 8011708:	bd70      	pop	{r4, r5, r6, pc}
 801170a:	220c      	movs	r2, #12
 801170c:	6002      	str	r2, [r0, #0]
 801170e:	2600      	movs	r6, #0
 8011710:	e7f9      	b.n	8011706 <_calloc_r+0x12>
 8011712:	462a      	mov	r2, r5
 8011714:	4621      	mov	r1, r4
 8011716:	f7fc fbb3 	bl	800de80 <memset>
 801171a:	e7f4      	b.n	8011706 <_calloc_r+0x12>

0801171c <_free_r>:
 801171c:	b538      	push	{r3, r4, r5, lr}
 801171e:	4605      	mov	r5, r0
 8011720:	2900      	cmp	r1, #0
 8011722:	d041      	beq.n	80117a8 <_free_r+0x8c>
 8011724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011728:	1f0c      	subs	r4, r1, #4
 801172a:	2b00      	cmp	r3, #0
 801172c:	bfb8      	it	lt
 801172e:	18e4      	addlt	r4, r4, r3
 8011730:	f000 fa9c 	bl	8011c6c <__malloc_lock>
 8011734:	4a1d      	ldr	r2, [pc, #116]	; (80117ac <_free_r+0x90>)
 8011736:	6813      	ldr	r3, [r2, #0]
 8011738:	b933      	cbnz	r3, 8011748 <_free_r+0x2c>
 801173a:	6063      	str	r3, [r4, #4]
 801173c:	6014      	str	r4, [r2, #0]
 801173e:	4628      	mov	r0, r5
 8011740:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011744:	f000 ba98 	b.w	8011c78 <__malloc_unlock>
 8011748:	42a3      	cmp	r3, r4
 801174a:	d908      	bls.n	801175e <_free_r+0x42>
 801174c:	6820      	ldr	r0, [r4, #0]
 801174e:	1821      	adds	r1, r4, r0
 8011750:	428b      	cmp	r3, r1
 8011752:	bf01      	itttt	eq
 8011754:	6819      	ldreq	r1, [r3, #0]
 8011756:	685b      	ldreq	r3, [r3, #4]
 8011758:	1809      	addeq	r1, r1, r0
 801175a:	6021      	streq	r1, [r4, #0]
 801175c:	e7ed      	b.n	801173a <_free_r+0x1e>
 801175e:	461a      	mov	r2, r3
 8011760:	685b      	ldr	r3, [r3, #4]
 8011762:	b10b      	cbz	r3, 8011768 <_free_r+0x4c>
 8011764:	42a3      	cmp	r3, r4
 8011766:	d9fa      	bls.n	801175e <_free_r+0x42>
 8011768:	6811      	ldr	r1, [r2, #0]
 801176a:	1850      	adds	r0, r2, r1
 801176c:	42a0      	cmp	r0, r4
 801176e:	d10b      	bne.n	8011788 <_free_r+0x6c>
 8011770:	6820      	ldr	r0, [r4, #0]
 8011772:	4401      	add	r1, r0
 8011774:	1850      	adds	r0, r2, r1
 8011776:	4283      	cmp	r3, r0
 8011778:	6011      	str	r1, [r2, #0]
 801177a:	d1e0      	bne.n	801173e <_free_r+0x22>
 801177c:	6818      	ldr	r0, [r3, #0]
 801177e:	685b      	ldr	r3, [r3, #4]
 8011780:	6053      	str	r3, [r2, #4]
 8011782:	4401      	add	r1, r0
 8011784:	6011      	str	r1, [r2, #0]
 8011786:	e7da      	b.n	801173e <_free_r+0x22>
 8011788:	d902      	bls.n	8011790 <_free_r+0x74>
 801178a:	230c      	movs	r3, #12
 801178c:	602b      	str	r3, [r5, #0]
 801178e:	e7d6      	b.n	801173e <_free_r+0x22>
 8011790:	6820      	ldr	r0, [r4, #0]
 8011792:	1821      	adds	r1, r4, r0
 8011794:	428b      	cmp	r3, r1
 8011796:	bf04      	itt	eq
 8011798:	6819      	ldreq	r1, [r3, #0]
 801179a:	685b      	ldreq	r3, [r3, #4]
 801179c:	6063      	str	r3, [r4, #4]
 801179e:	bf04      	itt	eq
 80117a0:	1809      	addeq	r1, r1, r0
 80117a2:	6021      	streq	r1, [r4, #0]
 80117a4:	6054      	str	r4, [r2, #4]
 80117a6:	e7ca      	b.n	801173e <_free_r+0x22>
 80117a8:	bd38      	pop	{r3, r4, r5, pc}
 80117aa:	bf00      	nop
 80117ac:	20001ae8 	.word	0x20001ae8

080117b0 <sbrk_aligned>:
 80117b0:	b570      	push	{r4, r5, r6, lr}
 80117b2:	4e0e      	ldr	r6, [pc, #56]	; (80117ec <sbrk_aligned+0x3c>)
 80117b4:	460c      	mov	r4, r1
 80117b6:	6831      	ldr	r1, [r6, #0]
 80117b8:	4605      	mov	r5, r0
 80117ba:	b911      	cbnz	r1, 80117c2 <sbrk_aligned+0x12>
 80117bc:	f000 f9ee 	bl	8011b9c <_sbrk_r>
 80117c0:	6030      	str	r0, [r6, #0]
 80117c2:	4621      	mov	r1, r4
 80117c4:	4628      	mov	r0, r5
 80117c6:	f000 f9e9 	bl	8011b9c <_sbrk_r>
 80117ca:	1c43      	adds	r3, r0, #1
 80117cc:	d00a      	beq.n	80117e4 <sbrk_aligned+0x34>
 80117ce:	1cc4      	adds	r4, r0, #3
 80117d0:	f024 0403 	bic.w	r4, r4, #3
 80117d4:	42a0      	cmp	r0, r4
 80117d6:	d007      	beq.n	80117e8 <sbrk_aligned+0x38>
 80117d8:	1a21      	subs	r1, r4, r0
 80117da:	4628      	mov	r0, r5
 80117dc:	f000 f9de 	bl	8011b9c <_sbrk_r>
 80117e0:	3001      	adds	r0, #1
 80117e2:	d101      	bne.n	80117e8 <sbrk_aligned+0x38>
 80117e4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80117e8:	4620      	mov	r0, r4
 80117ea:	bd70      	pop	{r4, r5, r6, pc}
 80117ec:	20001aec 	.word	0x20001aec

080117f0 <_malloc_r>:
 80117f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117f4:	1ccd      	adds	r5, r1, #3
 80117f6:	f025 0503 	bic.w	r5, r5, #3
 80117fa:	3508      	adds	r5, #8
 80117fc:	2d0c      	cmp	r5, #12
 80117fe:	bf38      	it	cc
 8011800:	250c      	movcc	r5, #12
 8011802:	2d00      	cmp	r5, #0
 8011804:	4607      	mov	r7, r0
 8011806:	db01      	blt.n	801180c <_malloc_r+0x1c>
 8011808:	42a9      	cmp	r1, r5
 801180a:	d905      	bls.n	8011818 <_malloc_r+0x28>
 801180c:	230c      	movs	r3, #12
 801180e:	603b      	str	r3, [r7, #0]
 8011810:	2600      	movs	r6, #0
 8011812:	4630      	mov	r0, r6
 8011814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011818:	4e2e      	ldr	r6, [pc, #184]	; (80118d4 <_malloc_r+0xe4>)
 801181a:	f000 fa27 	bl	8011c6c <__malloc_lock>
 801181e:	6833      	ldr	r3, [r6, #0]
 8011820:	461c      	mov	r4, r3
 8011822:	bb34      	cbnz	r4, 8011872 <_malloc_r+0x82>
 8011824:	4629      	mov	r1, r5
 8011826:	4638      	mov	r0, r7
 8011828:	f7ff ffc2 	bl	80117b0 <sbrk_aligned>
 801182c:	1c43      	adds	r3, r0, #1
 801182e:	4604      	mov	r4, r0
 8011830:	d14d      	bne.n	80118ce <_malloc_r+0xde>
 8011832:	6834      	ldr	r4, [r6, #0]
 8011834:	4626      	mov	r6, r4
 8011836:	2e00      	cmp	r6, #0
 8011838:	d140      	bne.n	80118bc <_malloc_r+0xcc>
 801183a:	6823      	ldr	r3, [r4, #0]
 801183c:	4631      	mov	r1, r6
 801183e:	4638      	mov	r0, r7
 8011840:	eb04 0803 	add.w	r8, r4, r3
 8011844:	f000 f9aa 	bl	8011b9c <_sbrk_r>
 8011848:	4580      	cmp	r8, r0
 801184a:	d13a      	bne.n	80118c2 <_malloc_r+0xd2>
 801184c:	6821      	ldr	r1, [r4, #0]
 801184e:	3503      	adds	r5, #3
 8011850:	1a6d      	subs	r5, r5, r1
 8011852:	f025 0503 	bic.w	r5, r5, #3
 8011856:	3508      	adds	r5, #8
 8011858:	2d0c      	cmp	r5, #12
 801185a:	bf38      	it	cc
 801185c:	250c      	movcc	r5, #12
 801185e:	4629      	mov	r1, r5
 8011860:	4638      	mov	r0, r7
 8011862:	f7ff ffa5 	bl	80117b0 <sbrk_aligned>
 8011866:	3001      	adds	r0, #1
 8011868:	d02b      	beq.n	80118c2 <_malloc_r+0xd2>
 801186a:	6823      	ldr	r3, [r4, #0]
 801186c:	442b      	add	r3, r5
 801186e:	6023      	str	r3, [r4, #0]
 8011870:	e00e      	b.n	8011890 <_malloc_r+0xa0>
 8011872:	6822      	ldr	r2, [r4, #0]
 8011874:	1b52      	subs	r2, r2, r5
 8011876:	d41e      	bmi.n	80118b6 <_malloc_r+0xc6>
 8011878:	2a0b      	cmp	r2, #11
 801187a:	d916      	bls.n	80118aa <_malloc_r+0xba>
 801187c:	1961      	adds	r1, r4, r5
 801187e:	42a3      	cmp	r3, r4
 8011880:	6025      	str	r5, [r4, #0]
 8011882:	bf18      	it	ne
 8011884:	6059      	strne	r1, [r3, #4]
 8011886:	6863      	ldr	r3, [r4, #4]
 8011888:	bf08      	it	eq
 801188a:	6031      	streq	r1, [r6, #0]
 801188c:	5162      	str	r2, [r4, r5]
 801188e:	604b      	str	r3, [r1, #4]
 8011890:	4638      	mov	r0, r7
 8011892:	f104 060b 	add.w	r6, r4, #11
 8011896:	f000 f9ef 	bl	8011c78 <__malloc_unlock>
 801189a:	f026 0607 	bic.w	r6, r6, #7
 801189e:	1d23      	adds	r3, r4, #4
 80118a0:	1af2      	subs	r2, r6, r3
 80118a2:	d0b6      	beq.n	8011812 <_malloc_r+0x22>
 80118a4:	1b9b      	subs	r3, r3, r6
 80118a6:	50a3      	str	r3, [r4, r2]
 80118a8:	e7b3      	b.n	8011812 <_malloc_r+0x22>
 80118aa:	6862      	ldr	r2, [r4, #4]
 80118ac:	42a3      	cmp	r3, r4
 80118ae:	bf0c      	ite	eq
 80118b0:	6032      	streq	r2, [r6, #0]
 80118b2:	605a      	strne	r2, [r3, #4]
 80118b4:	e7ec      	b.n	8011890 <_malloc_r+0xa0>
 80118b6:	4623      	mov	r3, r4
 80118b8:	6864      	ldr	r4, [r4, #4]
 80118ba:	e7b2      	b.n	8011822 <_malloc_r+0x32>
 80118bc:	4634      	mov	r4, r6
 80118be:	6876      	ldr	r6, [r6, #4]
 80118c0:	e7b9      	b.n	8011836 <_malloc_r+0x46>
 80118c2:	230c      	movs	r3, #12
 80118c4:	603b      	str	r3, [r7, #0]
 80118c6:	4638      	mov	r0, r7
 80118c8:	f000 f9d6 	bl	8011c78 <__malloc_unlock>
 80118cc:	e7a1      	b.n	8011812 <_malloc_r+0x22>
 80118ce:	6025      	str	r5, [r4, #0]
 80118d0:	e7de      	b.n	8011890 <_malloc_r+0xa0>
 80118d2:	bf00      	nop
 80118d4:	20001ae8 	.word	0x20001ae8

080118d8 <__ssputs_r>:
 80118d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118dc:	688e      	ldr	r6, [r1, #8]
 80118de:	429e      	cmp	r6, r3
 80118e0:	4682      	mov	sl, r0
 80118e2:	460c      	mov	r4, r1
 80118e4:	4690      	mov	r8, r2
 80118e6:	461f      	mov	r7, r3
 80118e8:	d838      	bhi.n	801195c <__ssputs_r+0x84>
 80118ea:	898a      	ldrh	r2, [r1, #12]
 80118ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80118f0:	d032      	beq.n	8011958 <__ssputs_r+0x80>
 80118f2:	6825      	ldr	r5, [r4, #0]
 80118f4:	6909      	ldr	r1, [r1, #16]
 80118f6:	eba5 0901 	sub.w	r9, r5, r1
 80118fa:	6965      	ldr	r5, [r4, #20]
 80118fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011900:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011904:	3301      	adds	r3, #1
 8011906:	444b      	add	r3, r9
 8011908:	106d      	asrs	r5, r5, #1
 801190a:	429d      	cmp	r5, r3
 801190c:	bf38      	it	cc
 801190e:	461d      	movcc	r5, r3
 8011910:	0553      	lsls	r3, r2, #21
 8011912:	d531      	bpl.n	8011978 <__ssputs_r+0xa0>
 8011914:	4629      	mov	r1, r5
 8011916:	f7ff ff6b 	bl	80117f0 <_malloc_r>
 801191a:	4606      	mov	r6, r0
 801191c:	b950      	cbnz	r0, 8011934 <__ssputs_r+0x5c>
 801191e:	230c      	movs	r3, #12
 8011920:	f8ca 3000 	str.w	r3, [sl]
 8011924:	89a3      	ldrh	r3, [r4, #12]
 8011926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801192a:	81a3      	strh	r3, [r4, #12]
 801192c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011934:	6921      	ldr	r1, [r4, #16]
 8011936:	464a      	mov	r2, r9
 8011938:	f7fc fa94 	bl	800de64 <memcpy>
 801193c:	89a3      	ldrh	r3, [r4, #12]
 801193e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011946:	81a3      	strh	r3, [r4, #12]
 8011948:	6126      	str	r6, [r4, #16]
 801194a:	6165      	str	r5, [r4, #20]
 801194c:	444e      	add	r6, r9
 801194e:	eba5 0509 	sub.w	r5, r5, r9
 8011952:	6026      	str	r6, [r4, #0]
 8011954:	60a5      	str	r5, [r4, #8]
 8011956:	463e      	mov	r6, r7
 8011958:	42be      	cmp	r6, r7
 801195a:	d900      	bls.n	801195e <__ssputs_r+0x86>
 801195c:	463e      	mov	r6, r7
 801195e:	6820      	ldr	r0, [r4, #0]
 8011960:	4632      	mov	r2, r6
 8011962:	4641      	mov	r1, r8
 8011964:	f000 f968 	bl	8011c38 <memmove>
 8011968:	68a3      	ldr	r3, [r4, #8]
 801196a:	1b9b      	subs	r3, r3, r6
 801196c:	60a3      	str	r3, [r4, #8]
 801196e:	6823      	ldr	r3, [r4, #0]
 8011970:	4433      	add	r3, r6
 8011972:	6023      	str	r3, [r4, #0]
 8011974:	2000      	movs	r0, #0
 8011976:	e7db      	b.n	8011930 <__ssputs_r+0x58>
 8011978:	462a      	mov	r2, r5
 801197a:	f000 f983 	bl	8011c84 <_realloc_r>
 801197e:	4606      	mov	r6, r0
 8011980:	2800      	cmp	r0, #0
 8011982:	d1e1      	bne.n	8011948 <__ssputs_r+0x70>
 8011984:	6921      	ldr	r1, [r4, #16]
 8011986:	4650      	mov	r0, sl
 8011988:	f7ff fec8 	bl	801171c <_free_r>
 801198c:	e7c7      	b.n	801191e <__ssputs_r+0x46>
	...

08011990 <_svfiprintf_r>:
 8011990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011994:	4698      	mov	r8, r3
 8011996:	898b      	ldrh	r3, [r1, #12]
 8011998:	061b      	lsls	r3, r3, #24
 801199a:	b09d      	sub	sp, #116	; 0x74
 801199c:	4607      	mov	r7, r0
 801199e:	460d      	mov	r5, r1
 80119a0:	4614      	mov	r4, r2
 80119a2:	d50e      	bpl.n	80119c2 <_svfiprintf_r+0x32>
 80119a4:	690b      	ldr	r3, [r1, #16]
 80119a6:	b963      	cbnz	r3, 80119c2 <_svfiprintf_r+0x32>
 80119a8:	2140      	movs	r1, #64	; 0x40
 80119aa:	f7ff ff21 	bl	80117f0 <_malloc_r>
 80119ae:	6028      	str	r0, [r5, #0]
 80119b0:	6128      	str	r0, [r5, #16]
 80119b2:	b920      	cbnz	r0, 80119be <_svfiprintf_r+0x2e>
 80119b4:	230c      	movs	r3, #12
 80119b6:	603b      	str	r3, [r7, #0]
 80119b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80119bc:	e0d1      	b.n	8011b62 <_svfiprintf_r+0x1d2>
 80119be:	2340      	movs	r3, #64	; 0x40
 80119c0:	616b      	str	r3, [r5, #20]
 80119c2:	2300      	movs	r3, #0
 80119c4:	9309      	str	r3, [sp, #36]	; 0x24
 80119c6:	2320      	movs	r3, #32
 80119c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80119cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80119d0:	2330      	movs	r3, #48	; 0x30
 80119d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011b7c <_svfiprintf_r+0x1ec>
 80119d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80119da:	f04f 0901 	mov.w	r9, #1
 80119de:	4623      	mov	r3, r4
 80119e0:	469a      	mov	sl, r3
 80119e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119e6:	b10a      	cbz	r2, 80119ec <_svfiprintf_r+0x5c>
 80119e8:	2a25      	cmp	r2, #37	; 0x25
 80119ea:	d1f9      	bne.n	80119e0 <_svfiprintf_r+0x50>
 80119ec:	ebba 0b04 	subs.w	fp, sl, r4
 80119f0:	d00b      	beq.n	8011a0a <_svfiprintf_r+0x7a>
 80119f2:	465b      	mov	r3, fp
 80119f4:	4622      	mov	r2, r4
 80119f6:	4629      	mov	r1, r5
 80119f8:	4638      	mov	r0, r7
 80119fa:	f7ff ff6d 	bl	80118d8 <__ssputs_r>
 80119fe:	3001      	adds	r0, #1
 8011a00:	f000 80aa 	beq.w	8011b58 <_svfiprintf_r+0x1c8>
 8011a04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011a06:	445a      	add	r2, fp
 8011a08:	9209      	str	r2, [sp, #36]	; 0x24
 8011a0a:	f89a 3000 	ldrb.w	r3, [sl]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	f000 80a2 	beq.w	8011b58 <_svfiprintf_r+0x1c8>
 8011a14:	2300      	movs	r3, #0
 8011a16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011a1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a1e:	f10a 0a01 	add.w	sl, sl, #1
 8011a22:	9304      	str	r3, [sp, #16]
 8011a24:	9307      	str	r3, [sp, #28]
 8011a26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011a2a:	931a      	str	r3, [sp, #104]	; 0x68
 8011a2c:	4654      	mov	r4, sl
 8011a2e:	2205      	movs	r2, #5
 8011a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a34:	4851      	ldr	r0, [pc, #324]	; (8011b7c <_svfiprintf_r+0x1ec>)
 8011a36:	f7ee fbab 	bl	8000190 <memchr>
 8011a3a:	9a04      	ldr	r2, [sp, #16]
 8011a3c:	b9d8      	cbnz	r0, 8011a76 <_svfiprintf_r+0xe6>
 8011a3e:	06d0      	lsls	r0, r2, #27
 8011a40:	bf44      	itt	mi
 8011a42:	2320      	movmi	r3, #32
 8011a44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011a48:	0711      	lsls	r1, r2, #28
 8011a4a:	bf44      	itt	mi
 8011a4c:	232b      	movmi	r3, #43	; 0x2b
 8011a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011a52:	f89a 3000 	ldrb.w	r3, [sl]
 8011a56:	2b2a      	cmp	r3, #42	; 0x2a
 8011a58:	d015      	beq.n	8011a86 <_svfiprintf_r+0xf6>
 8011a5a:	9a07      	ldr	r2, [sp, #28]
 8011a5c:	4654      	mov	r4, sl
 8011a5e:	2000      	movs	r0, #0
 8011a60:	f04f 0c0a 	mov.w	ip, #10
 8011a64:	4621      	mov	r1, r4
 8011a66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a6a:	3b30      	subs	r3, #48	; 0x30
 8011a6c:	2b09      	cmp	r3, #9
 8011a6e:	d94e      	bls.n	8011b0e <_svfiprintf_r+0x17e>
 8011a70:	b1b0      	cbz	r0, 8011aa0 <_svfiprintf_r+0x110>
 8011a72:	9207      	str	r2, [sp, #28]
 8011a74:	e014      	b.n	8011aa0 <_svfiprintf_r+0x110>
 8011a76:	eba0 0308 	sub.w	r3, r0, r8
 8011a7a:	fa09 f303 	lsl.w	r3, r9, r3
 8011a7e:	4313      	orrs	r3, r2
 8011a80:	9304      	str	r3, [sp, #16]
 8011a82:	46a2      	mov	sl, r4
 8011a84:	e7d2      	b.n	8011a2c <_svfiprintf_r+0x9c>
 8011a86:	9b03      	ldr	r3, [sp, #12]
 8011a88:	1d19      	adds	r1, r3, #4
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	9103      	str	r1, [sp, #12]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	bfbb      	ittet	lt
 8011a92:	425b      	neglt	r3, r3
 8011a94:	f042 0202 	orrlt.w	r2, r2, #2
 8011a98:	9307      	strge	r3, [sp, #28]
 8011a9a:	9307      	strlt	r3, [sp, #28]
 8011a9c:	bfb8      	it	lt
 8011a9e:	9204      	strlt	r2, [sp, #16]
 8011aa0:	7823      	ldrb	r3, [r4, #0]
 8011aa2:	2b2e      	cmp	r3, #46	; 0x2e
 8011aa4:	d10c      	bne.n	8011ac0 <_svfiprintf_r+0x130>
 8011aa6:	7863      	ldrb	r3, [r4, #1]
 8011aa8:	2b2a      	cmp	r3, #42	; 0x2a
 8011aaa:	d135      	bne.n	8011b18 <_svfiprintf_r+0x188>
 8011aac:	9b03      	ldr	r3, [sp, #12]
 8011aae:	1d1a      	adds	r2, r3, #4
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	9203      	str	r2, [sp, #12]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	bfb8      	it	lt
 8011ab8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011abc:	3402      	adds	r4, #2
 8011abe:	9305      	str	r3, [sp, #20]
 8011ac0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8011b80 <_svfiprintf_r+0x1f0>
 8011ac4:	7821      	ldrb	r1, [r4, #0]
 8011ac6:	2203      	movs	r2, #3
 8011ac8:	4650      	mov	r0, sl
 8011aca:	f7ee fb61 	bl	8000190 <memchr>
 8011ace:	b140      	cbz	r0, 8011ae2 <_svfiprintf_r+0x152>
 8011ad0:	2340      	movs	r3, #64	; 0x40
 8011ad2:	eba0 000a 	sub.w	r0, r0, sl
 8011ad6:	fa03 f000 	lsl.w	r0, r3, r0
 8011ada:	9b04      	ldr	r3, [sp, #16]
 8011adc:	4303      	orrs	r3, r0
 8011ade:	3401      	adds	r4, #1
 8011ae0:	9304      	str	r3, [sp, #16]
 8011ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ae6:	4827      	ldr	r0, [pc, #156]	; (8011b84 <_svfiprintf_r+0x1f4>)
 8011ae8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011aec:	2206      	movs	r2, #6
 8011aee:	f7ee fb4f 	bl	8000190 <memchr>
 8011af2:	2800      	cmp	r0, #0
 8011af4:	d038      	beq.n	8011b68 <_svfiprintf_r+0x1d8>
 8011af6:	4b24      	ldr	r3, [pc, #144]	; (8011b88 <_svfiprintf_r+0x1f8>)
 8011af8:	bb1b      	cbnz	r3, 8011b42 <_svfiprintf_r+0x1b2>
 8011afa:	9b03      	ldr	r3, [sp, #12]
 8011afc:	3307      	adds	r3, #7
 8011afe:	f023 0307 	bic.w	r3, r3, #7
 8011b02:	3308      	adds	r3, #8
 8011b04:	9303      	str	r3, [sp, #12]
 8011b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b08:	4433      	add	r3, r6
 8011b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8011b0c:	e767      	b.n	80119de <_svfiprintf_r+0x4e>
 8011b0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b12:	460c      	mov	r4, r1
 8011b14:	2001      	movs	r0, #1
 8011b16:	e7a5      	b.n	8011a64 <_svfiprintf_r+0xd4>
 8011b18:	2300      	movs	r3, #0
 8011b1a:	3401      	adds	r4, #1
 8011b1c:	9305      	str	r3, [sp, #20]
 8011b1e:	4619      	mov	r1, r3
 8011b20:	f04f 0c0a 	mov.w	ip, #10
 8011b24:	4620      	mov	r0, r4
 8011b26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b2a:	3a30      	subs	r2, #48	; 0x30
 8011b2c:	2a09      	cmp	r2, #9
 8011b2e:	d903      	bls.n	8011b38 <_svfiprintf_r+0x1a8>
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d0c5      	beq.n	8011ac0 <_svfiprintf_r+0x130>
 8011b34:	9105      	str	r1, [sp, #20]
 8011b36:	e7c3      	b.n	8011ac0 <_svfiprintf_r+0x130>
 8011b38:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b3c:	4604      	mov	r4, r0
 8011b3e:	2301      	movs	r3, #1
 8011b40:	e7f0      	b.n	8011b24 <_svfiprintf_r+0x194>
 8011b42:	ab03      	add	r3, sp, #12
 8011b44:	9300      	str	r3, [sp, #0]
 8011b46:	462a      	mov	r2, r5
 8011b48:	4b10      	ldr	r3, [pc, #64]	; (8011b8c <_svfiprintf_r+0x1fc>)
 8011b4a:	a904      	add	r1, sp, #16
 8011b4c:	4638      	mov	r0, r7
 8011b4e:	f7fc fa3d 	bl	800dfcc <_printf_float>
 8011b52:	1c42      	adds	r2, r0, #1
 8011b54:	4606      	mov	r6, r0
 8011b56:	d1d6      	bne.n	8011b06 <_svfiprintf_r+0x176>
 8011b58:	89ab      	ldrh	r3, [r5, #12]
 8011b5a:	065b      	lsls	r3, r3, #25
 8011b5c:	f53f af2c 	bmi.w	80119b8 <_svfiprintf_r+0x28>
 8011b60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011b62:	b01d      	add	sp, #116	; 0x74
 8011b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b68:	ab03      	add	r3, sp, #12
 8011b6a:	9300      	str	r3, [sp, #0]
 8011b6c:	462a      	mov	r2, r5
 8011b6e:	4b07      	ldr	r3, [pc, #28]	; (8011b8c <_svfiprintf_r+0x1fc>)
 8011b70:	a904      	add	r1, sp, #16
 8011b72:	4638      	mov	r0, r7
 8011b74:	f7fc fcc2 	bl	800e4fc <_printf_i>
 8011b78:	e7eb      	b.n	8011b52 <_svfiprintf_r+0x1c2>
 8011b7a:	bf00      	nop
 8011b7c:	08013244 	.word	0x08013244
 8011b80:	0801324a 	.word	0x0801324a
 8011b84:	0801324e 	.word	0x0801324e
 8011b88:	0800dfcd 	.word	0x0800dfcd
 8011b8c:	080118d9 	.word	0x080118d9

08011b90 <nan>:
 8011b90:	4901      	ldr	r1, [pc, #4]	; (8011b98 <nan+0x8>)
 8011b92:	2000      	movs	r0, #0
 8011b94:	4770      	bx	lr
 8011b96:	bf00      	nop
 8011b98:	7ff80000 	.word	0x7ff80000

08011b9c <_sbrk_r>:
 8011b9c:	b538      	push	{r3, r4, r5, lr}
 8011b9e:	4d06      	ldr	r5, [pc, #24]	; (8011bb8 <_sbrk_r+0x1c>)
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	4604      	mov	r4, r0
 8011ba4:	4608      	mov	r0, r1
 8011ba6:	602b      	str	r3, [r5, #0]
 8011ba8:	f7f0 f9fa 	bl	8001fa0 <_sbrk>
 8011bac:	1c43      	adds	r3, r0, #1
 8011bae:	d102      	bne.n	8011bb6 <_sbrk_r+0x1a>
 8011bb0:	682b      	ldr	r3, [r5, #0]
 8011bb2:	b103      	cbz	r3, 8011bb6 <_sbrk_r+0x1a>
 8011bb4:	6023      	str	r3, [r4, #0]
 8011bb6:	bd38      	pop	{r3, r4, r5, pc}
 8011bb8:	20001af0 	.word	0x20001af0

08011bbc <__ascii_wctomb>:
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	4608      	mov	r0, r1
 8011bc0:	b141      	cbz	r1, 8011bd4 <__ascii_wctomb+0x18>
 8011bc2:	2aff      	cmp	r2, #255	; 0xff
 8011bc4:	d904      	bls.n	8011bd0 <__ascii_wctomb+0x14>
 8011bc6:	228a      	movs	r2, #138	; 0x8a
 8011bc8:	601a      	str	r2, [r3, #0]
 8011bca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011bce:	4770      	bx	lr
 8011bd0:	700a      	strb	r2, [r1, #0]
 8011bd2:	2001      	movs	r0, #1
 8011bd4:	4770      	bx	lr
	...

08011bd8 <__assert_func>:
 8011bd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011bda:	4614      	mov	r4, r2
 8011bdc:	461a      	mov	r2, r3
 8011bde:	4b09      	ldr	r3, [pc, #36]	; (8011c04 <__assert_func+0x2c>)
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	4605      	mov	r5, r0
 8011be4:	68d8      	ldr	r0, [r3, #12]
 8011be6:	b14c      	cbz	r4, 8011bfc <__assert_func+0x24>
 8011be8:	4b07      	ldr	r3, [pc, #28]	; (8011c08 <__assert_func+0x30>)
 8011bea:	9100      	str	r1, [sp, #0]
 8011bec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011bf0:	4906      	ldr	r1, [pc, #24]	; (8011c0c <__assert_func+0x34>)
 8011bf2:	462b      	mov	r3, r5
 8011bf4:	f000 f80e 	bl	8011c14 <fiprintf>
 8011bf8:	f000 fa8a 	bl	8012110 <abort>
 8011bfc:	4b04      	ldr	r3, [pc, #16]	; (8011c10 <__assert_func+0x38>)
 8011bfe:	461c      	mov	r4, r3
 8011c00:	e7f3      	b.n	8011bea <__assert_func+0x12>
 8011c02:	bf00      	nop
 8011c04:	20000fc0 	.word	0x20000fc0
 8011c08:	08013255 	.word	0x08013255
 8011c0c:	08013262 	.word	0x08013262
 8011c10:	08013290 	.word	0x08013290

08011c14 <fiprintf>:
 8011c14:	b40e      	push	{r1, r2, r3}
 8011c16:	b503      	push	{r0, r1, lr}
 8011c18:	4601      	mov	r1, r0
 8011c1a:	ab03      	add	r3, sp, #12
 8011c1c:	4805      	ldr	r0, [pc, #20]	; (8011c34 <fiprintf+0x20>)
 8011c1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c22:	6800      	ldr	r0, [r0, #0]
 8011c24:	9301      	str	r3, [sp, #4]
 8011c26:	f000 f883 	bl	8011d30 <_vfiprintf_r>
 8011c2a:	b002      	add	sp, #8
 8011c2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c30:	b003      	add	sp, #12
 8011c32:	4770      	bx	lr
 8011c34:	20000fc0 	.word	0x20000fc0

08011c38 <memmove>:
 8011c38:	4288      	cmp	r0, r1
 8011c3a:	b510      	push	{r4, lr}
 8011c3c:	eb01 0402 	add.w	r4, r1, r2
 8011c40:	d902      	bls.n	8011c48 <memmove+0x10>
 8011c42:	4284      	cmp	r4, r0
 8011c44:	4623      	mov	r3, r4
 8011c46:	d807      	bhi.n	8011c58 <memmove+0x20>
 8011c48:	1e43      	subs	r3, r0, #1
 8011c4a:	42a1      	cmp	r1, r4
 8011c4c:	d008      	beq.n	8011c60 <memmove+0x28>
 8011c4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011c56:	e7f8      	b.n	8011c4a <memmove+0x12>
 8011c58:	4402      	add	r2, r0
 8011c5a:	4601      	mov	r1, r0
 8011c5c:	428a      	cmp	r2, r1
 8011c5e:	d100      	bne.n	8011c62 <memmove+0x2a>
 8011c60:	bd10      	pop	{r4, pc}
 8011c62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011c66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011c6a:	e7f7      	b.n	8011c5c <memmove+0x24>

08011c6c <__malloc_lock>:
 8011c6c:	4801      	ldr	r0, [pc, #4]	; (8011c74 <__malloc_lock+0x8>)
 8011c6e:	f000 bc0b 	b.w	8012488 <__retarget_lock_acquire_recursive>
 8011c72:	bf00      	nop
 8011c74:	20001af4 	.word	0x20001af4

08011c78 <__malloc_unlock>:
 8011c78:	4801      	ldr	r0, [pc, #4]	; (8011c80 <__malloc_unlock+0x8>)
 8011c7a:	f000 bc06 	b.w	801248a <__retarget_lock_release_recursive>
 8011c7e:	bf00      	nop
 8011c80:	20001af4 	.word	0x20001af4

08011c84 <_realloc_r>:
 8011c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c88:	4680      	mov	r8, r0
 8011c8a:	4614      	mov	r4, r2
 8011c8c:	460e      	mov	r6, r1
 8011c8e:	b921      	cbnz	r1, 8011c9a <_realloc_r+0x16>
 8011c90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c94:	4611      	mov	r1, r2
 8011c96:	f7ff bdab 	b.w	80117f0 <_malloc_r>
 8011c9a:	b92a      	cbnz	r2, 8011ca8 <_realloc_r+0x24>
 8011c9c:	f7ff fd3e 	bl	801171c <_free_r>
 8011ca0:	4625      	mov	r5, r4
 8011ca2:	4628      	mov	r0, r5
 8011ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ca8:	f000 fc56 	bl	8012558 <_malloc_usable_size_r>
 8011cac:	4284      	cmp	r4, r0
 8011cae:	4607      	mov	r7, r0
 8011cb0:	d802      	bhi.n	8011cb8 <_realloc_r+0x34>
 8011cb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011cb6:	d812      	bhi.n	8011cde <_realloc_r+0x5a>
 8011cb8:	4621      	mov	r1, r4
 8011cba:	4640      	mov	r0, r8
 8011cbc:	f7ff fd98 	bl	80117f0 <_malloc_r>
 8011cc0:	4605      	mov	r5, r0
 8011cc2:	2800      	cmp	r0, #0
 8011cc4:	d0ed      	beq.n	8011ca2 <_realloc_r+0x1e>
 8011cc6:	42bc      	cmp	r4, r7
 8011cc8:	4622      	mov	r2, r4
 8011cca:	4631      	mov	r1, r6
 8011ccc:	bf28      	it	cs
 8011cce:	463a      	movcs	r2, r7
 8011cd0:	f7fc f8c8 	bl	800de64 <memcpy>
 8011cd4:	4631      	mov	r1, r6
 8011cd6:	4640      	mov	r0, r8
 8011cd8:	f7ff fd20 	bl	801171c <_free_r>
 8011cdc:	e7e1      	b.n	8011ca2 <_realloc_r+0x1e>
 8011cde:	4635      	mov	r5, r6
 8011ce0:	e7df      	b.n	8011ca2 <_realloc_r+0x1e>

08011ce2 <__sfputc_r>:
 8011ce2:	6893      	ldr	r3, [r2, #8]
 8011ce4:	3b01      	subs	r3, #1
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	b410      	push	{r4}
 8011cea:	6093      	str	r3, [r2, #8]
 8011cec:	da07      	bge.n	8011cfe <__sfputc_r+0x1c>
 8011cee:	6994      	ldr	r4, [r2, #24]
 8011cf0:	42a3      	cmp	r3, r4
 8011cf2:	db01      	blt.n	8011cf8 <__sfputc_r+0x16>
 8011cf4:	290a      	cmp	r1, #10
 8011cf6:	d102      	bne.n	8011cfe <__sfputc_r+0x1c>
 8011cf8:	bc10      	pop	{r4}
 8011cfa:	f000 b949 	b.w	8011f90 <__swbuf_r>
 8011cfe:	6813      	ldr	r3, [r2, #0]
 8011d00:	1c58      	adds	r0, r3, #1
 8011d02:	6010      	str	r0, [r2, #0]
 8011d04:	7019      	strb	r1, [r3, #0]
 8011d06:	4608      	mov	r0, r1
 8011d08:	bc10      	pop	{r4}
 8011d0a:	4770      	bx	lr

08011d0c <__sfputs_r>:
 8011d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d0e:	4606      	mov	r6, r0
 8011d10:	460f      	mov	r7, r1
 8011d12:	4614      	mov	r4, r2
 8011d14:	18d5      	adds	r5, r2, r3
 8011d16:	42ac      	cmp	r4, r5
 8011d18:	d101      	bne.n	8011d1e <__sfputs_r+0x12>
 8011d1a:	2000      	movs	r0, #0
 8011d1c:	e007      	b.n	8011d2e <__sfputs_r+0x22>
 8011d1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d22:	463a      	mov	r2, r7
 8011d24:	4630      	mov	r0, r6
 8011d26:	f7ff ffdc 	bl	8011ce2 <__sfputc_r>
 8011d2a:	1c43      	adds	r3, r0, #1
 8011d2c:	d1f3      	bne.n	8011d16 <__sfputs_r+0xa>
 8011d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011d30 <_vfiprintf_r>:
 8011d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d34:	460d      	mov	r5, r1
 8011d36:	b09d      	sub	sp, #116	; 0x74
 8011d38:	4614      	mov	r4, r2
 8011d3a:	4698      	mov	r8, r3
 8011d3c:	4606      	mov	r6, r0
 8011d3e:	b118      	cbz	r0, 8011d48 <_vfiprintf_r+0x18>
 8011d40:	6983      	ldr	r3, [r0, #24]
 8011d42:	b90b      	cbnz	r3, 8011d48 <_vfiprintf_r+0x18>
 8011d44:	f000 fb02 	bl	801234c <__sinit>
 8011d48:	4b89      	ldr	r3, [pc, #548]	; (8011f70 <_vfiprintf_r+0x240>)
 8011d4a:	429d      	cmp	r5, r3
 8011d4c:	d11b      	bne.n	8011d86 <_vfiprintf_r+0x56>
 8011d4e:	6875      	ldr	r5, [r6, #4]
 8011d50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011d52:	07d9      	lsls	r1, r3, #31
 8011d54:	d405      	bmi.n	8011d62 <_vfiprintf_r+0x32>
 8011d56:	89ab      	ldrh	r3, [r5, #12]
 8011d58:	059a      	lsls	r2, r3, #22
 8011d5a:	d402      	bmi.n	8011d62 <_vfiprintf_r+0x32>
 8011d5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011d5e:	f000 fb93 	bl	8012488 <__retarget_lock_acquire_recursive>
 8011d62:	89ab      	ldrh	r3, [r5, #12]
 8011d64:	071b      	lsls	r3, r3, #28
 8011d66:	d501      	bpl.n	8011d6c <_vfiprintf_r+0x3c>
 8011d68:	692b      	ldr	r3, [r5, #16]
 8011d6a:	b9eb      	cbnz	r3, 8011da8 <_vfiprintf_r+0x78>
 8011d6c:	4629      	mov	r1, r5
 8011d6e:	4630      	mov	r0, r6
 8011d70:	f000 f960 	bl	8012034 <__swsetup_r>
 8011d74:	b1c0      	cbz	r0, 8011da8 <_vfiprintf_r+0x78>
 8011d76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011d78:	07dc      	lsls	r4, r3, #31
 8011d7a:	d50e      	bpl.n	8011d9a <_vfiprintf_r+0x6a>
 8011d7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d80:	b01d      	add	sp, #116	; 0x74
 8011d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d86:	4b7b      	ldr	r3, [pc, #492]	; (8011f74 <_vfiprintf_r+0x244>)
 8011d88:	429d      	cmp	r5, r3
 8011d8a:	d101      	bne.n	8011d90 <_vfiprintf_r+0x60>
 8011d8c:	68b5      	ldr	r5, [r6, #8]
 8011d8e:	e7df      	b.n	8011d50 <_vfiprintf_r+0x20>
 8011d90:	4b79      	ldr	r3, [pc, #484]	; (8011f78 <_vfiprintf_r+0x248>)
 8011d92:	429d      	cmp	r5, r3
 8011d94:	bf08      	it	eq
 8011d96:	68f5      	ldreq	r5, [r6, #12]
 8011d98:	e7da      	b.n	8011d50 <_vfiprintf_r+0x20>
 8011d9a:	89ab      	ldrh	r3, [r5, #12]
 8011d9c:	0598      	lsls	r0, r3, #22
 8011d9e:	d4ed      	bmi.n	8011d7c <_vfiprintf_r+0x4c>
 8011da0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011da2:	f000 fb72 	bl	801248a <__retarget_lock_release_recursive>
 8011da6:	e7e9      	b.n	8011d7c <_vfiprintf_r+0x4c>
 8011da8:	2300      	movs	r3, #0
 8011daa:	9309      	str	r3, [sp, #36]	; 0x24
 8011dac:	2320      	movs	r3, #32
 8011dae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011db2:	f8cd 800c 	str.w	r8, [sp, #12]
 8011db6:	2330      	movs	r3, #48	; 0x30
 8011db8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011f7c <_vfiprintf_r+0x24c>
 8011dbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011dc0:	f04f 0901 	mov.w	r9, #1
 8011dc4:	4623      	mov	r3, r4
 8011dc6:	469a      	mov	sl, r3
 8011dc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011dcc:	b10a      	cbz	r2, 8011dd2 <_vfiprintf_r+0xa2>
 8011dce:	2a25      	cmp	r2, #37	; 0x25
 8011dd0:	d1f9      	bne.n	8011dc6 <_vfiprintf_r+0x96>
 8011dd2:	ebba 0b04 	subs.w	fp, sl, r4
 8011dd6:	d00b      	beq.n	8011df0 <_vfiprintf_r+0xc0>
 8011dd8:	465b      	mov	r3, fp
 8011dda:	4622      	mov	r2, r4
 8011ddc:	4629      	mov	r1, r5
 8011dde:	4630      	mov	r0, r6
 8011de0:	f7ff ff94 	bl	8011d0c <__sfputs_r>
 8011de4:	3001      	adds	r0, #1
 8011de6:	f000 80aa 	beq.w	8011f3e <_vfiprintf_r+0x20e>
 8011dea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011dec:	445a      	add	r2, fp
 8011dee:	9209      	str	r2, [sp, #36]	; 0x24
 8011df0:	f89a 3000 	ldrb.w	r3, [sl]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	f000 80a2 	beq.w	8011f3e <_vfiprintf_r+0x20e>
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e04:	f10a 0a01 	add.w	sl, sl, #1
 8011e08:	9304      	str	r3, [sp, #16]
 8011e0a:	9307      	str	r3, [sp, #28]
 8011e0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011e10:	931a      	str	r3, [sp, #104]	; 0x68
 8011e12:	4654      	mov	r4, sl
 8011e14:	2205      	movs	r2, #5
 8011e16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e1a:	4858      	ldr	r0, [pc, #352]	; (8011f7c <_vfiprintf_r+0x24c>)
 8011e1c:	f7ee f9b8 	bl	8000190 <memchr>
 8011e20:	9a04      	ldr	r2, [sp, #16]
 8011e22:	b9d8      	cbnz	r0, 8011e5c <_vfiprintf_r+0x12c>
 8011e24:	06d1      	lsls	r1, r2, #27
 8011e26:	bf44      	itt	mi
 8011e28:	2320      	movmi	r3, #32
 8011e2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011e2e:	0713      	lsls	r3, r2, #28
 8011e30:	bf44      	itt	mi
 8011e32:	232b      	movmi	r3, #43	; 0x2b
 8011e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011e38:	f89a 3000 	ldrb.w	r3, [sl]
 8011e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8011e3e:	d015      	beq.n	8011e6c <_vfiprintf_r+0x13c>
 8011e40:	9a07      	ldr	r2, [sp, #28]
 8011e42:	4654      	mov	r4, sl
 8011e44:	2000      	movs	r0, #0
 8011e46:	f04f 0c0a 	mov.w	ip, #10
 8011e4a:	4621      	mov	r1, r4
 8011e4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011e50:	3b30      	subs	r3, #48	; 0x30
 8011e52:	2b09      	cmp	r3, #9
 8011e54:	d94e      	bls.n	8011ef4 <_vfiprintf_r+0x1c4>
 8011e56:	b1b0      	cbz	r0, 8011e86 <_vfiprintf_r+0x156>
 8011e58:	9207      	str	r2, [sp, #28]
 8011e5a:	e014      	b.n	8011e86 <_vfiprintf_r+0x156>
 8011e5c:	eba0 0308 	sub.w	r3, r0, r8
 8011e60:	fa09 f303 	lsl.w	r3, r9, r3
 8011e64:	4313      	orrs	r3, r2
 8011e66:	9304      	str	r3, [sp, #16]
 8011e68:	46a2      	mov	sl, r4
 8011e6a:	e7d2      	b.n	8011e12 <_vfiprintf_r+0xe2>
 8011e6c:	9b03      	ldr	r3, [sp, #12]
 8011e6e:	1d19      	adds	r1, r3, #4
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	9103      	str	r1, [sp, #12]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	bfbb      	ittet	lt
 8011e78:	425b      	neglt	r3, r3
 8011e7a:	f042 0202 	orrlt.w	r2, r2, #2
 8011e7e:	9307      	strge	r3, [sp, #28]
 8011e80:	9307      	strlt	r3, [sp, #28]
 8011e82:	bfb8      	it	lt
 8011e84:	9204      	strlt	r2, [sp, #16]
 8011e86:	7823      	ldrb	r3, [r4, #0]
 8011e88:	2b2e      	cmp	r3, #46	; 0x2e
 8011e8a:	d10c      	bne.n	8011ea6 <_vfiprintf_r+0x176>
 8011e8c:	7863      	ldrb	r3, [r4, #1]
 8011e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8011e90:	d135      	bne.n	8011efe <_vfiprintf_r+0x1ce>
 8011e92:	9b03      	ldr	r3, [sp, #12]
 8011e94:	1d1a      	adds	r2, r3, #4
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	9203      	str	r2, [sp, #12]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	bfb8      	it	lt
 8011e9e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011ea2:	3402      	adds	r4, #2
 8011ea4:	9305      	str	r3, [sp, #20]
 8011ea6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8011f80 <_vfiprintf_r+0x250>
 8011eaa:	7821      	ldrb	r1, [r4, #0]
 8011eac:	2203      	movs	r2, #3
 8011eae:	4650      	mov	r0, sl
 8011eb0:	f7ee f96e 	bl	8000190 <memchr>
 8011eb4:	b140      	cbz	r0, 8011ec8 <_vfiprintf_r+0x198>
 8011eb6:	2340      	movs	r3, #64	; 0x40
 8011eb8:	eba0 000a 	sub.w	r0, r0, sl
 8011ebc:	fa03 f000 	lsl.w	r0, r3, r0
 8011ec0:	9b04      	ldr	r3, [sp, #16]
 8011ec2:	4303      	orrs	r3, r0
 8011ec4:	3401      	adds	r4, #1
 8011ec6:	9304      	str	r3, [sp, #16]
 8011ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ecc:	482d      	ldr	r0, [pc, #180]	; (8011f84 <_vfiprintf_r+0x254>)
 8011ece:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011ed2:	2206      	movs	r2, #6
 8011ed4:	f7ee f95c 	bl	8000190 <memchr>
 8011ed8:	2800      	cmp	r0, #0
 8011eda:	d03f      	beq.n	8011f5c <_vfiprintf_r+0x22c>
 8011edc:	4b2a      	ldr	r3, [pc, #168]	; (8011f88 <_vfiprintf_r+0x258>)
 8011ede:	bb1b      	cbnz	r3, 8011f28 <_vfiprintf_r+0x1f8>
 8011ee0:	9b03      	ldr	r3, [sp, #12]
 8011ee2:	3307      	adds	r3, #7
 8011ee4:	f023 0307 	bic.w	r3, r3, #7
 8011ee8:	3308      	adds	r3, #8
 8011eea:	9303      	str	r3, [sp, #12]
 8011eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011eee:	443b      	add	r3, r7
 8011ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8011ef2:	e767      	b.n	8011dc4 <_vfiprintf_r+0x94>
 8011ef4:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ef8:	460c      	mov	r4, r1
 8011efa:	2001      	movs	r0, #1
 8011efc:	e7a5      	b.n	8011e4a <_vfiprintf_r+0x11a>
 8011efe:	2300      	movs	r3, #0
 8011f00:	3401      	adds	r4, #1
 8011f02:	9305      	str	r3, [sp, #20]
 8011f04:	4619      	mov	r1, r3
 8011f06:	f04f 0c0a 	mov.w	ip, #10
 8011f0a:	4620      	mov	r0, r4
 8011f0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f10:	3a30      	subs	r2, #48	; 0x30
 8011f12:	2a09      	cmp	r2, #9
 8011f14:	d903      	bls.n	8011f1e <_vfiprintf_r+0x1ee>
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d0c5      	beq.n	8011ea6 <_vfiprintf_r+0x176>
 8011f1a:	9105      	str	r1, [sp, #20]
 8011f1c:	e7c3      	b.n	8011ea6 <_vfiprintf_r+0x176>
 8011f1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011f22:	4604      	mov	r4, r0
 8011f24:	2301      	movs	r3, #1
 8011f26:	e7f0      	b.n	8011f0a <_vfiprintf_r+0x1da>
 8011f28:	ab03      	add	r3, sp, #12
 8011f2a:	9300      	str	r3, [sp, #0]
 8011f2c:	462a      	mov	r2, r5
 8011f2e:	4b17      	ldr	r3, [pc, #92]	; (8011f8c <_vfiprintf_r+0x25c>)
 8011f30:	a904      	add	r1, sp, #16
 8011f32:	4630      	mov	r0, r6
 8011f34:	f7fc f84a 	bl	800dfcc <_printf_float>
 8011f38:	4607      	mov	r7, r0
 8011f3a:	1c78      	adds	r0, r7, #1
 8011f3c:	d1d6      	bne.n	8011eec <_vfiprintf_r+0x1bc>
 8011f3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f40:	07d9      	lsls	r1, r3, #31
 8011f42:	d405      	bmi.n	8011f50 <_vfiprintf_r+0x220>
 8011f44:	89ab      	ldrh	r3, [r5, #12]
 8011f46:	059a      	lsls	r2, r3, #22
 8011f48:	d402      	bmi.n	8011f50 <_vfiprintf_r+0x220>
 8011f4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f4c:	f000 fa9d 	bl	801248a <__retarget_lock_release_recursive>
 8011f50:	89ab      	ldrh	r3, [r5, #12]
 8011f52:	065b      	lsls	r3, r3, #25
 8011f54:	f53f af12 	bmi.w	8011d7c <_vfiprintf_r+0x4c>
 8011f58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011f5a:	e711      	b.n	8011d80 <_vfiprintf_r+0x50>
 8011f5c:	ab03      	add	r3, sp, #12
 8011f5e:	9300      	str	r3, [sp, #0]
 8011f60:	462a      	mov	r2, r5
 8011f62:	4b0a      	ldr	r3, [pc, #40]	; (8011f8c <_vfiprintf_r+0x25c>)
 8011f64:	a904      	add	r1, sp, #16
 8011f66:	4630      	mov	r0, r6
 8011f68:	f7fc fac8 	bl	800e4fc <_printf_i>
 8011f6c:	e7e4      	b.n	8011f38 <_vfiprintf_r+0x208>
 8011f6e:	bf00      	nop
 8011f70:	080132b4 	.word	0x080132b4
 8011f74:	080132d4 	.word	0x080132d4
 8011f78:	08013294 	.word	0x08013294
 8011f7c:	08013244 	.word	0x08013244
 8011f80:	0801324a 	.word	0x0801324a
 8011f84:	0801324e 	.word	0x0801324e
 8011f88:	0800dfcd 	.word	0x0800dfcd
 8011f8c:	08011d0d 	.word	0x08011d0d

08011f90 <__swbuf_r>:
 8011f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f92:	460e      	mov	r6, r1
 8011f94:	4614      	mov	r4, r2
 8011f96:	4605      	mov	r5, r0
 8011f98:	b118      	cbz	r0, 8011fa2 <__swbuf_r+0x12>
 8011f9a:	6983      	ldr	r3, [r0, #24]
 8011f9c:	b90b      	cbnz	r3, 8011fa2 <__swbuf_r+0x12>
 8011f9e:	f000 f9d5 	bl	801234c <__sinit>
 8011fa2:	4b21      	ldr	r3, [pc, #132]	; (8012028 <__swbuf_r+0x98>)
 8011fa4:	429c      	cmp	r4, r3
 8011fa6:	d12b      	bne.n	8012000 <__swbuf_r+0x70>
 8011fa8:	686c      	ldr	r4, [r5, #4]
 8011faa:	69a3      	ldr	r3, [r4, #24]
 8011fac:	60a3      	str	r3, [r4, #8]
 8011fae:	89a3      	ldrh	r3, [r4, #12]
 8011fb0:	071a      	lsls	r2, r3, #28
 8011fb2:	d52f      	bpl.n	8012014 <__swbuf_r+0x84>
 8011fb4:	6923      	ldr	r3, [r4, #16]
 8011fb6:	b36b      	cbz	r3, 8012014 <__swbuf_r+0x84>
 8011fb8:	6923      	ldr	r3, [r4, #16]
 8011fba:	6820      	ldr	r0, [r4, #0]
 8011fbc:	1ac0      	subs	r0, r0, r3
 8011fbe:	6963      	ldr	r3, [r4, #20]
 8011fc0:	b2f6      	uxtb	r6, r6
 8011fc2:	4283      	cmp	r3, r0
 8011fc4:	4637      	mov	r7, r6
 8011fc6:	dc04      	bgt.n	8011fd2 <__swbuf_r+0x42>
 8011fc8:	4621      	mov	r1, r4
 8011fca:	4628      	mov	r0, r5
 8011fcc:	f000 f92a 	bl	8012224 <_fflush_r>
 8011fd0:	bb30      	cbnz	r0, 8012020 <__swbuf_r+0x90>
 8011fd2:	68a3      	ldr	r3, [r4, #8]
 8011fd4:	3b01      	subs	r3, #1
 8011fd6:	60a3      	str	r3, [r4, #8]
 8011fd8:	6823      	ldr	r3, [r4, #0]
 8011fda:	1c5a      	adds	r2, r3, #1
 8011fdc:	6022      	str	r2, [r4, #0]
 8011fde:	701e      	strb	r6, [r3, #0]
 8011fe0:	6963      	ldr	r3, [r4, #20]
 8011fe2:	3001      	adds	r0, #1
 8011fe4:	4283      	cmp	r3, r0
 8011fe6:	d004      	beq.n	8011ff2 <__swbuf_r+0x62>
 8011fe8:	89a3      	ldrh	r3, [r4, #12]
 8011fea:	07db      	lsls	r3, r3, #31
 8011fec:	d506      	bpl.n	8011ffc <__swbuf_r+0x6c>
 8011fee:	2e0a      	cmp	r6, #10
 8011ff0:	d104      	bne.n	8011ffc <__swbuf_r+0x6c>
 8011ff2:	4621      	mov	r1, r4
 8011ff4:	4628      	mov	r0, r5
 8011ff6:	f000 f915 	bl	8012224 <_fflush_r>
 8011ffa:	b988      	cbnz	r0, 8012020 <__swbuf_r+0x90>
 8011ffc:	4638      	mov	r0, r7
 8011ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012000:	4b0a      	ldr	r3, [pc, #40]	; (801202c <__swbuf_r+0x9c>)
 8012002:	429c      	cmp	r4, r3
 8012004:	d101      	bne.n	801200a <__swbuf_r+0x7a>
 8012006:	68ac      	ldr	r4, [r5, #8]
 8012008:	e7cf      	b.n	8011faa <__swbuf_r+0x1a>
 801200a:	4b09      	ldr	r3, [pc, #36]	; (8012030 <__swbuf_r+0xa0>)
 801200c:	429c      	cmp	r4, r3
 801200e:	bf08      	it	eq
 8012010:	68ec      	ldreq	r4, [r5, #12]
 8012012:	e7ca      	b.n	8011faa <__swbuf_r+0x1a>
 8012014:	4621      	mov	r1, r4
 8012016:	4628      	mov	r0, r5
 8012018:	f000 f80c 	bl	8012034 <__swsetup_r>
 801201c:	2800      	cmp	r0, #0
 801201e:	d0cb      	beq.n	8011fb8 <__swbuf_r+0x28>
 8012020:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012024:	e7ea      	b.n	8011ffc <__swbuf_r+0x6c>
 8012026:	bf00      	nop
 8012028:	080132b4 	.word	0x080132b4
 801202c:	080132d4 	.word	0x080132d4
 8012030:	08013294 	.word	0x08013294

08012034 <__swsetup_r>:
 8012034:	4b32      	ldr	r3, [pc, #200]	; (8012100 <__swsetup_r+0xcc>)
 8012036:	b570      	push	{r4, r5, r6, lr}
 8012038:	681d      	ldr	r5, [r3, #0]
 801203a:	4606      	mov	r6, r0
 801203c:	460c      	mov	r4, r1
 801203e:	b125      	cbz	r5, 801204a <__swsetup_r+0x16>
 8012040:	69ab      	ldr	r3, [r5, #24]
 8012042:	b913      	cbnz	r3, 801204a <__swsetup_r+0x16>
 8012044:	4628      	mov	r0, r5
 8012046:	f000 f981 	bl	801234c <__sinit>
 801204a:	4b2e      	ldr	r3, [pc, #184]	; (8012104 <__swsetup_r+0xd0>)
 801204c:	429c      	cmp	r4, r3
 801204e:	d10f      	bne.n	8012070 <__swsetup_r+0x3c>
 8012050:	686c      	ldr	r4, [r5, #4]
 8012052:	89a3      	ldrh	r3, [r4, #12]
 8012054:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012058:	0719      	lsls	r1, r3, #28
 801205a:	d42c      	bmi.n	80120b6 <__swsetup_r+0x82>
 801205c:	06dd      	lsls	r5, r3, #27
 801205e:	d411      	bmi.n	8012084 <__swsetup_r+0x50>
 8012060:	2309      	movs	r3, #9
 8012062:	6033      	str	r3, [r6, #0]
 8012064:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012068:	81a3      	strh	r3, [r4, #12]
 801206a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801206e:	e03e      	b.n	80120ee <__swsetup_r+0xba>
 8012070:	4b25      	ldr	r3, [pc, #148]	; (8012108 <__swsetup_r+0xd4>)
 8012072:	429c      	cmp	r4, r3
 8012074:	d101      	bne.n	801207a <__swsetup_r+0x46>
 8012076:	68ac      	ldr	r4, [r5, #8]
 8012078:	e7eb      	b.n	8012052 <__swsetup_r+0x1e>
 801207a:	4b24      	ldr	r3, [pc, #144]	; (801210c <__swsetup_r+0xd8>)
 801207c:	429c      	cmp	r4, r3
 801207e:	bf08      	it	eq
 8012080:	68ec      	ldreq	r4, [r5, #12]
 8012082:	e7e6      	b.n	8012052 <__swsetup_r+0x1e>
 8012084:	0758      	lsls	r0, r3, #29
 8012086:	d512      	bpl.n	80120ae <__swsetup_r+0x7a>
 8012088:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801208a:	b141      	cbz	r1, 801209e <__swsetup_r+0x6a>
 801208c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012090:	4299      	cmp	r1, r3
 8012092:	d002      	beq.n	801209a <__swsetup_r+0x66>
 8012094:	4630      	mov	r0, r6
 8012096:	f7ff fb41 	bl	801171c <_free_r>
 801209a:	2300      	movs	r3, #0
 801209c:	6363      	str	r3, [r4, #52]	; 0x34
 801209e:	89a3      	ldrh	r3, [r4, #12]
 80120a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80120a4:	81a3      	strh	r3, [r4, #12]
 80120a6:	2300      	movs	r3, #0
 80120a8:	6063      	str	r3, [r4, #4]
 80120aa:	6923      	ldr	r3, [r4, #16]
 80120ac:	6023      	str	r3, [r4, #0]
 80120ae:	89a3      	ldrh	r3, [r4, #12]
 80120b0:	f043 0308 	orr.w	r3, r3, #8
 80120b4:	81a3      	strh	r3, [r4, #12]
 80120b6:	6923      	ldr	r3, [r4, #16]
 80120b8:	b94b      	cbnz	r3, 80120ce <__swsetup_r+0x9a>
 80120ba:	89a3      	ldrh	r3, [r4, #12]
 80120bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80120c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80120c4:	d003      	beq.n	80120ce <__swsetup_r+0x9a>
 80120c6:	4621      	mov	r1, r4
 80120c8:	4630      	mov	r0, r6
 80120ca:	f000 fa05 	bl	80124d8 <__smakebuf_r>
 80120ce:	89a0      	ldrh	r0, [r4, #12]
 80120d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80120d4:	f010 0301 	ands.w	r3, r0, #1
 80120d8:	d00a      	beq.n	80120f0 <__swsetup_r+0xbc>
 80120da:	2300      	movs	r3, #0
 80120dc:	60a3      	str	r3, [r4, #8]
 80120de:	6963      	ldr	r3, [r4, #20]
 80120e0:	425b      	negs	r3, r3
 80120e2:	61a3      	str	r3, [r4, #24]
 80120e4:	6923      	ldr	r3, [r4, #16]
 80120e6:	b943      	cbnz	r3, 80120fa <__swsetup_r+0xc6>
 80120e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80120ec:	d1ba      	bne.n	8012064 <__swsetup_r+0x30>
 80120ee:	bd70      	pop	{r4, r5, r6, pc}
 80120f0:	0781      	lsls	r1, r0, #30
 80120f2:	bf58      	it	pl
 80120f4:	6963      	ldrpl	r3, [r4, #20]
 80120f6:	60a3      	str	r3, [r4, #8]
 80120f8:	e7f4      	b.n	80120e4 <__swsetup_r+0xb0>
 80120fa:	2000      	movs	r0, #0
 80120fc:	e7f7      	b.n	80120ee <__swsetup_r+0xba>
 80120fe:	bf00      	nop
 8012100:	20000fc0 	.word	0x20000fc0
 8012104:	080132b4 	.word	0x080132b4
 8012108:	080132d4 	.word	0x080132d4
 801210c:	08013294 	.word	0x08013294

08012110 <abort>:
 8012110:	b508      	push	{r3, lr}
 8012112:	2006      	movs	r0, #6
 8012114:	f000 fa50 	bl	80125b8 <raise>
 8012118:	2001      	movs	r0, #1
 801211a:	f7ef fece 	bl	8001eba <_exit>
	...

08012120 <__sflush_r>:
 8012120:	898a      	ldrh	r2, [r1, #12]
 8012122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012124:	4605      	mov	r5, r0
 8012126:	0710      	lsls	r0, r2, #28
 8012128:	460c      	mov	r4, r1
 801212a:	d457      	bmi.n	80121dc <__sflush_r+0xbc>
 801212c:	684b      	ldr	r3, [r1, #4]
 801212e:	2b00      	cmp	r3, #0
 8012130:	dc04      	bgt.n	801213c <__sflush_r+0x1c>
 8012132:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012134:	2b00      	cmp	r3, #0
 8012136:	dc01      	bgt.n	801213c <__sflush_r+0x1c>
 8012138:	2000      	movs	r0, #0
 801213a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801213c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801213e:	2e00      	cmp	r6, #0
 8012140:	d0fa      	beq.n	8012138 <__sflush_r+0x18>
 8012142:	2300      	movs	r3, #0
 8012144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012148:	682f      	ldr	r7, [r5, #0]
 801214a:	602b      	str	r3, [r5, #0]
 801214c:	d032      	beq.n	80121b4 <__sflush_r+0x94>
 801214e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012150:	89a3      	ldrh	r3, [r4, #12]
 8012152:	075a      	lsls	r2, r3, #29
 8012154:	d505      	bpl.n	8012162 <__sflush_r+0x42>
 8012156:	6863      	ldr	r3, [r4, #4]
 8012158:	1ac0      	subs	r0, r0, r3
 801215a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801215c:	b10b      	cbz	r3, 8012162 <__sflush_r+0x42>
 801215e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012160:	1ac0      	subs	r0, r0, r3
 8012162:	2300      	movs	r3, #0
 8012164:	4602      	mov	r2, r0
 8012166:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012168:	6a21      	ldr	r1, [r4, #32]
 801216a:	4628      	mov	r0, r5
 801216c:	47b0      	blx	r6
 801216e:	1c43      	adds	r3, r0, #1
 8012170:	89a3      	ldrh	r3, [r4, #12]
 8012172:	d106      	bne.n	8012182 <__sflush_r+0x62>
 8012174:	6829      	ldr	r1, [r5, #0]
 8012176:	291d      	cmp	r1, #29
 8012178:	d82c      	bhi.n	80121d4 <__sflush_r+0xb4>
 801217a:	4a29      	ldr	r2, [pc, #164]	; (8012220 <__sflush_r+0x100>)
 801217c:	40ca      	lsrs	r2, r1
 801217e:	07d6      	lsls	r6, r2, #31
 8012180:	d528      	bpl.n	80121d4 <__sflush_r+0xb4>
 8012182:	2200      	movs	r2, #0
 8012184:	6062      	str	r2, [r4, #4]
 8012186:	04d9      	lsls	r1, r3, #19
 8012188:	6922      	ldr	r2, [r4, #16]
 801218a:	6022      	str	r2, [r4, #0]
 801218c:	d504      	bpl.n	8012198 <__sflush_r+0x78>
 801218e:	1c42      	adds	r2, r0, #1
 8012190:	d101      	bne.n	8012196 <__sflush_r+0x76>
 8012192:	682b      	ldr	r3, [r5, #0]
 8012194:	b903      	cbnz	r3, 8012198 <__sflush_r+0x78>
 8012196:	6560      	str	r0, [r4, #84]	; 0x54
 8012198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801219a:	602f      	str	r7, [r5, #0]
 801219c:	2900      	cmp	r1, #0
 801219e:	d0cb      	beq.n	8012138 <__sflush_r+0x18>
 80121a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121a4:	4299      	cmp	r1, r3
 80121a6:	d002      	beq.n	80121ae <__sflush_r+0x8e>
 80121a8:	4628      	mov	r0, r5
 80121aa:	f7ff fab7 	bl	801171c <_free_r>
 80121ae:	2000      	movs	r0, #0
 80121b0:	6360      	str	r0, [r4, #52]	; 0x34
 80121b2:	e7c2      	b.n	801213a <__sflush_r+0x1a>
 80121b4:	6a21      	ldr	r1, [r4, #32]
 80121b6:	2301      	movs	r3, #1
 80121b8:	4628      	mov	r0, r5
 80121ba:	47b0      	blx	r6
 80121bc:	1c41      	adds	r1, r0, #1
 80121be:	d1c7      	bne.n	8012150 <__sflush_r+0x30>
 80121c0:	682b      	ldr	r3, [r5, #0]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d0c4      	beq.n	8012150 <__sflush_r+0x30>
 80121c6:	2b1d      	cmp	r3, #29
 80121c8:	d001      	beq.n	80121ce <__sflush_r+0xae>
 80121ca:	2b16      	cmp	r3, #22
 80121cc:	d101      	bne.n	80121d2 <__sflush_r+0xb2>
 80121ce:	602f      	str	r7, [r5, #0]
 80121d0:	e7b2      	b.n	8012138 <__sflush_r+0x18>
 80121d2:	89a3      	ldrh	r3, [r4, #12]
 80121d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121d8:	81a3      	strh	r3, [r4, #12]
 80121da:	e7ae      	b.n	801213a <__sflush_r+0x1a>
 80121dc:	690f      	ldr	r7, [r1, #16]
 80121de:	2f00      	cmp	r7, #0
 80121e0:	d0aa      	beq.n	8012138 <__sflush_r+0x18>
 80121e2:	0793      	lsls	r3, r2, #30
 80121e4:	680e      	ldr	r6, [r1, #0]
 80121e6:	bf08      	it	eq
 80121e8:	694b      	ldreq	r3, [r1, #20]
 80121ea:	600f      	str	r7, [r1, #0]
 80121ec:	bf18      	it	ne
 80121ee:	2300      	movne	r3, #0
 80121f0:	1bf6      	subs	r6, r6, r7
 80121f2:	608b      	str	r3, [r1, #8]
 80121f4:	2e00      	cmp	r6, #0
 80121f6:	dd9f      	ble.n	8012138 <__sflush_r+0x18>
 80121f8:	6a21      	ldr	r1, [r4, #32]
 80121fa:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80121fe:	4633      	mov	r3, r6
 8012200:	463a      	mov	r2, r7
 8012202:	4628      	mov	r0, r5
 8012204:	47e0      	blx	ip
 8012206:	2800      	cmp	r0, #0
 8012208:	dc06      	bgt.n	8012218 <__sflush_r+0xf8>
 801220a:	89a3      	ldrh	r3, [r4, #12]
 801220c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012210:	81a3      	strh	r3, [r4, #12]
 8012212:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012216:	e790      	b.n	801213a <__sflush_r+0x1a>
 8012218:	4407      	add	r7, r0
 801221a:	1a36      	subs	r6, r6, r0
 801221c:	e7ea      	b.n	80121f4 <__sflush_r+0xd4>
 801221e:	bf00      	nop
 8012220:	20400001 	.word	0x20400001

08012224 <_fflush_r>:
 8012224:	b538      	push	{r3, r4, r5, lr}
 8012226:	690b      	ldr	r3, [r1, #16]
 8012228:	4605      	mov	r5, r0
 801222a:	460c      	mov	r4, r1
 801222c:	b913      	cbnz	r3, 8012234 <_fflush_r+0x10>
 801222e:	2500      	movs	r5, #0
 8012230:	4628      	mov	r0, r5
 8012232:	bd38      	pop	{r3, r4, r5, pc}
 8012234:	b118      	cbz	r0, 801223e <_fflush_r+0x1a>
 8012236:	6983      	ldr	r3, [r0, #24]
 8012238:	b90b      	cbnz	r3, 801223e <_fflush_r+0x1a>
 801223a:	f000 f887 	bl	801234c <__sinit>
 801223e:	4b14      	ldr	r3, [pc, #80]	; (8012290 <_fflush_r+0x6c>)
 8012240:	429c      	cmp	r4, r3
 8012242:	d11b      	bne.n	801227c <_fflush_r+0x58>
 8012244:	686c      	ldr	r4, [r5, #4]
 8012246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801224a:	2b00      	cmp	r3, #0
 801224c:	d0ef      	beq.n	801222e <_fflush_r+0xa>
 801224e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012250:	07d0      	lsls	r0, r2, #31
 8012252:	d404      	bmi.n	801225e <_fflush_r+0x3a>
 8012254:	0599      	lsls	r1, r3, #22
 8012256:	d402      	bmi.n	801225e <_fflush_r+0x3a>
 8012258:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801225a:	f000 f915 	bl	8012488 <__retarget_lock_acquire_recursive>
 801225e:	4628      	mov	r0, r5
 8012260:	4621      	mov	r1, r4
 8012262:	f7ff ff5d 	bl	8012120 <__sflush_r>
 8012266:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012268:	07da      	lsls	r2, r3, #31
 801226a:	4605      	mov	r5, r0
 801226c:	d4e0      	bmi.n	8012230 <_fflush_r+0xc>
 801226e:	89a3      	ldrh	r3, [r4, #12]
 8012270:	059b      	lsls	r3, r3, #22
 8012272:	d4dd      	bmi.n	8012230 <_fflush_r+0xc>
 8012274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012276:	f000 f908 	bl	801248a <__retarget_lock_release_recursive>
 801227a:	e7d9      	b.n	8012230 <_fflush_r+0xc>
 801227c:	4b05      	ldr	r3, [pc, #20]	; (8012294 <_fflush_r+0x70>)
 801227e:	429c      	cmp	r4, r3
 8012280:	d101      	bne.n	8012286 <_fflush_r+0x62>
 8012282:	68ac      	ldr	r4, [r5, #8]
 8012284:	e7df      	b.n	8012246 <_fflush_r+0x22>
 8012286:	4b04      	ldr	r3, [pc, #16]	; (8012298 <_fflush_r+0x74>)
 8012288:	429c      	cmp	r4, r3
 801228a:	bf08      	it	eq
 801228c:	68ec      	ldreq	r4, [r5, #12]
 801228e:	e7da      	b.n	8012246 <_fflush_r+0x22>
 8012290:	080132b4 	.word	0x080132b4
 8012294:	080132d4 	.word	0x080132d4
 8012298:	08013294 	.word	0x08013294

0801229c <std>:
 801229c:	2300      	movs	r3, #0
 801229e:	b510      	push	{r4, lr}
 80122a0:	4604      	mov	r4, r0
 80122a2:	e9c0 3300 	strd	r3, r3, [r0]
 80122a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80122aa:	6083      	str	r3, [r0, #8]
 80122ac:	8181      	strh	r1, [r0, #12]
 80122ae:	6643      	str	r3, [r0, #100]	; 0x64
 80122b0:	81c2      	strh	r2, [r0, #14]
 80122b2:	6183      	str	r3, [r0, #24]
 80122b4:	4619      	mov	r1, r3
 80122b6:	2208      	movs	r2, #8
 80122b8:	305c      	adds	r0, #92	; 0x5c
 80122ba:	f7fb fde1 	bl	800de80 <memset>
 80122be:	4b05      	ldr	r3, [pc, #20]	; (80122d4 <std+0x38>)
 80122c0:	6263      	str	r3, [r4, #36]	; 0x24
 80122c2:	4b05      	ldr	r3, [pc, #20]	; (80122d8 <std+0x3c>)
 80122c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80122c6:	4b05      	ldr	r3, [pc, #20]	; (80122dc <std+0x40>)
 80122c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80122ca:	4b05      	ldr	r3, [pc, #20]	; (80122e0 <std+0x44>)
 80122cc:	6224      	str	r4, [r4, #32]
 80122ce:	6323      	str	r3, [r4, #48]	; 0x30
 80122d0:	bd10      	pop	{r4, pc}
 80122d2:	bf00      	nop
 80122d4:	080125f1 	.word	0x080125f1
 80122d8:	08012613 	.word	0x08012613
 80122dc:	0801264b 	.word	0x0801264b
 80122e0:	0801266f 	.word	0x0801266f

080122e4 <_cleanup_r>:
 80122e4:	4901      	ldr	r1, [pc, #4]	; (80122ec <_cleanup_r+0x8>)
 80122e6:	f000 b8af 	b.w	8012448 <_fwalk_reent>
 80122ea:	bf00      	nop
 80122ec:	08012225 	.word	0x08012225

080122f0 <__sfmoreglue>:
 80122f0:	b570      	push	{r4, r5, r6, lr}
 80122f2:	2268      	movs	r2, #104	; 0x68
 80122f4:	1e4d      	subs	r5, r1, #1
 80122f6:	4355      	muls	r5, r2
 80122f8:	460e      	mov	r6, r1
 80122fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80122fe:	f7ff fa77 	bl	80117f0 <_malloc_r>
 8012302:	4604      	mov	r4, r0
 8012304:	b140      	cbz	r0, 8012318 <__sfmoreglue+0x28>
 8012306:	2100      	movs	r1, #0
 8012308:	e9c0 1600 	strd	r1, r6, [r0]
 801230c:	300c      	adds	r0, #12
 801230e:	60a0      	str	r0, [r4, #8]
 8012310:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012314:	f7fb fdb4 	bl	800de80 <memset>
 8012318:	4620      	mov	r0, r4
 801231a:	bd70      	pop	{r4, r5, r6, pc}

0801231c <__sfp_lock_acquire>:
 801231c:	4801      	ldr	r0, [pc, #4]	; (8012324 <__sfp_lock_acquire+0x8>)
 801231e:	f000 b8b3 	b.w	8012488 <__retarget_lock_acquire_recursive>
 8012322:	bf00      	nop
 8012324:	20001af5 	.word	0x20001af5

08012328 <__sfp_lock_release>:
 8012328:	4801      	ldr	r0, [pc, #4]	; (8012330 <__sfp_lock_release+0x8>)
 801232a:	f000 b8ae 	b.w	801248a <__retarget_lock_release_recursive>
 801232e:	bf00      	nop
 8012330:	20001af5 	.word	0x20001af5

08012334 <__sinit_lock_acquire>:
 8012334:	4801      	ldr	r0, [pc, #4]	; (801233c <__sinit_lock_acquire+0x8>)
 8012336:	f000 b8a7 	b.w	8012488 <__retarget_lock_acquire_recursive>
 801233a:	bf00      	nop
 801233c:	20001af6 	.word	0x20001af6

08012340 <__sinit_lock_release>:
 8012340:	4801      	ldr	r0, [pc, #4]	; (8012348 <__sinit_lock_release+0x8>)
 8012342:	f000 b8a2 	b.w	801248a <__retarget_lock_release_recursive>
 8012346:	bf00      	nop
 8012348:	20001af6 	.word	0x20001af6

0801234c <__sinit>:
 801234c:	b510      	push	{r4, lr}
 801234e:	4604      	mov	r4, r0
 8012350:	f7ff fff0 	bl	8012334 <__sinit_lock_acquire>
 8012354:	69a3      	ldr	r3, [r4, #24]
 8012356:	b11b      	cbz	r3, 8012360 <__sinit+0x14>
 8012358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801235c:	f7ff bff0 	b.w	8012340 <__sinit_lock_release>
 8012360:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012364:	6523      	str	r3, [r4, #80]	; 0x50
 8012366:	4b13      	ldr	r3, [pc, #76]	; (80123b4 <__sinit+0x68>)
 8012368:	4a13      	ldr	r2, [pc, #76]	; (80123b8 <__sinit+0x6c>)
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	62a2      	str	r2, [r4, #40]	; 0x28
 801236e:	42a3      	cmp	r3, r4
 8012370:	bf04      	itt	eq
 8012372:	2301      	moveq	r3, #1
 8012374:	61a3      	streq	r3, [r4, #24]
 8012376:	4620      	mov	r0, r4
 8012378:	f000 f820 	bl	80123bc <__sfp>
 801237c:	6060      	str	r0, [r4, #4]
 801237e:	4620      	mov	r0, r4
 8012380:	f000 f81c 	bl	80123bc <__sfp>
 8012384:	60a0      	str	r0, [r4, #8]
 8012386:	4620      	mov	r0, r4
 8012388:	f000 f818 	bl	80123bc <__sfp>
 801238c:	2200      	movs	r2, #0
 801238e:	60e0      	str	r0, [r4, #12]
 8012390:	2104      	movs	r1, #4
 8012392:	6860      	ldr	r0, [r4, #4]
 8012394:	f7ff ff82 	bl	801229c <std>
 8012398:	68a0      	ldr	r0, [r4, #8]
 801239a:	2201      	movs	r2, #1
 801239c:	2109      	movs	r1, #9
 801239e:	f7ff ff7d 	bl	801229c <std>
 80123a2:	68e0      	ldr	r0, [r4, #12]
 80123a4:	2202      	movs	r2, #2
 80123a6:	2112      	movs	r1, #18
 80123a8:	f7ff ff78 	bl	801229c <std>
 80123ac:	2301      	movs	r3, #1
 80123ae:	61a3      	str	r3, [r4, #24]
 80123b0:	e7d2      	b.n	8012358 <__sinit+0xc>
 80123b2:	bf00      	nop
 80123b4:	08012e28 	.word	0x08012e28
 80123b8:	080122e5 	.word	0x080122e5

080123bc <__sfp>:
 80123bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123be:	4607      	mov	r7, r0
 80123c0:	f7ff ffac 	bl	801231c <__sfp_lock_acquire>
 80123c4:	4b1e      	ldr	r3, [pc, #120]	; (8012440 <__sfp+0x84>)
 80123c6:	681e      	ldr	r6, [r3, #0]
 80123c8:	69b3      	ldr	r3, [r6, #24]
 80123ca:	b913      	cbnz	r3, 80123d2 <__sfp+0x16>
 80123cc:	4630      	mov	r0, r6
 80123ce:	f7ff ffbd 	bl	801234c <__sinit>
 80123d2:	3648      	adds	r6, #72	; 0x48
 80123d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80123d8:	3b01      	subs	r3, #1
 80123da:	d503      	bpl.n	80123e4 <__sfp+0x28>
 80123dc:	6833      	ldr	r3, [r6, #0]
 80123de:	b30b      	cbz	r3, 8012424 <__sfp+0x68>
 80123e0:	6836      	ldr	r6, [r6, #0]
 80123e2:	e7f7      	b.n	80123d4 <__sfp+0x18>
 80123e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80123e8:	b9d5      	cbnz	r5, 8012420 <__sfp+0x64>
 80123ea:	4b16      	ldr	r3, [pc, #88]	; (8012444 <__sfp+0x88>)
 80123ec:	60e3      	str	r3, [r4, #12]
 80123ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80123f2:	6665      	str	r5, [r4, #100]	; 0x64
 80123f4:	f000 f847 	bl	8012486 <__retarget_lock_init_recursive>
 80123f8:	f7ff ff96 	bl	8012328 <__sfp_lock_release>
 80123fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012400:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012404:	6025      	str	r5, [r4, #0]
 8012406:	61a5      	str	r5, [r4, #24]
 8012408:	2208      	movs	r2, #8
 801240a:	4629      	mov	r1, r5
 801240c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012410:	f7fb fd36 	bl	800de80 <memset>
 8012414:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012418:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801241c:	4620      	mov	r0, r4
 801241e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012420:	3468      	adds	r4, #104	; 0x68
 8012422:	e7d9      	b.n	80123d8 <__sfp+0x1c>
 8012424:	2104      	movs	r1, #4
 8012426:	4638      	mov	r0, r7
 8012428:	f7ff ff62 	bl	80122f0 <__sfmoreglue>
 801242c:	4604      	mov	r4, r0
 801242e:	6030      	str	r0, [r6, #0]
 8012430:	2800      	cmp	r0, #0
 8012432:	d1d5      	bne.n	80123e0 <__sfp+0x24>
 8012434:	f7ff ff78 	bl	8012328 <__sfp_lock_release>
 8012438:	230c      	movs	r3, #12
 801243a:	603b      	str	r3, [r7, #0]
 801243c:	e7ee      	b.n	801241c <__sfp+0x60>
 801243e:	bf00      	nop
 8012440:	08012e28 	.word	0x08012e28
 8012444:	ffff0001 	.word	0xffff0001

08012448 <_fwalk_reent>:
 8012448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801244c:	4606      	mov	r6, r0
 801244e:	4688      	mov	r8, r1
 8012450:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012454:	2700      	movs	r7, #0
 8012456:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801245a:	f1b9 0901 	subs.w	r9, r9, #1
 801245e:	d505      	bpl.n	801246c <_fwalk_reent+0x24>
 8012460:	6824      	ldr	r4, [r4, #0]
 8012462:	2c00      	cmp	r4, #0
 8012464:	d1f7      	bne.n	8012456 <_fwalk_reent+0xe>
 8012466:	4638      	mov	r0, r7
 8012468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801246c:	89ab      	ldrh	r3, [r5, #12]
 801246e:	2b01      	cmp	r3, #1
 8012470:	d907      	bls.n	8012482 <_fwalk_reent+0x3a>
 8012472:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012476:	3301      	adds	r3, #1
 8012478:	d003      	beq.n	8012482 <_fwalk_reent+0x3a>
 801247a:	4629      	mov	r1, r5
 801247c:	4630      	mov	r0, r6
 801247e:	47c0      	blx	r8
 8012480:	4307      	orrs	r7, r0
 8012482:	3568      	adds	r5, #104	; 0x68
 8012484:	e7e9      	b.n	801245a <_fwalk_reent+0x12>

08012486 <__retarget_lock_init_recursive>:
 8012486:	4770      	bx	lr

08012488 <__retarget_lock_acquire_recursive>:
 8012488:	4770      	bx	lr

0801248a <__retarget_lock_release_recursive>:
 801248a:	4770      	bx	lr

0801248c <__swhatbuf_r>:
 801248c:	b570      	push	{r4, r5, r6, lr}
 801248e:	460e      	mov	r6, r1
 8012490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012494:	2900      	cmp	r1, #0
 8012496:	b096      	sub	sp, #88	; 0x58
 8012498:	4614      	mov	r4, r2
 801249a:	461d      	mov	r5, r3
 801249c:	da08      	bge.n	80124b0 <__swhatbuf_r+0x24>
 801249e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80124a2:	2200      	movs	r2, #0
 80124a4:	602a      	str	r2, [r5, #0]
 80124a6:	061a      	lsls	r2, r3, #24
 80124a8:	d410      	bmi.n	80124cc <__swhatbuf_r+0x40>
 80124aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80124ae:	e00e      	b.n	80124ce <__swhatbuf_r+0x42>
 80124b0:	466a      	mov	r2, sp
 80124b2:	f000 f903 	bl	80126bc <_fstat_r>
 80124b6:	2800      	cmp	r0, #0
 80124b8:	dbf1      	blt.n	801249e <__swhatbuf_r+0x12>
 80124ba:	9a01      	ldr	r2, [sp, #4]
 80124bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80124c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80124c4:	425a      	negs	r2, r3
 80124c6:	415a      	adcs	r2, r3
 80124c8:	602a      	str	r2, [r5, #0]
 80124ca:	e7ee      	b.n	80124aa <__swhatbuf_r+0x1e>
 80124cc:	2340      	movs	r3, #64	; 0x40
 80124ce:	2000      	movs	r0, #0
 80124d0:	6023      	str	r3, [r4, #0]
 80124d2:	b016      	add	sp, #88	; 0x58
 80124d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080124d8 <__smakebuf_r>:
 80124d8:	898b      	ldrh	r3, [r1, #12]
 80124da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80124dc:	079d      	lsls	r5, r3, #30
 80124de:	4606      	mov	r6, r0
 80124e0:	460c      	mov	r4, r1
 80124e2:	d507      	bpl.n	80124f4 <__smakebuf_r+0x1c>
 80124e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80124e8:	6023      	str	r3, [r4, #0]
 80124ea:	6123      	str	r3, [r4, #16]
 80124ec:	2301      	movs	r3, #1
 80124ee:	6163      	str	r3, [r4, #20]
 80124f0:	b002      	add	sp, #8
 80124f2:	bd70      	pop	{r4, r5, r6, pc}
 80124f4:	ab01      	add	r3, sp, #4
 80124f6:	466a      	mov	r2, sp
 80124f8:	f7ff ffc8 	bl	801248c <__swhatbuf_r>
 80124fc:	9900      	ldr	r1, [sp, #0]
 80124fe:	4605      	mov	r5, r0
 8012500:	4630      	mov	r0, r6
 8012502:	f7ff f975 	bl	80117f0 <_malloc_r>
 8012506:	b948      	cbnz	r0, 801251c <__smakebuf_r+0x44>
 8012508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801250c:	059a      	lsls	r2, r3, #22
 801250e:	d4ef      	bmi.n	80124f0 <__smakebuf_r+0x18>
 8012510:	f023 0303 	bic.w	r3, r3, #3
 8012514:	f043 0302 	orr.w	r3, r3, #2
 8012518:	81a3      	strh	r3, [r4, #12]
 801251a:	e7e3      	b.n	80124e4 <__smakebuf_r+0xc>
 801251c:	4b0d      	ldr	r3, [pc, #52]	; (8012554 <__smakebuf_r+0x7c>)
 801251e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012520:	89a3      	ldrh	r3, [r4, #12]
 8012522:	6020      	str	r0, [r4, #0]
 8012524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012528:	81a3      	strh	r3, [r4, #12]
 801252a:	9b00      	ldr	r3, [sp, #0]
 801252c:	6163      	str	r3, [r4, #20]
 801252e:	9b01      	ldr	r3, [sp, #4]
 8012530:	6120      	str	r0, [r4, #16]
 8012532:	b15b      	cbz	r3, 801254c <__smakebuf_r+0x74>
 8012534:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012538:	4630      	mov	r0, r6
 801253a:	f000 f8d1 	bl	80126e0 <_isatty_r>
 801253e:	b128      	cbz	r0, 801254c <__smakebuf_r+0x74>
 8012540:	89a3      	ldrh	r3, [r4, #12]
 8012542:	f023 0303 	bic.w	r3, r3, #3
 8012546:	f043 0301 	orr.w	r3, r3, #1
 801254a:	81a3      	strh	r3, [r4, #12]
 801254c:	89a0      	ldrh	r0, [r4, #12]
 801254e:	4305      	orrs	r5, r0
 8012550:	81a5      	strh	r5, [r4, #12]
 8012552:	e7cd      	b.n	80124f0 <__smakebuf_r+0x18>
 8012554:	080122e5 	.word	0x080122e5

08012558 <_malloc_usable_size_r>:
 8012558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801255c:	1f18      	subs	r0, r3, #4
 801255e:	2b00      	cmp	r3, #0
 8012560:	bfbc      	itt	lt
 8012562:	580b      	ldrlt	r3, [r1, r0]
 8012564:	18c0      	addlt	r0, r0, r3
 8012566:	4770      	bx	lr

08012568 <_raise_r>:
 8012568:	291f      	cmp	r1, #31
 801256a:	b538      	push	{r3, r4, r5, lr}
 801256c:	4604      	mov	r4, r0
 801256e:	460d      	mov	r5, r1
 8012570:	d904      	bls.n	801257c <_raise_r+0x14>
 8012572:	2316      	movs	r3, #22
 8012574:	6003      	str	r3, [r0, #0]
 8012576:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801257a:	bd38      	pop	{r3, r4, r5, pc}
 801257c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801257e:	b112      	cbz	r2, 8012586 <_raise_r+0x1e>
 8012580:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012584:	b94b      	cbnz	r3, 801259a <_raise_r+0x32>
 8012586:	4620      	mov	r0, r4
 8012588:	f000 f830 	bl	80125ec <_getpid_r>
 801258c:	462a      	mov	r2, r5
 801258e:	4601      	mov	r1, r0
 8012590:	4620      	mov	r0, r4
 8012592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012596:	f000 b817 	b.w	80125c8 <_kill_r>
 801259a:	2b01      	cmp	r3, #1
 801259c:	d00a      	beq.n	80125b4 <_raise_r+0x4c>
 801259e:	1c59      	adds	r1, r3, #1
 80125a0:	d103      	bne.n	80125aa <_raise_r+0x42>
 80125a2:	2316      	movs	r3, #22
 80125a4:	6003      	str	r3, [r0, #0]
 80125a6:	2001      	movs	r0, #1
 80125a8:	e7e7      	b.n	801257a <_raise_r+0x12>
 80125aa:	2400      	movs	r4, #0
 80125ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80125b0:	4628      	mov	r0, r5
 80125b2:	4798      	blx	r3
 80125b4:	2000      	movs	r0, #0
 80125b6:	e7e0      	b.n	801257a <_raise_r+0x12>

080125b8 <raise>:
 80125b8:	4b02      	ldr	r3, [pc, #8]	; (80125c4 <raise+0xc>)
 80125ba:	4601      	mov	r1, r0
 80125bc:	6818      	ldr	r0, [r3, #0]
 80125be:	f7ff bfd3 	b.w	8012568 <_raise_r>
 80125c2:	bf00      	nop
 80125c4:	20000fc0 	.word	0x20000fc0

080125c8 <_kill_r>:
 80125c8:	b538      	push	{r3, r4, r5, lr}
 80125ca:	4d07      	ldr	r5, [pc, #28]	; (80125e8 <_kill_r+0x20>)
 80125cc:	2300      	movs	r3, #0
 80125ce:	4604      	mov	r4, r0
 80125d0:	4608      	mov	r0, r1
 80125d2:	4611      	mov	r1, r2
 80125d4:	602b      	str	r3, [r5, #0]
 80125d6:	f7ef fc60 	bl	8001e9a <_kill>
 80125da:	1c43      	adds	r3, r0, #1
 80125dc:	d102      	bne.n	80125e4 <_kill_r+0x1c>
 80125de:	682b      	ldr	r3, [r5, #0]
 80125e0:	b103      	cbz	r3, 80125e4 <_kill_r+0x1c>
 80125e2:	6023      	str	r3, [r4, #0]
 80125e4:	bd38      	pop	{r3, r4, r5, pc}
 80125e6:	bf00      	nop
 80125e8:	20001af0 	.word	0x20001af0

080125ec <_getpid_r>:
 80125ec:	f7ef bc4e 	b.w	8001e8c <_getpid>

080125f0 <__sread>:
 80125f0:	b510      	push	{r4, lr}
 80125f2:	460c      	mov	r4, r1
 80125f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125f8:	f000 f894 	bl	8012724 <_read_r>
 80125fc:	2800      	cmp	r0, #0
 80125fe:	bfab      	itete	ge
 8012600:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012602:	89a3      	ldrhlt	r3, [r4, #12]
 8012604:	181b      	addge	r3, r3, r0
 8012606:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801260a:	bfac      	ite	ge
 801260c:	6563      	strge	r3, [r4, #84]	; 0x54
 801260e:	81a3      	strhlt	r3, [r4, #12]
 8012610:	bd10      	pop	{r4, pc}

08012612 <__swrite>:
 8012612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012616:	461f      	mov	r7, r3
 8012618:	898b      	ldrh	r3, [r1, #12]
 801261a:	05db      	lsls	r3, r3, #23
 801261c:	4605      	mov	r5, r0
 801261e:	460c      	mov	r4, r1
 8012620:	4616      	mov	r6, r2
 8012622:	d505      	bpl.n	8012630 <__swrite+0x1e>
 8012624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012628:	2302      	movs	r3, #2
 801262a:	2200      	movs	r2, #0
 801262c:	f000 f868 	bl	8012700 <_lseek_r>
 8012630:	89a3      	ldrh	r3, [r4, #12]
 8012632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012636:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801263a:	81a3      	strh	r3, [r4, #12]
 801263c:	4632      	mov	r2, r6
 801263e:	463b      	mov	r3, r7
 8012640:	4628      	mov	r0, r5
 8012642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012646:	f000 b817 	b.w	8012678 <_write_r>

0801264a <__sseek>:
 801264a:	b510      	push	{r4, lr}
 801264c:	460c      	mov	r4, r1
 801264e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012652:	f000 f855 	bl	8012700 <_lseek_r>
 8012656:	1c43      	adds	r3, r0, #1
 8012658:	89a3      	ldrh	r3, [r4, #12]
 801265a:	bf15      	itete	ne
 801265c:	6560      	strne	r0, [r4, #84]	; 0x54
 801265e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012662:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012666:	81a3      	strheq	r3, [r4, #12]
 8012668:	bf18      	it	ne
 801266a:	81a3      	strhne	r3, [r4, #12]
 801266c:	bd10      	pop	{r4, pc}

0801266e <__sclose>:
 801266e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012672:	f000 b813 	b.w	801269c <_close_r>
	...

08012678 <_write_r>:
 8012678:	b538      	push	{r3, r4, r5, lr}
 801267a:	4d07      	ldr	r5, [pc, #28]	; (8012698 <_write_r+0x20>)
 801267c:	4604      	mov	r4, r0
 801267e:	4608      	mov	r0, r1
 8012680:	4611      	mov	r1, r2
 8012682:	2200      	movs	r2, #0
 8012684:	602a      	str	r2, [r5, #0]
 8012686:	461a      	mov	r2, r3
 8012688:	f7ef fc3e 	bl	8001f08 <_write>
 801268c:	1c43      	adds	r3, r0, #1
 801268e:	d102      	bne.n	8012696 <_write_r+0x1e>
 8012690:	682b      	ldr	r3, [r5, #0]
 8012692:	b103      	cbz	r3, 8012696 <_write_r+0x1e>
 8012694:	6023      	str	r3, [r4, #0]
 8012696:	bd38      	pop	{r3, r4, r5, pc}
 8012698:	20001af0 	.word	0x20001af0

0801269c <_close_r>:
 801269c:	b538      	push	{r3, r4, r5, lr}
 801269e:	4d06      	ldr	r5, [pc, #24]	; (80126b8 <_close_r+0x1c>)
 80126a0:	2300      	movs	r3, #0
 80126a2:	4604      	mov	r4, r0
 80126a4:	4608      	mov	r0, r1
 80126a6:	602b      	str	r3, [r5, #0]
 80126a8:	f7ef fc4a 	bl	8001f40 <_close>
 80126ac:	1c43      	adds	r3, r0, #1
 80126ae:	d102      	bne.n	80126b6 <_close_r+0x1a>
 80126b0:	682b      	ldr	r3, [r5, #0]
 80126b2:	b103      	cbz	r3, 80126b6 <_close_r+0x1a>
 80126b4:	6023      	str	r3, [r4, #0]
 80126b6:	bd38      	pop	{r3, r4, r5, pc}
 80126b8:	20001af0 	.word	0x20001af0

080126bc <_fstat_r>:
 80126bc:	b538      	push	{r3, r4, r5, lr}
 80126be:	4d07      	ldr	r5, [pc, #28]	; (80126dc <_fstat_r+0x20>)
 80126c0:	2300      	movs	r3, #0
 80126c2:	4604      	mov	r4, r0
 80126c4:	4608      	mov	r0, r1
 80126c6:	4611      	mov	r1, r2
 80126c8:	602b      	str	r3, [r5, #0]
 80126ca:	f7ef fc44 	bl	8001f56 <_fstat>
 80126ce:	1c43      	adds	r3, r0, #1
 80126d0:	d102      	bne.n	80126d8 <_fstat_r+0x1c>
 80126d2:	682b      	ldr	r3, [r5, #0]
 80126d4:	b103      	cbz	r3, 80126d8 <_fstat_r+0x1c>
 80126d6:	6023      	str	r3, [r4, #0]
 80126d8:	bd38      	pop	{r3, r4, r5, pc}
 80126da:	bf00      	nop
 80126dc:	20001af0 	.word	0x20001af0

080126e0 <_isatty_r>:
 80126e0:	b538      	push	{r3, r4, r5, lr}
 80126e2:	4d06      	ldr	r5, [pc, #24]	; (80126fc <_isatty_r+0x1c>)
 80126e4:	2300      	movs	r3, #0
 80126e6:	4604      	mov	r4, r0
 80126e8:	4608      	mov	r0, r1
 80126ea:	602b      	str	r3, [r5, #0]
 80126ec:	f7ef fc42 	bl	8001f74 <_isatty>
 80126f0:	1c43      	adds	r3, r0, #1
 80126f2:	d102      	bne.n	80126fa <_isatty_r+0x1a>
 80126f4:	682b      	ldr	r3, [r5, #0]
 80126f6:	b103      	cbz	r3, 80126fa <_isatty_r+0x1a>
 80126f8:	6023      	str	r3, [r4, #0]
 80126fa:	bd38      	pop	{r3, r4, r5, pc}
 80126fc:	20001af0 	.word	0x20001af0

08012700 <_lseek_r>:
 8012700:	b538      	push	{r3, r4, r5, lr}
 8012702:	4d07      	ldr	r5, [pc, #28]	; (8012720 <_lseek_r+0x20>)
 8012704:	4604      	mov	r4, r0
 8012706:	4608      	mov	r0, r1
 8012708:	4611      	mov	r1, r2
 801270a:	2200      	movs	r2, #0
 801270c:	602a      	str	r2, [r5, #0]
 801270e:	461a      	mov	r2, r3
 8012710:	f7ef fc3a 	bl	8001f88 <_lseek>
 8012714:	1c43      	adds	r3, r0, #1
 8012716:	d102      	bne.n	801271e <_lseek_r+0x1e>
 8012718:	682b      	ldr	r3, [r5, #0]
 801271a:	b103      	cbz	r3, 801271e <_lseek_r+0x1e>
 801271c:	6023      	str	r3, [r4, #0]
 801271e:	bd38      	pop	{r3, r4, r5, pc}
 8012720:	20001af0 	.word	0x20001af0

08012724 <_read_r>:
 8012724:	b538      	push	{r3, r4, r5, lr}
 8012726:	4d07      	ldr	r5, [pc, #28]	; (8012744 <_read_r+0x20>)
 8012728:	4604      	mov	r4, r0
 801272a:	4608      	mov	r0, r1
 801272c:	4611      	mov	r1, r2
 801272e:	2200      	movs	r2, #0
 8012730:	602a      	str	r2, [r5, #0]
 8012732:	461a      	mov	r2, r3
 8012734:	f7ef fbcb 	bl	8001ece <_read>
 8012738:	1c43      	adds	r3, r0, #1
 801273a:	d102      	bne.n	8012742 <_read_r+0x1e>
 801273c:	682b      	ldr	r3, [r5, #0]
 801273e:	b103      	cbz	r3, 8012742 <_read_r+0x1e>
 8012740:	6023      	str	r3, [r4, #0]
 8012742:	bd38      	pop	{r3, r4, r5, pc}
 8012744:	20001af0 	.word	0x20001af0

08012748 <_init>:
 8012748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801274a:	bf00      	nop
 801274c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801274e:	bc08      	pop	{r3}
 8012750:	469e      	mov	lr, r3
 8012752:	4770      	bx	lr

08012754 <_fini>:
 8012754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012756:	bf00      	nop
 8012758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801275a:	bc08      	pop	{r3}
 801275c:	469e      	mov	lr, r3
 801275e:	4770      	bx	lr
