Swap Bad
LOG: Parsing Complete 
LOG: MetaTyping Complete 
Error Happened
swap-bad.click:22:0-26:
Type Mismatch:
	Expected:
		clk : port ( OUT High Clock logic 1 )
	Given:
		ready : port ( IN High Control logic 1 )

swap-bad.click:22:0-26:
Unsafe connection :
	Incompatible wire types:
	Expected:
		Clock
	Given:
		Control
LOG: Typing Complete 
Swap Good
LOG: Parsing Complete 
LOG: MetaTyping Complete 
LOG: Typing Complete 
LOG : Showing ModuleIR
LOG : Normalising ChannelIR
LOG : Convert to MicroSV IR
LOG : Convert to MicroSV
LOG : Pretty Printing
module scrub  
(
  input logic clk,
  input logic[31:0] data_i,
  output logic[31:0] data_o,
  input logic ready
);
// TO ADD
endmodule; 

module world  
(
  output logic clk,
  output logic[31:0] data_i,
  input logic[31:0] data_o,
  output logic ready
);
// TO ADD
endmodule; 

module Top ();
  wire logic[31:0] scrub_data_o_world_data_o;
  wire logic[31:0] world_data_i_scrub_data_i;
  wire logic world_clk_scrub_clk;
  wire logic world_ready_scrub_ready;
  scrub lightclick_module_0
     (
       .data_o(scrub_data_o_world_data_o),
       .data_i(world_data_i_scrub_data_i),
       .clk(world_clk_scrub_clk),
       .ready(world_ready_scrub_ready)
     );
  world lightclick_module_1
     (
       .data_o(scrub_data_o_world_data_o),
       .data_i(world_data_i_scrub_data_i),
       .clk(world_clk_scrub_clk),
       .ready(world_ready_scrub_ready)
     );

endmodule;
LOG : Bye
Fanout Bad
LOG: Parsing Complete 
LOG: MetaTyping Complete 
Error Happened
fanout-bad.click:21:0-11:
The port "clk" is already in use.
LOG: Typing Complete 
Fanin Good
LOG: Parsing Complete 
LOG: MetaTyping Complete 
LOG: Typing Complete 
LOG : Showing ModuleIR
LOG : Normalising ChannelIR
LOG : Convert to MicroSV IR
LOG : Convert to MicroSV
LOG : Pretty Printing
module world  
(
  output logic clk,
  output logic[31:0] data_ia,
  output logic[31:0] data_ib,
  input logic[31:0] data_o,
  output logic ready,
  output logic[1:0] select
);
// TO ADD
endmodule; 

module scrub  
(
  input logic clk,
  input logic[31:0] data_i,
  output logic[31:0] data_o,
  input logic ready
);
// TO ADD
endmodule; 

module mux_scrub_data_i_world_select_world_data_ia_world_data_ib  
(
  input logic[1:0] control_select,
  input logic[31:0] input_fan_1_data_ib,
  input logic[31:0] input_fan_2_data_ia,
  output logic[31:0] output_data_i
);
// TO ADD
endmodule; 

module Top ();
  wire logic world_clk_scrub_clk;
  wire logic world_ready_scrub_ready;
  wire logic[1:0] mux_scrub_data_i_world_select_world_data_ia_world_data_ib_control;
  wire logic[31:0] scrub_data_o_world_data_o;
  wire logic[31:0] mux_scrub_data_i_world_select_world_data_ia_world_data_ib_output;
  wire logic[31:0] mux_scrub_data_i_world_select_world_data_ia_world_data_ib_fanin_world_data_ia_input_fan_2_data_ia;
  wire logic[31:0] mux_scrub_data_i_world_select_world_data_ia_world_data_ib_fanin_world_data_ib_input_fan_1_data_ib;
  world lightclick_module_0
     (
       .clk(world_clk_scrub_clk),
       .ready(world_ready_scrub_ready),
       .select(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_control),
       .data_ia(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_fanin_world_data_ia_input_fan_2_data_ia),
       .data_ib(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_fanin_world_data_ib_input_fan_1_data_ib),
       .data_o(scrub_data_o_world_data_o)
     );
  scrub lightclick_module_1
     (
       .clk(world_clk_scrub_clk),
       .ready(world_ready_scrub_ready),
       .data_i(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_output),
       .data_o(scrub_data_o_world_data_o)
     );
  mux_scrub_data_i_world_select_world_data_ia_world_data_ib lightclick_module_2
     (
       .control_select(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_control),
       .output_data_i(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_output),
       .input_fan_2_data_ia(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_fanin_world_data_ia_input_fan_2_data_ia),
       .input_fan_1_data_ib(mux_scrub_data_i_world_select_world_data_ia_world_data_ib_fanin_world_data_ib_input_fan_1_data_ib)
     );

endmodule;
LOG : Bye
