#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan  9 12:49:55 2023
# Process ID: 58880
# Current directory: C:/Projects/pi-radio/HW/sims/zf_equalizer
# Command line: vivado.exe zf_equalizer.xpr
# Log file: C:/Projects/pi-radio/HW/sims/zf_equalizer/vivado.log
# Journal file: C:/Projects/pi-radio/HW/sims/zf_equalizer\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
open_project zf_equalizer.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.543 ; gain = 350.625
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
Reading block design file <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:pilot_removal:1.0 - pilot_removal_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:module_ref:delay:1.0 - delay_0
Adding component instance block -- xilinx.com:module_ref:channel_estimate:1.0 - channel_estimate_0
Adding component instance block -- xilinx.com:module_ref:equalization:1.0 - equalization_0
Adding component instance block -- xilinx.com:module_ref:axis_splitter:1.0 - axis_splitter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:pilot_scheduler:1.0 - pilot_scheduler_0
Successfully read diagram <zf_equalizer> from block design file <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1702.102 ; gain = 76.438
update_compile_order -fileset sources_1
regenerate_bd_layout
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
INFO: [BD 41-1662] The design 'zf_equalizer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.992 ; gain = 162.285
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
ERROR: [VRFC 10-719] formal port/generic <aresetn> is not declared in <pipeline> [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:139]
ERROR: [VRFC 10-3353] formal port 'axis_aresetn' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:132]
ERROR: [VRFC 10-719] formal port/generic <aresetn> is not declared in <pipeline> [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:188]
ERROR: [VRFC 10-3353] formal port 'axis_aresetn' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:181]
ERROR: [VRFC 10-719] formal port/generic <aresetn> is not declared in <pipeline> [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:237]
ERROR: [VRFC 10-3353] formal port 'axis_aresetn' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:230]
ERROR: [VRFC 10-719] formal port/generic <aresetn> is not declared in <pipeline> [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:286]
ERROR: [VRFC 10-3353] formal port 'axis_aresetn' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:279]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
ERROR: [VRFC 10-3353] formal port 's_axis_tlast' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:132]
ERROR: [VRFC 10-719] formal port/generic <aresetn> is not declared in <pipeline> [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:188]
ERROR: [VRFC 10-3353] formal port 'axis_aresetn' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:181]
ERROR: [VRFC 10-3353] formal port 's_axis_tlast' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:230]
ERROR: [VRFC 10-3353] formal port 's_axis_tlast' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:279]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
ERROR: [VRFC 10-719] formal port/generic <aresetn> is not declared in <pipeline> [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
ERROR: [VRFC 10-3353] formal port 'axis_aresetn' has no actual or default value [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:183]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 160 elements; expected 128 [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:310]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2174.504 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:60]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 363. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 371. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2234.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2287.414 ; gain = 53.219
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 385
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:64]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 403. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 413. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2334.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2334.625 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2334.625 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
startgroup
set_property -dict [list CONFIG.g_DELAY_CYCLES {44} CONFIG.g_ACTIVE_CYCLES {201} CONFIG.g_QUIET_CYCLES {55}] [get_bd_cells Normalized_ZF_stage_1/delay_0]
endgroup
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/delay_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:64]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 403. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 413. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2334.625 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:64]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 403. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 413. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2343.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2343.285 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:64]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 403. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 413. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2347.770 ; gain = 4.484
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 427
set_property -dict [list CONFIG.remainder_type {Remainder} CONFIG.divide_by_zero_detect {false} CONFIG.fractional_width {16} CONFIG.latency {20}] [get_ips div_gen_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP div_gen_0, cache-ID = d3e9a3b295887629; cache size = 11.181 MB.
catch { [ delete_ip_run [get_ips -all div_gen_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' from fileset 'div_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci'
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_abs_res_axis_tdata' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tdata' width 48 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /Normalized_ZF_stage_1/equalization_0/s_ch_est_axis(4) and /Normalized_ZF_stage_1/channel_estimate_0/m_axis(6)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-4982] syntax error near 'logic' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'logic' used in incorrect context [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
ERROR: [VRFC 10-2989] 'div1_phase' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:279]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 24 elements; expected 32 [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2357.828 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /Normalized_ZF_stage_1/equalization_0/s_ch_est_axis(4) and /Normalized_ZF_stage_1/channel_estimate_0/m_axis(6)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2371.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2375.492 ; gain = 4.270
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /Normalized_ZF_stage_1/equalization_0/s_ch_est_axis(4) and /Normalized_ZF_stage_1/channel_estimate_0/m_axis(6)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2375.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2376.656 ; gain = 1.164
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
set_property -dict [list CONFIG.dividend_and_quotient_width {8} CONFIG.remainder_type {Fractional} CONFIG.fractional_width {2} CONFIG.divisor_width {16} CONFIG.fractional_width {2} CONFIG.latency {14}] [get_ips div_gen_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs div_gen_0_synth_1 -jobs 24
[Tue Jan 10 10:34:28 2023] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_abs_res_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /Normalized_ZF_stage_1/equalization_0/s_ch_est_axis(4) and /Normalized_ZF_stage_1/channel_estimate_0/m_axis(6)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-8944] expression has 16 elements; formal 'm_axis_dout_tdata' expects 32 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:318]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /Normalized_ZF_stage_1/equalization_0/s_ch_est_axis(4) and /Normalized_ZF_stage_1/channel_estimate_0/m_axis(6)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Normalized_ZF_stage_1/equalization_0/s_ch_est_axis_tdata'(32) to pin: '/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata'(48) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 8 elements; expected 16 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:118]
ERROR: [VRFC 10-666] expression has 16 elements; expected 8 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:121]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -dict [list CONFIG.dividend_and_quotient_width {16} CONFIG.divisor_width {8} CONFIG.fractional_width {2} CONFIG.latency {22}] [get_ips div_gen_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
reset_run div_gen_0_synth_1
launch_runs div_gen_0_synth_1 -jobs 24
[Tue Jan 10 11:06:01 2023] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_abs_res_axis_tdata' width 24 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tdata' width 32 differs from original width 48
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2395.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[31] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[30] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[29] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[28] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[27] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[26] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[25] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[24] was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2395.746 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2402.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[31] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[30] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[29] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[28] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[27] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[26] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[25] was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata[24] was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2408.691 ; gain = 5.914
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2408.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2428.977 ; gain = 20.285
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2428.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2436.453 ; gain = 7.477
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2436.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2442.348 ; gain = 5.895
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 16 elements; expected 8 [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.922 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2514.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2530.930 ; gain = 16.609
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/inst/i_symbol}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/inst/quiet_counter}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/inst/delay_valid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/inst/w_axis_tready}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/inst/r_flip}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/inst/trigger}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
startgroup
set_property -dict [list CONFIG.g_QUIET_CYCLES {119}] [get_bd_cells Normalized_ZF_stage_1/delay_0]
endgroup
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/delay_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:65]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 404. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 406. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 407. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 414. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2550.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2553.664 ; gain = 3.301
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 428
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-4982] syntax error near '$fclose' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:345]
ERROR: [VRFC 10-4982] syntax error near '$fclose' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:346]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:348]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:348]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:68]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 451. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 458. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 459. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 460. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 461. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 468. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2553.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2553.664 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2553.664 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
File was opened successfully: -19987 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 482
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/din_ang}} {{/zf_equalizer_tb/din_amp}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
File was opened successfully: -19987 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 482
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:72]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:368]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=44,g_activ...]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 455. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 462. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 463. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 464. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 465. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 472. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.645 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2559.645 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
File was opened successfully: -19987 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 486
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/s_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/m_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/m_axis_tvalid}} 
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/delay_0/s_axis_tvalid}} 
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/s_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/s_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/m_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/m_axis_tdata}} 
