// Seed: 3876841124
module module_0 (
    input  tri   id_0,
    output uwire id_1
);
  logic id_3;
  always @(id_3) begin : LABEL_0
    $signed(36);
    ;
  end
  always @(-1);
  wire id_4;
  assign id_3 = id_3;
  assign id_1 = {1 < 1 - id_0, -1};
  assign module_1.id_8 = 0;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input wire id_8
);
  localparam id_10 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
