-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "08/09/2021 13:53:26"

-- 
-- Device: Altera 5CEFA2F23I7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Microcomputer IS
    PORT (
	n_reset : IN std_logic;
	clk : IN std_logic;
	sramData : INOUT std_logic_vector(7 DOWNTO 0);
	sramAddress : OUT std_logic_vector(19 DOWNTO 0);
	n_sRamWE : OUT std_logic;
	n_sRamOE : OUT std_logic;
	n_sRamCS : OUT std_logic;
	rxd1 : IN std_logic;
	txd1 : OUT std_logic;
	rts1 : OUT std_logic;
	cts1 : IN std_logic;
	rxd4 : IN std_logic;
	txd4 : OUT std_logic;
	rts4 : OUT std_logic;
	cts4 : IN std_logic;
	videoR0 : OUT std_logic;
	videoG0 : OUT std_logic;
	videoB0 : OUT std_logic;
	videoR1 : OUT std_logic;
	videoG1 : OUT std_logic;
	videoB1 : OUT std_logic;
	hSync : OUT std_logic;
	vSync : OUT std_logic;
	ps2Clk : INOUT std_logic;
	ps2Data : INOUT std_logic;
	n_sdRamCas : OUT std_logic;
	n_sdRamRas : OUT std_logic;
	n_sdRamWe : OUT std_logic;
	n_sdRamCe : OUT std_logic;
	sdRamClk : OUT std_logic;
	sdRamClkEn : OUT std_logic;
	sdRamAddr : OUT std_logic_vector(14 DOWNTO 0);
	sdRamData : IN std_logic_vector(15 DOWNTO 0);
	sdCardSCLK : OUT std_logic;
	sdCardCS : OUT std_logic;
	sdCardMOSI : OUT std_logic;
	sdCardMISO : IN std_logic;
	driveLED : OUT std_logic
	);
END Microcomputer;

-- Design Ports Information
-- sramAddress[0]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[3]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[4]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[5]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[7]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[8]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[9]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[10]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[11]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[12]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[13]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[15]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[16]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[17]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[18]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramAddress[19]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sRamWE	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sRamOE	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sRamCS	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- txd1	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- rts1	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- txd4	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- rts4	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- cts4	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- videoR0	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- videoG0	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- videoB0	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- videoR1	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- videoG1	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- videoB1	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- hSync	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vSync	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sdRamCas	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sdRamRas	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sdRamWe	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_sdRamCe	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamClk	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamClkEn	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[0]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[1]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[2]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[3]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[4]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[5]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[6]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[7]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[8]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[9]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[10]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[11]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[12]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamAddr[14]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sdRamData[0]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[1]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[3]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[4]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[5]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[6]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[7]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[8]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[9]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[10]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[12]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[13]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[14]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[15]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdCardSCLK	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdCardCS	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdCardMOSI	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- driveLED	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[0]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[2]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[3]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[4]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[5]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sramData[7]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ps2Clk	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ps2Data	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- n_reset	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- cts1	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdCardMISO	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rxd1	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rxd4	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Microcomputer IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_n_reset : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_sramAddress : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_n_sRamWE : std_logic;
SIGNAL ww_n_sRamOE : std_logic;
SIGNAL ww_n_sRamCS : std_logic;
SIGNAL ww_rxd1 : std_logic;
SIGNAL ww_txd1 : std_logic;
SIGNAL ww_rts1 : std_logic;
SIGNAL ww_cts1 : std_logic;
SIGNAL ww_rxd4 : std_logic;
SIGNAL ww_txd4 : std_logic;
SIGNAL ww_rts4 : std_logic;
SIGNAL ww_cts4 : std_logic;
SIGNAL ww_videoR0 : std_logic;
SIGNAL ww_videoG0 : std_logic;
SIGNAL ww_videoB0 : std_logic;
SIGNAL ww_videoR1 : std_logic;
SIGNAL ww_videoG1 : std_logic;
SIGNAL ww_videoB1 : std_logic;
SIGNAL ww_hSync : std_logic;
SIGNAL ww_vSync : std_logic;
SIGNAL ww_n_sdRamCas : std_logic;
SIGNAL ww_n_sdRamRas : std_logic;
SIGNAL ww_n_sdRamWe : std_logic;
SIGNAL ww_n_sdRamCe : std_logic;
SIGNAL ww_sdRamClk : std_logic;
SIGNAL ww_sdRamClkEn : std_logic;
SIGNAL ww_sdRamAddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_sdRamData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sdCardSCLK : std_logic;
SIGNAL ww_sdCardCS : std_logic;
SIGNAL ww_sdCardMOSI : std_logic;
SIGNAL ww_sdCardMISO : std_logic;
SIGNAL ww_driveLED : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \cts4~input_o\ : std_logic;
SIGNAL \sdRamData[0]~input_o\ : std_logic;
SIGNAL \sdRamData[1]~input_o\ : std_logic;
SIGNAL \sdRamData[2]~input_o\ : std_logic;
SIGNAL \sdRamData[3]~input_o\ : std_logic;
SIGNAL \sdRamData[4]~input_o\ : std_logic;
SIGNAL \sdRamData[5]~input_o\ : std_logic;
SIGNAL \sdRamData[6]~input_o\ : std_logic;
SIGNAL \sdRamData[7]~input_o\ : std_logic;
SIGNAL \sdRamData[8]~input_o\ : std_logic;
SIGNAL \sdRamData[9]~input_o\ : std_logic;
SIGNAL \sdRamData[10]~input_o\ : std_logic;
SIGNAL \sdRamData[11]~input_o\ : std_logic;
SIGNAL \sdRamData[12]~input_o\ : std_logic;
SIGNAL \sdRamData[13]~input_o\ : std_logic;
SIGNAL \sdRamData[14]~input_o\ : std_logic;
SIGNAL \sdRamData[15]~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \cpuClock~0_combout\ : std_logic;
SIGNAL \cpuClock~q\ : std_logic;
SIGNAL \cpuClock~CLKENA0_outclk\ : std_logic;
SIGNAL \cpu1|u0|Pre_XY_F_M[0]~1_combout\ : std_logic;
SIGNAL \n_reset~input_o\ : std_logic;
SIGNAL \n_reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \cpu1|u0|TState[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|TState[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Equal57~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet[0]~DUPLICATE_q\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \brg1|Add0~61_sumout\ : std_logic;
SIGNAL \sramData[7]~input_o\ : std_logic;
SIGNAL \cts1~input_o\ : std_logic;
SIGNAL \rxd1~input_o\ : std_logic;
SIGNAL \io1|Add3~13_sumout\ : std_logic;
SIGNAL \io1|Add3~6\ : std_logic;
SIGNAL \io1|Add3~9_sumout\ : std_logic;
SIGNAL \io1|Equal2~0_combout\ : std_logic;
SIGNAL \io1|rxFilter~0_combout\ : std_logic;
SIGNAL \io1|Add3~14\ : std_logic;
SIGNAL \io1|Add3~2\ : std_logic;
SIGNAL \io1|Add3~17_sumout\ : std_logic;
SIGNAL \io1|Add3~18\ : std_logic;
SIGNAL \io1|Add3~21_sumout\ : std_logic;
SIGNAL \io1|Add3~22\ : std_logic;
SIGNAL \io1|Add3~5_sumout\ : std_logic;
SIGNAL \io1|Equal3~0_combout\ : std_logic;
SIGNAL \io1|Add3~1_sumout\ : std_logic;
SIGNAL \io1|rxdFiltered~0_combout\ : std_logic;
SIGNAL \io1|rxdFiltered~q\ : std_logic;
SIGNAL \io1|rxCurrentByteBuffer[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|MCycle[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Add10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IntCycle~DUPLICATE_q\ : std_logic;
SIGNAL \comb~4_combout\ : std_logic;
SIGNAL \ps2Data~input_o\ : std_logic;
SIGNAL \ps2Clk~input_o\ : std_logic;
SIGNAL \io2|Add18~13_sumout\ : std_logic;
SIGNAL \io2|Add18~18\ : std_logic;
SIGNAL \io2|Add18~21_sumout\ : std_logic;
SIGNAL \io2|Equal9~0_combout\ : std_logic;
SIGNAL \io2|Add18~22\ : std_logic;
SIGNAL \io2|Add18~6\ : std_logic;
SIGNAL \io2|Add18~9_sumout\ : std_logic;
SIGNAL \io2|ps2ClkFilter~0_combout\ : std_logic;
SIGNAL \io2|Add18~14\ : std_logic;
SIGNAL \io2|Add18~1_sumout\ : std_logic;
SIGNAL \io2|Add18~2\ : std_logic;
SIGNAL \io2|Add18~17_sumout\ : std_logic;
SIGNAL \io2|Equal10~0_combout\ : std_logic;
SIGNAL \io2|Add18~5_sumout\ : std_logic;
SIGNAL \io2|ps2ClkFiltered~0_combout\ : std_logic;
SIGNAL \io2|ps2ClkFiltered~q\ : std_logic;
SIGNAL \io2|ps2PrevClk~q\ : std_logic;
SIGNAL \io2|ps2Scroll~0_combout\ : std_logic;
SIGNAL \io2|ps2Scroll~1_combout\ : std_logic;
SIGNAL \io2|ps2Byte[4]~0_combout\ : std_logic;
SIGNAL \io2|ps2Byte[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbd_ctl~4_combout\ : std_logic;
SIGNAL \io2|Equal21~0_combout\ : std_logic;
SIGNAL \io2|ps2Byte[5]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal18~0_combout\ : std_logic;
SIGNAL \io2|Equal20~1_combout\ : std_logic;
SIGNAL \io2|Equal15~0_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~1_combout\ : std_logic;
SIGNAL \io2|Equal19~0_combout\ : std_logic;
SIGNAL \io2|Equal23~0_combout\ : std_logic;
SIGNAL \io2|Equal19~1_combout\ : std_logic;
SIGNAL \io2|ps2PrevClk~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbBuffer~21_combout\ : std_logic;
SIGNAL \io2|Equal25~0_combout\ : std_logic;
SIGNAL \io2|Equal20~0_combout\ : std_logic;
SIGNAL \io2|Equal20~2_combout\ : std_logic;
SIGNAL \io2|ps2Scroll~2_combout\ : std_logic;
SIGNAL \io2|ps2Scroll~q\ : std_logic;
SIGNAL \io2|ps2WriteByte2~1_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~0_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~2_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~3_combout\ : std_logic;
SIGNAL \io2|n_kbWR~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbd_ctl~5_combout\ : std_logic;
SIGNAL \io2|n_kbWR~0_combout\ : std_logic;
SIGNAL \io2|Add20~93_sumout\ : std_logic;
SIGNAL \io2|Add20~2\ : std_logic;
SIGNAL \io2|Add20~5_sumout\ : std_logic;
SIGNAL \io2|kbWatchdogTimer[18]~1_combout\ : std_logic;
SIGNAL \io2|kbWatchdogTimer[21]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add24~37_sumout\ : std_logic;
SIGNAL \io2|Add24~38\ : std_logic;
SIGNAL \io2|Add24~13_sumout\ : std_logic;
SIGNAL \io2|Add24~14\ : std_logic;
SIGNAL \io2|Add24~33_sumout\ : std_logic;
SIGNAL \io2|Add24~34\ : std_logic;
SIGNAL \io2|Add24~17_sumout\ : std_logic;
SIGNAL \io2|Add24~18\ : std_logic;
SIGNAL \io2|Add24~29_sumout\ : std_logic;
SIGNAL \io2|Add24~30\ : std_logic;
SIGNAL \io2|Add24~25_sumout\ : std_logic;
SIGNAL \io2|Add24~26\ : std_logic;
SIGNAL \io2|Add24~21_sumout\ : std_logic;
SIGNAL \io2|Add24~22\ : std_logic;
SIGNAL \io2|Add24~49_sumout\ : std_logic;
SIGNAL \io2|Add24~50\ : std_logic;
SIGNAL \io2|Add24~45_sumout\ : std_logic;
SIGNAL \io2|Add24~46\ : std_logic;
SIGNAL \io2|Add24~41_sumout\ : std_logic;
SIGNAL \io2|Add24~42\ : std_logic;
SIGNAL \io2|Add24~61_sumout\ : std_logic;
SIGNAL \io2|Add24~62\ : std_logic;
SIGNAL \io2|Add24~57_sumout\ : std_logic;
SIGNAL \io2|Add24~58\ : std_logic;
SIGNAL \io2|Add24~65_sumout\ : std_logic;
SIGNAL \io2|Add24~66\ : std_logic;
SIGNAL \io2|Add24~53_sumout\ : std_logic;
SIGNAL \io2|Add24~54\ : std_logic;
SIGNAL \io2|Add24~77_sumout\ : std_logic;
SIGNAL \io2|Add24~78\ : std_logic;
SIGNAL \io2|Add24~73_sumout\ : std_logic;
SIGNAL \io2|Add24~74\ : std_logic;
SIGNAL \io2|Add24~69_sumout\ : std_logic;
SIGNAL \io2|Add24~70\ : std_logic;
SIGNAL \io2|Add24~85_sumout\ : std_logic;
SIGNAL \io2|Add24~86\ : std_logic;
SIGNAL \io2|Add24~81_sumout\ : std_logic;
SIGNAL \io2|Add24~82\ : std_logic;
SIGNAL \io2|Add24~9_sumout\ : std_logic;
SIGNAL \io2|Add24~10\ : std_logic;
SIGNAL \io2|Add24~5_sumout\ : std_logic;
SIGNAL \io2|Add24~6\ : std_logic;
SIGNAL \io2|Add24~1_sumout\ : std_logic;
SIGNAL \io2|Add24~2\ : std_logic;
SIGNAL \io2|Add24~101_sumout\ : std_logic;
SIGNAL \io2|Add24~102\ : std_logic;
SIGNAL \io2|Add24~97_sumout\ : std_logic;
SIGNAL \io2|Add24~98\ : std_logic;
SIGNAL \io2|Add24~93_sumout\ : std_logic;
SIGNAL \io2|Add24~94\ : std_logic;
SIGNAL \io2|Add24~89_sumout\ : std_logic;
SIGNAL \io2|LessThan27~6_combout\ : std_logic;
SIGNAL \io2|LessThan27~4_combout\ : std_logic;
SIGNAL \io2|LessThan27~2_combout\ : std_logic;
SIGNAL \io2|LessThan27~3_combout\ : std_logic;
SIGNAL \io2|kbWatchdogTimer[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|LessThan27~0_combout\ : std_logic;
SIGNAL \io2|LessThan27~1_combout\ : std_logic;
SIGNAL \io2|LessThan27~5_combout\ : std_logic;
SIGNAL \io2|kbWatchdogTimer[18]~0_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer~0_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[17]~1_combout\ : std_logic;
SIGNAL \io2|Add20~6\ : std_logic;
SIGNAL \io2|Add20~9_sumout\ : std_logic;
SIGNAL \io2|Add20~10\ : std_logic;
SIGNAL \io2|Add20~13_sumout\ : std_logic;
SIGNAL \io2|Add20~14\ : std_logic;
SIGNAL \io2|Add20~33_sumout\ : std_logic;
SIGNAL \io2|Add20~34\ : std_logic;
SIGNAL \io2|Add20~29_sumout\ : std_logic;
SIGNAL \io2|Add20~30\ : std_logic;
SIGNAL \io2|Add20~25_sumout\ : std_logic;
SIGNAL \io2|kbWriteTimer[19]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add20~26\ : std_logic;
SIGNAL \io2|Add20~21_sumout\ : std_logic;
SIGNAL \io2|Add20~22\ : std_logic;
SIGNAL \io2|Add20~17_sumout\ : std_logic;
SIGNAL \io2|Add20~18\ : std_logic;
SIGNAL \io2|Add20~49_sumout\ : std_logic;
SIGNAL \io2|Add20~50\ : std_logic;
SIGNAL \io2|Add20~45_sumout\ : std_logic;
SIGNAL \io2|Add20~46\ : std_logic;
SIGNAL \io2|Add20~41_sumout\ : std_logic;
SIGNAL \io2|Add20~42\ : std_logic;
SIGNAL \io2|Add20~37_sumout\ : std_logic;
SIGNAL \io2|Equal11~0_combout\ : std_logic;
SIGNAL \io2|Equal11~1_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[16]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbWriteTimer[5]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal11~4_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[12]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal11~2_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[10]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbWriteTimer[8]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal11~3_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[15]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal11~5_combout\ : std_logic;
SIGNAL \io2|LessThan16~0_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[0]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal11~6_combout\ : std_logic;
SIGNAL \io2|Equal11~7_combout\ : std_logic;
SIGNAL \io2|kbWriteTimer[9]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|LessThan17~0_combout\ : std_logic;
SIGNAL \io2|LessThan17~1_combout\ : std_logic;
SIGNAL \io2|ps2PreviousByte[0]~0_combout\ : std_logic;
SIGNAL \io2|ps2PreviousByte[0]~1_combout\ : std_logic;
SIGNAL \io2|Add20~94\ : std_logic;
SIGNAL \io2|Add20~97_sumout\ : std_logic;
SIGNAL \io2|kbWriteTimer[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add20~98\ : std_logic;
SIGNAL \io2|Add20~101_sumout\ : std_logic;
SIGNAL \io2|Add20~102\ : std_logic;
SIGNAL \io2|Add20~73_sumout\ : std_logic;
SIGNAL \io2|Add20~74\ : std_logic;
SIGNAL \io2|Add20~77_sumout\ : std_logic;
SIGNAL \io2|Add20~78\ : std_logic;
SIGNAL \io2|Add20~69_sumout\ : std_logic;
SIGNAL \io2|Add20~70\ : std_logic;
SIGNAL \io2|Add20~65_sumout\ : std_logic;
SIGNAL \io2|Add20~66\ : std_logic;
SIGNAL \io2|Add20~57_sumout\ : std_logic;
SIGNAL \io2|kbWriteTimer[7]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add20~58\ : std_logic;
SIGNAL \io2|Add20~61_sumout\ : std_logic;
SIGNAL \io2|Add20~62\ : std_logic;
SIGNAL \io2|Add20~53_sumout\ : std_logic;
SIGNAL \io2|Add20~54\ : std_logic;
SIGNAL \io2|Add20~81_sumout\ : std_logic;
SIGNAL \io2|Add20~82\ : std_logic;
SIGNAL \io2|Add20~89_sumout\ : std_logic;
SIGNAL \io2|Add20~90\ : std_logic;
SIGNAL \io2|Add20~85_sumout\ : std_logic;
SIGNAL \io2|Add20~86\ : std_logic;
SIGNAL \io2|Add20~1_sumout\ : std_logic;
SIGNAL \io2|LessThan14~0_combout\ : std_logic;
SIGNAL \io2|LessThan14~1_combout\ : std_logic;
SIGNAL \io2|LessThan14~2_combout\ : std_logic;
SIGNAL \io2|LessThan14~3_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~0_combout\ : std_logic;
SIGNAL \io2|LessThan15~0_combout\ : std_logic;
SIGNAL \io2|LessThan15~1_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~1_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~3_combout\ : std_logic;
SIGNAL \io2|LessThan16~1_combout\ : std_logic;
SIGNAL \io2|LessThan17~2_combout\ : std_logic;
SIGNAL \io2|kbWRParity~2_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[0]~1_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[1]~4_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add23~0_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[3]~2_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[4]~6_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount~0_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[0]~3_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[2]~5_combout\ : std_logic;
SIGNAL \io2|ps2WriteClkCount[2]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal29~0_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~4_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2[0]~4_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~2_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte[0]~3_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte[0]~5_combout\ : std_logic;
SIGNAL \io2|Equal22~1_combout\ : std_logic;
SIGNAL \io2|ps2Caps~0_combout\ : std_logic;
SIGNAL \io2|ps2Caps~q\ : std_logic;
SIGNAL \io2|Equal21~1_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~8_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~9_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~7_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~10_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~8_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~5_combout\ : std_logic;
SIGNAL \io2|ps2Num~0_combout\ : std_logic;
SIGNAL \io2|ps2Num~q\ : std_logic;
SIGNAL \io2|ps2WriteByte2~6_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2~7_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ps2WriteByte~6_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~9_combout\ : std_logic;
SIGNAL \io2|Equal23~1_combout\ : std_logic;
SIGNAL \io2|n_kbWR~1_combout\ : std_logic;
SIGNAL \io2|n_kbWR~2_combout\ : std_logic;
SIGNAL \io2|n_kbWR~3_combout\ : std_logic;
SIGNAL \io2|n_kbWR~7_combout\ : std_logic;
SIGNAL \io2|n_kbWR~q\ : std_logic;
SIGNAL \io2|kbd_ctl~6_combout\ : std_logic;
SIGNAL \io2|ps2ClkCount~0_combout\ : std_logic;
SIGNAL \io2|ps2ClkCount[3]~1_combout\ : std_logic;
SIGNAL \io2|ps2ClkCount~2_combout\ : std_logic;
SIGNAL \io2|ps2ClkCount~4_combout\ : std_logic;
SIGNAL \io2|ps2ClkCount[2]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ps2ClkCount~3_combout\ : std_logic;
SIGNAL \io2|Equal12~0_combout\ : std_logic;
SIGNAL \io2|Equal22~0_combout\ : std_logic;
SIGNAL \io2|ps2WriteByte~0_combout\ : std_logic;
SIGNAL \cpu1|WR_n~0_combout\ : std_logic;
SIGNAL \cpu1|WR_n~1_combout\ : std_logic;
SIGNAL \cpu1|WR_n~q\ : std_logic;
SIGNAL \n_ioWR~combout\ : std_logic;
SIGNAL \comb~5_combout\ : std_logic;
SIGNAL \io2|process_2~1_combout\ : std_logic;
SIGNAL \io2|func_reset~q\ : std_logic;
SIGNAL \io2|keyAddr[0]~0_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~9_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~10_combout\ : std_logic;
SIGNAL \io2|Equal15~1_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~8_combout\ : std_logic;
SIGNAL \io2|keyAddr~1_combout\ : std_logic;
SIGNAL \io2|keyAddr~2_combout\ : std_logic;
SIGNAL \io2|keyAddr~3_combout\ : std_logic;
SIGNAL \io2|keyAddr~4_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~11_combout\ : std_logic;
SIGNAL \io2|keyAddr[8]~5_combout\ : std_logic;
SIGNAL \io2|ps2ConvertedByte[5]~feeder_combout\ : std_logic;
SIGNAL \io2|Equal26~1_combout\ : std_logic;
SIGNAL \io2|ps2ConvertedByte[4]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal26~0_combout\ : std_logic;
SIGNAL \io2|kbBuffer~22_combout\ : std_logic;
SIGNAL \io2|kbInPointer[3]~3_combout\ : std_logic;
SIGNAL \io2|kbInPointer[2]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbInPointer~0_combout\ : std_logic;
SIGNAL \io2|kbInPointer[3]~1_combout\ : std_logic;
SIGNAL \io2|kbInPointer~4_combout\ : std_logic;
SIGNAL \io2|kbInPointer[0]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbInPointer~5_combout\ : std_logic;
SIGNAL \io2|kbInPointer[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|kbInPointer~2_combout\ : std_logic;
SIGNAL \io2|kbReadPointer[0]~2_combout\ : std_logic;
SIGNAL \io2|kbReadPointer~0_combout\ : std_logic;
SIGNAL \io2|kbReadPointer[2]~1_combout\ : std_logic;
SIGNAL \io2|Equal7~0_combout\ : std_logic;
SIGNAL \io2|kbReadPointer~3_combout\ : std_logic;
SIGNAL \io2|kbReadPointer[1]~4_combout\ : std_logic;
SIGNAL \io2|Equal7~1_combout\ : std_logic;
SIGNAL \io2|kbBuffer~23_combout\ : std_logic;
SIGNAL \io2|kbBuffer~12_q\ : std_logic;
SIGNAL \io2|kbBuffer~16feeder_combout\ : std_logic;
SIGNAL \io2|kbBuffer~26_combout\ : std_logic;
SIGNAL \io2|kbBuffer~24_combout\ : std_logic;
SIGNAL \io2|kbBuffer~27_combout\ : std_logic;
SIGNAL \io2|kbBuffer~16_q\ : std_logic;
SIGNAL \io2|kbBuffer~25_combout\ : std_logic;
SIGNAL \io2|kbReadPointer[0]~5_combout\ : std_logic;
SIGNAL \io2|kbReadPointer[0]~5_wirecell_combout\ : std_logic;
SIGNAL \io2|kbReadPointer[0]~_wirecell_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \io2|ps2Caps~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal18~1_combout\ : std_logic;
SIGNAL \io2|ps2Ctrl~0_combout\ : std_logic;
SIGNAL \io2|ps2Ctrl~q\ : std_logic;
SIGNAL \io2|kbd_ctl~7_combout\ : std_logic;
SIGNAL \io2|kbBuffer~28_combout\ : std_logic;
SIGNAL \io2|kbBuffer~30_combout\ : std_logic;
SIGNAL \io2|kbBuffer~29_combout\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \io2|dataOut~9_combout\ : std_logic;
SIGNAL \comb~2_combout\ : std_logic;
SIGNAL \brg4|Add0~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|DO[1]~DUPLICATE_q\ : std_logic;
SIGNAL \brg4|BaudReg~2_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux86~2_combout\ : std_logic;
SIGNAL \cpu1|u0|process_2~3_combout\ : std_logic;
SIGNAL \cpu1|u0|MCycle[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux142~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux272~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux131~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux198~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux86~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux272~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~18_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux46~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux57~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux57~2_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~3_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~4_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Auto_Wait_t1~q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux278~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux231~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux198~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux278~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux278~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux278~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux102~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux123~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~29_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~40_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~40_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux102~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~10_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~44_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~28_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux94~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux278~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_ALU_r~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_ALU_r~q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux79~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux92~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux263~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux206~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux263~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux79~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux79~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux263~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux245~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux212~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux102~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux212~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux212~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux212~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~26_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~27_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux221~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~24_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~25_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~13_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~22_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~21_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~23_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux70~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Read_To_Reg_r~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Read_To_Reg_r~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal4~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux281~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux221~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux281~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux281~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux281~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~45_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux228~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux281~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux288~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux121~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~49_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux282~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux282~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux282~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux229~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux229~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~46_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~47_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~48_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux229~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux230~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux230~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux230~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux230~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux99~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux99~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux122~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux122~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux283~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux283~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~0_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux100~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r~4_combout\ : std_logic;
SIGNAL \cpu1|u0|process_2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|SP~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux251~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux252~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux252~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux214~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux252~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux252~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~16_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~42_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~43_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~41_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~75_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~15_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux45~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~14_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux68~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux252~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Read_To_Reg_r~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~19_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~20_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~17_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~18_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~44_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux67~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux251~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux251~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux251~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux251~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Read_To_Reg_r~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Read_To_Reg_r~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux250~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux92~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux250~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux250~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux250~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Read_To_Reg_r~2_combout\ : std_logic;
SIGNAL \cpu1|u0|F~0_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[4]~2_combout\ : std_logic;
SIGNAL \io4|rxInPointer[0]~4_combout\ : std_logic;
SIGNAL \io4|rxInPointer~2_combout\ : std_logic;
SIGNAL \io4|Equal0~0_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[0]~3_combout\ : std_logic;
SIGNAL \io4|rxReadPointer~4_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[1]~5_combout\ : std_logic;
SIGNAL \io4|rxReadPointer~6_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[2]~7_combout\ : std_logic;
SIGNAL \io4|rxInPointer~3_combout\ : std_logic;
SIGNAL \io4|rxInPointer~0_combout\ : std_logic;
SIGNAL \io4|rxReadPointer~0_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[3]~1_combout\ : std_logic;
SIGNAL \io4|Equal0~1_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[0]~8_combout\ : std_logic;
SIGNAL \io4|rxReadPointer[0]~8_wirecell_combout\ : std_logic;
SIGNAL \rxd4~input_o\ : std_logic;
SIGNAL \io4|Add3~13_sumout\ : std_logic;
SIGNAL \io4|Add3~14\ : std_logic;
SIGNAL \io4|Add3~2\ : std_logic;
SIGNAL \io4|Add3~17_sumout\ : std_logic;
SIGNAL \io4|Add3~18\ : std_logic;
SIGNAL \io4|Add3~21_sumout\ : std_logic;
SIGNAL \io4|Add3~22\ : std_logic;
SIGNAL \io4|Add3~5_sumout\ : std_logic;
SIGNAL \io4|Add3~6\ : std_logic;
SIGNAL \io4|Add3~9_sumout\ : std_logic;
SIGNAL \io4|Equal2~0_combout\ : std_logic;
SIGNAL \io4|rxFilter~0_combout\ : std_logic;
SIGNAL \io4|Equal3~0_combout\ : std_logic;
SIGNAL \io4|Add3~1_sumout\ : std_logic;
SIGNAL \io4|rxdFiltered~0_combout\ : std_logic;
SIGNAL \io4|rxdFiltered~q\ : std_logic;
SIGNAL \io4|rxCurrentByteBuffer[7]~1_combout\ : std_logic;
SIGNAL \io4|Selector5~0_combout\ : std_logic;
SIGNAL \comb~3_combout\ : std_logic;
SIGNAL \io4|reset~0_combout\ : std_logic;
SIGNAL \io4|Selector4~0_combout\ : std_logic;
SIGNAL \io4|Selector9~0_combout\ : std_logic;
SIGNAL \io4|Add6~0_combout\ : std_logic;
SIGNAL \io4|Selector7~0_combout\ : std_logic;
SIGNAL \io4|Equal5~2_combout\ : std_logic;
SIGNAL \io4|Selector10~0_combout\ : std_logic;
SIGNAL \io4|rxState.idle~q\ : std_logic;
SIGNAL \io4|Selector8~0_combout\ : std_logic;
SIGNAL \io4|Equal5~1_combout\ : std_logic;
SIGNAL \io4|Selector6~0_combout\ : std_logic;
SIGNAL \io4|Equal5~0_combout\ : std_logic;
SIGNAL \io4|Selector3~0_combout\ : std_logic;
SIGNAL \io4|rxBitCount[2]~0_combout\ : std_logic;
SIGNAL \io4|Selector2~0_combout\ : std_logic;
SIGNAL \io4|Selector1~0_combout\ : std_logic;
SIGNAL \io4|Selector0~0_combout\ : std_logic;
SIGNAL \io4|rxState~10_combout\ : std_logic;
SIGNAL \io4|rxState~11_combout\ : std_logic;
SIGNAL \io4|Selector11~0_combout\ : std_logic;
SIGNAL \io4|rxState.dataBit~q\ : std_logic;
SIGNAL \io4|rxCurrentByteBuffer[0]~0_combout\ : std_logic;
SIGNAL \io4|rxReadPointer~9_combout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \io4|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \io2|kbBuffer~15_q\ : std_logic;
SIGNAL \io2|dataOut~6_combout\ : std_logic;
SIGNAL \io1|rxInPointer[0]~4_combout\ : std_logic;
SIGNAL \io1|rxInPointer~2_combout\ : std_logic;
SIGNAL \io1|rxInPointer~3_combout\ : std_logic;
SIGNAL \io1|rxInPointer~0_combout\ : std_logic;
SIGNAL \io1|rxInPointer[3]~feeder_combout\ : std_logic;
SIGNAL \io1|rxReadPointer~9_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[1]~5_combout\ : std_logic;
SIGNAL \io1|rxReadPointer~4_combout\ : std_logic;
SIGNAL \io1|rxReadPointer~6_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[3]~1_combout\ : std_logic;
SIGNAL \io1|rxReadPointer~0_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n_sdCardCS~0_combout\ : std_logic;
SIGNAL \sramData[2]~input_o\ : std_logic;
SIGNAL \MemoryManagement|Mux6~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux274~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux274~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux273~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~22_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~25_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~21_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~74_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~24_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux89~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~26_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux90~0_combout\ : std_logic;
SIGNAL \cpu1|u0|SP[2]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|RegWEH~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegWEH~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal57~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux275~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux228~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_State~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal57~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet~0_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_State[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Alternate~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Alternate~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Alternate~q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux131~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux43~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux247~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux247~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux247~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux247~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux247~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~9_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~55_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~53_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~54_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux63~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux247~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux246~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux246~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux246~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux246~4_combout\ : std_logic;
SIGNAL \cpu1|u0|F[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux92~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux92~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux92~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux276~0_combout\ : std_logic;
SIGNAL \cpu1|u0|F~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux295~0_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux100~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux292~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Arith16_r~q\ : std_logic;
SIGNAL \cpu1|u0|SP~13_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux270~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~73_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~23_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~67_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~72_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux271~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux271~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~71_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux271~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux271~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux223~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux223~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux206~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux258~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~27_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux226~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux62~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux107~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux74~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal4~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux57~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux258~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux258~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux294~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux287~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux112~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux287~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux287~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux287~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux287~5_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrB[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrB_r~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux30~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrB[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_State[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux274~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux274~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux274~3_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[1]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|RegWEL~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Alternate~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA_r~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[2]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[2]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[2]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA_r~1_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[0]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[0]~10_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~13_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~14_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~4_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[2]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~15_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][0]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][0]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][0]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux30~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][0]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][0]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][0]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux30~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux30~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux14~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux14~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux14~2_combout\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \sdCardMISO~input_o\ : std_logic;
SIGNAL \sd1|Selector99~5_combout\ : std_logic;
SIGNAL \comb~1_combout\ : std_logic;
SIGNAL \sd1|host_read_flag~q\ : std_logic;
SIGNAL \sd1|Selector92~0_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[8]~31_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux112~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux288~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Halt_FF~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Halt_FF~q\ : std_logic;
SIGNAL \cpu1|u0|PC~2_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~3_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~16_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux8~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux8~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux8~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux24~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux24~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux24~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux9~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux9~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux9~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux26~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux26~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux26~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux65~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux65~1_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux141~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux221~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux221~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~52_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~50_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~51_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux45~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[3]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux272~2_combout\ : std_logic;
SIGNAL \cpu1|u0|SP[2]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|SP[14]~15_combout\ : std_logic;
SIGNAL \cpu1|u0|process_1~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~10_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux261~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux261~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrC~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux260~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux64~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux76~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux260~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrC~0_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrC~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][7]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][7]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][7]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux17~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][7]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][7]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][7]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux17~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux17~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux1~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux1~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux18~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux18~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux18~2_combout\ : std_logic;
SIGNAL \sramData[4]~input_o\ : std_logic;
SIGNAL \io2|kbBuffer~17_q\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \io2|dataOut~8_combout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \io4|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[0]~feeder_combout\ : std_logic;
SIGNAL \sd1|state.send_cmd~q\ : std_logic;
SIGNAL \sd1|Equal13~0_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~feeder_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~q\ : std_logic;
SIGNAL \sd1|Selector80~0_combout\ : std_logic;
SIGNAL \sd1|state.rst~q\ : std_logic;
SIGNAL \sd1|WideOr31~1_combout\ : std_logic;
SIGNAL \sd1|Add1~5_sumout\ : std_logic;
SIGNAL \sd1|Selector68~0_combout\ : std_logic;
SIGNAL \sd1|WideOr31~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~1_combout\ : std_logic;
SIGNAL \sd1|Equal12~0_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~2_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~q\ : std_logic;
SIGNAL \sd1|Add1~6\ : std_logic;
SIGNAL \sd1|Add1~2\ : std_logic;
SIGNAL \sd1|Add1~21_sumout\ : std_logic;
SIGNAL \sd1|Selector66~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[2]~q\ : std_logic;
SIGNAL \sd1|Add1~22\ : std_logic;
SIGNAL \sd1|Add1~25_sumout\ : std_logic;
SIGNAL \sd1|Selector65~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[3]~q\ : std_logic;
SIGNAL \sd1|Add1~26\ : std_logic;
SIGNAL \sd1|Add1~29_sumout\ : std_logic;
SIGNAL \sd1|Selector64~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[4]~q\ : std_logic;
SIGNAL \sd1|Add1~30\ : std_logic;
SIGNAL \sd1|Add1~33_sumout\ : std_logic;
SIGNAL \sd1|Selector63~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[5]~q\ : std_logic;
SIGNAL \sd1|Add1~34\ : std_logic;
SIGNAL \sd1|Add1~37_sumout\ : std_logic;
SIGNAL \sd1|Selector62~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[6]~q\ : std_logic;
SIGNAL \sd1|Add1~38\ : std_logic;
SIGNAL \sd1|Add1~13_sumout\ : std_logic;
SIGNAL \sd1|Selector61~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[7]~q\ : std_logic;
SIGNAL \sd1|Add1~14\ : std_logic;
SIGNAL \sd1|Add1~17_sumout\ : std_logic;
SIGNAL \sd1|Selector60~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[8]~q\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~0_combout\ : std_logic;
SIGNAL \sd1|Selector116~0_combout\ : std_logic;
SIGNAL \sd1|Selector110~0_combout\ : std_logic;
SIGNAL \sd1|return_state.acmd41~q\ : std_logic;
SIGNAL \sd1|Selector85~0_combout\ : std_logic;
SIGNAL \sd1|state.acmd41~q\ : std_logic;
SIGNAL \sd1|Selector111~0_combout\ : std_logic;
SIGNAL \sd1|return_state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|Selector86~0_combout\ : std_logic;
SIGNAL \sd1|state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|recv_data[17]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[18]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[19]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[20]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[21]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[22]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[23]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[24]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[26]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[27]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[28]~feeder_combout\ : std_logic;
SIGNAL \sd1|recv_data[29]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector87~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd58~q\ : std_logic;
SIGNAL \sd1|Selector113~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cardsel~q\ : std_logic;
SIGNAL \sd1|Selector88~0_combout\ : std_logic;
SIGNAL \sd1|state.cardsel~q\ : std_logic;
SIGNAL \sd1|WideOr37~combout\ : std_logic;
SIGNAL \sd1|Selector78~2_combout\ : std_logic;
SIGNAL \sd1|Selector75~2_combout\ : std_logic;
SIGNAL \sd1|state.send_regreq~q\ : std_logic;
SIGNAL \sd1|state.cmd58~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector94~0_combout\ : std_logic;
SIGNAL \sd1|state.send_regreq~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector95~0_combout\ : std_logic;
SIGNAL \sd1|state.receive_ocr_wait~q\ : std_logic;
SIGNAL \sd1|Selector77~0_combout\ : std_logic;
SIGNAL \sd1|Selector99~0_combout\ : std_logic;
SIGNAL \sd1|Selector78~1_combout\ : std_logic;
SIGNAL \sd1|Selector75~1_combout\ : std_logic;
SIGNAL \sd1|state.write_block_byte~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_byte~q\ : std_logic;
SIGNAL \sd1|WideOr29~0_combout\ : std_logic;
SIGNAL \sd1|Selector99~1_combout\ : std_logic;
SIGNAL \sd1|sclk_sig~q\ : std_logic;
SIGNAL \sd1|bit_counter~0_combout\ : std_logic;
SIGNAL \sd1|WideOr61~0_combout\ : std_logic;
SIGNAL \sd1|WideOr61~1_combout\ : std_logic;
SIGNAL \sd1|Selector74~0_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[7]~0_combout\ : std_logic;
SIGNAL \sd1|Selector75~3_combout\ : std_logic;
SIGNAL \sd1|Selector78~0_combout\ : std_logic;
SIGNAL \sd1|Selector70~0_combout\ : std_logic;
SIGNAL \sd1|response_mode~q\ : std_logic;
SIGNAL \sd1|Selector76~2_combout\ : std_logic;
SIGNAL \sd1|Selector78~3_combout\ : std_logic;
SIGNAL \sd1|Add0~1_sumout\ : std_logic;
SIGNAL \sd1|state.init~q\ : std_logic;
SIGNAL \sd1|Selector81~0_combout\ : std_logic;
SIGNAL \sd1|state.init~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector75~0_combout\ : std_logic;
SIGNAL \sd1|Selector78~5_combout\ : std_logic;
SIGNAL \sd1|Selector78~4_combout\ : std_logic;
SIGNAL \sd1|Selector78~6_combout\ : std_logic;
SIGNAL \sd1|Selector78~7_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[0]~q\ : std_logic;
SIGNAL \sd1|Add0~2\ : std_logic;
SIGNAL \sd1|Add0~6\ : std_logic;
SIGNAL \sd1|Add0~9_sumout\ : std_logic;
SIGNAL \sd1|Selector76~0_combout\ : std_logic;
SIGNAL \sd1|Selector76~1_combout\ : std_logic;
SIGNAL \sd1|Selector76~3_combout\ : std_logic;
SIGNAL \sd1|Selector76~4_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[2]~q\ : std_logic;
SIGNAL \sd1|Add0~10\ : std_logic;
SIGNAL \sd1|Add0~13_sumout\ : std_logic;
SIGNAL \sd1|Selector75~4_combout\ : std_logic;
SIGNAL \sd1|Selector75~5_combout\ : std_logic;
SIGNAL \sd1|Selector75~6_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[3]~q\ : std_logic;
SIGNAL \sd1|Add0~14\ : std_logic;
SIGNAL \sd1|Add0~17_sumout\ : std_logic;
SIGNAL \sd1|Selector74~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~2_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[7]~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~3_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~4_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~q\ : std_logic;
SIGNAL \sd1|Add0~18\ : std_logic;
SIGNAL \sd1|Add0~21_sumout\ : std_logic;
SIGNAL \sd1|Selector73~0_combout\ : std_logic;
SIGNAL \sd1|Selector73~1_combout\ : std_logic;
SIGNAL \sd1|Selector73~2_combout\ : std_logic;
SIGNAL \sd1|Selector73~3_combout\ : std_logic;
SIGNAL \sd1|Selector73~4_combout\ : std_logic;
SIGNAL \sd1|Selector73~5_combout\ : std_logic;
SIGNAL \sd1|Selector73~6_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[5]~q\ : std_logic;
SIGNAL \sd1|Add0~22\ : std_logic;
SIGNAL \sd1|Add0~25_sumout\ : std_logic;
SIGNAL \sd1|Selector72~0_combout\ : std_logic;
SIGNAL \sd1|Selector72~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[6]~q\ : std_logic;
SIGNAL \sd1|Add0~26\ : std_logic;
SIGNAL \sd1|Add0~29_sumout\ : std_logic;
SIGNAL \sd1|Selector71~0_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[7]~q\ : std_logic;
SIGNAL \sd1|Equal10~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[7]~2_combout\ : std_logic;
SIGNAL \sd1|state.cmd0~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector108~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cmd8~q\ : std_logic;
SIGNAL \sd1|Selector83~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd8~q\ : std_logic;
SIGNAL \sd1|Selector109~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cmd55~q\ : std_logic;
SIGNAL \sd1|Selector84~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd55~q\ : std_logic;
SIGNAL \sd1|Selector93~0_combout\ : std_logic;
SIGNAL \sd1|Selector93~1_combout\ : std_logic;
SIGNAL \sd1|state.send_cmd~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector96~0_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte_wait~q\ : std_logic;
SIGNAL \sd1|recv_data[0]~0_combout\ : std_logic;
SIGNAL \sd1|recv_data[2]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector143~0_combout\ : std_logic;
SIGNAL \sd1|Selector140~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux242~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux80~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux264~0_combout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~5_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux11~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux11~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux11~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux27~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux27~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux27~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux28~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux28~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux28~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|SP~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux29~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux29~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux29~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux13~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux13~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux13~2_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \io1|dataOut~0_combout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \io4|dataOut~0_combout\ : std_logic;
SIGNAL \io2|kbBuffer~13_q\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \io2|dataOut~0_combout\ : std_logic;
SIGNAL \sramData[0]~input_o\ : std_logic;
SIGNAL \sd1|Selector144~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux293~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~4_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \cpu1|u0|Add5~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux113~1_combout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[6]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[6]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|IMode[1]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux228~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal5~0_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|A~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~2_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~9_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~10_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~48_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Add3~2\ : std_logic;
SIGNAL \cpu1|u0|Add3~6\ : std_logic;
SIGNAL \cpu1|u0|Add3~10\ : std_logic;
SIGNAL \cpu1|u0|Add3~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~2\ : std_logic;
SIGNAL \cpu1|u0|Add2~6\ : std_logic;
SIGNAL \cpu1|u0|Add2~10\ : std_logic;
SIGNAL \cpu1|u0|Add2~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~6\ : std_logic;
SIGNAL \cpu1|u0|Add4~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~19_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~20_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~14\ : std_logic;
SIGNAL \cpu1|u0|Add3~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~10\ : std_logic;
SIGNAL \cpu1|u0|Add4~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~14\ : std_logic;
SIGNAL \cpu1|u0|Add2~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~21_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~22_combout\ : std_logic;
SIGNAL \cpu1|u0|Add4~14\ : std_logic;
SIGNAL \cpu1|u0|Add4~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \sramData[5]~input_o\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \io4|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \io2|kbBuffer~18_q\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \io2|dataOut~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux7~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux7~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux7~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux23~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux23~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux23~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~30\ : std_logic;
SIGNAL \cpu1|u0|Add8~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \sramData[6]~input_o\ : std_logic;
SIGNAL \io2|kbBuffer~19_q\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \io2|dataOut~7_combout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \io4|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector138~0_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~10_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux22~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux22~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux22~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux6~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux6~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux6~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~34\ : std_logic;
SIGNAL \cpu1|u0|Add8~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux4~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux4~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux4~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux20~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux20~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux20~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux21~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux21~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux21~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~38\ : std_logic;
SIGNAL \cpu1|u0|Add8~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[2]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux5~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux5~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux5~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~42\ : std_logic;
SIGNAL \cpu1|u0|Add8~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[3]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \cpu1|u0|Add5~34\ : std_logic;
SIGNAL \cpu1|u0|Add5~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[9]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux265~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux265~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux265~2_combout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[14]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~12_combout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[14]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux77~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux75~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux209~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux208~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux266~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~29_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux260~2_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~49_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~26_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~30_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \cpu1|u0|Add5~2\ : std_logic;
SIGNAL \cpu1|u0|Add5~6\ : std_logic;
SIGNAL \cpu1|u0|Add5~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~2\ : std_logic;
SIGNAL \cpu1|u0|Add1~6\ : std_logic;
SIGNAL \cpu1|u0|Add1~10\ : std_logic;
SIGNAL \cpu1|u0|Add1~14\ : std_logic;
SIGNAL \cpu1|u0|Add1~18\ : std_logic;
SIGNAL \cpu1|u0|Add1~22\ : std_logic;
SIGNAL \cpu1|u0|Add1~26\ : std_logic;
SIGNAL \cpu1|u0|Add1~30\ : std_logic;
SIGNAL \cpu1|u0|Add1~34\ : std_logic;
SIGNAL \cpu1|u0|Add1~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Special_LD[2]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|R[7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|F~12_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Special_LD[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[6]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[6]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~1_combout\ : std_logic;
SIGNAL \cpu1|u0|I[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[6]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|I[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux100~2_combout\ : std_logic;
SIGNAL \cpu1|u0|F~15_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[0]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[0]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[0]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[1]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|TStates[1]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux202~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux201~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[6]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[6]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|I[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ACC[0]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|R~1_combout\ : std_logic;
SIGNAL \cpu1|u0|R[6]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~2\ : std_logic;
SIGNAL \cpu1|u0|Add0~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ACC[1]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~9_combout\ : std_logic;
SIGNAL \cpu1|u0|A~34_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~27_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~25_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~28_combout\ : std_logic;
SIGNAL \cpu1|u0|A~35_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~32_combout\ : std_logic;
SIGNAL \cpu1|u0|A[14]~33_combout\ : std_logic;
SIGNAL \cpu1|u0|A~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~38\ : std_logic;
SIGNAL \cpu1|u0|Add5~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|I[2]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~6\ : std_logic;
SIGNAL \cpu1|u0|Add0~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ACC[2]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~11_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Add7~38\ : std_logic;
SIGNAL \cpu1|u0|Add7~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~17_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~38\ : std_logic;
SIGNAL \cpu1|u0|Add1~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~36_combout\ : std_logic;
SIGNAL \cpu1|u0|A~37_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~16_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~24_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~30_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~10\ : std_logic;
SIGNAL \cpu1|u0|Add5~14\ : std_logic;
SIGNAL \cpu1|u0|Add5~18\ : std_logic;
SIGNAL \cpu1|u0|Add5~22\ : std_logic;
SIGNAL \cpu1|u0|Add5~26\ : std_logic;
SIGNAL \cpu1|u0|Add5~30\ : std_logic;
SIGNAL \cpu1|u0|Add5~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~24_combout\ : std_logic;
SIGNAL \cpu1|u0|A~31_combout\ : std_logic;
SIGNAL \cpu1|u0|I[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector139~0_combout\ : std_logic;
SIGNAL \sd1|Selector136~0_combout\ : std_logic;
SIGNAL \sd1|block_busy~q\ : std_logic;
SIGNAL \cpuDataIn[5]~7_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~22_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~34_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Add2~18\ : std_logic;
SIGNAL \cpu1|u0|Add2~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~23_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~18\ : std_logic;
SIGNAL \cpu1|u0|Add3~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~7_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~24_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~2_combout\ : std_logic;
SIGNAL \cpu1|u0|SP[2]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~2\ : std_logic;
SIGNAL \cpu1|u0|Add7~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~6\ : std_logic;
SIGNAL \cpu1|u0|Add7~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~10\ : std_logic;
SIGNAL \cpu1|u0|Add7~14\ : std_logic;
SIGNAL \cpu1|u0|Add7~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~18\ : std_logic;
SIGNAL \cpu1|u0|Add7~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~10_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~18_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~48_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~10\ : std_logic;
SIGNAL \cpu1|u0|Add0~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|I[3]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~12_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ACC[3]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~14\ : std_logic;
SIGNAL \cpu1|u0|Add0~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|I[4]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~15_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ACC[4]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~18\ : std_logic;
SIGNAL \cpu1|u0|Add0~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|I[5]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~16_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~17_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ACC[5]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|A~19_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~0_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux246~0_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[3]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[4][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[7][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[5][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[6][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux31~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[0][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[3][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[1][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux31~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux31~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux91~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux245~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux245~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux245~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~68_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~69_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~34_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~36_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~30_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~31_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~32_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~33_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux245~1_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[3]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[3]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux279~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~35_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux279~2_combout\ : std_logic;
SIGNAL \cpu1|u0|PreserveC_r~q\ : std_logic;
SIGNAL \cpu1|u0|BusA[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[1]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux99~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux99~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~42\ : std_logic;
SIGNAL \cpu1|u0|Add7~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~18_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux96~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux96~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux285~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux286~0_combout\ : std_logic;
SIGNAL \cpu1|u0|F~19_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux97~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux97~1_combout\ : std_logic;
SIGNAL \cpu1|u0|F~25_combout\ : std_logic;
SIGNAL \cpu1|u0|F~24_combout\ : std_logic;
SIGNAL \cpu1|u0|F~22_combout\ : std_logic;
SIGNAL \cpu1|u0|F~23_combout\ : std_logic;
SIGNAL \cpu1|u0|F~26_combout\ : std_logic;
SIGNAL \cpu1|u0|F~27_combout\ : std_logic;
SIGNAL \cpu1|u0|F~16_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|BusA[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|BusA[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|alu|comb~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~18_cout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~2\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~14\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~10\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~6\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|F~46_combout\ : std_logic;
SIGNAL \cpu1|u0|F~17_combout\ : std_logic;
SIGNAL \cpu1|u0|F~18_combout\ : std_logic;
SIGNAL \cpu1|u0|F~20_combout\ : std_logic;
SIGNAL \cpu1|u0|F~21_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|process_0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~22\ : std_logic;
SIGNAL \cpu1|u0|Add7~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~11_combout\ : std_logic;
SIGNAL \cpu1|u0|I[6]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Add0~22\ : std_logic;
SIGNAL \cpu1|u0|Add0~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ACC[6]~_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~18_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~19_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux93~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux93~1_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~46\ : std_logic;
SIGNAL \cpu1|u0|Add7~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~19_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~50\ : std_logic;
SIGNAL \cpu1|u0|Add7~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~20_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux94~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux94~1_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Mux95~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux95~1_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~26\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~18\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~22\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~14\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~2\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add6~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|LessThan3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[6]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~6\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~30\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~22\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~26\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~18\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~6\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~2\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~10\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add4~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux30~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux30~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux30~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux30~4_combout\ : std_logic;
SIGNAL \cpu1|u0|F~54_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~42\ : std_logic;
SIGNAL \cpu1|u0|Add5~46\ : std_logic;
SIGNAL \cpu1|u0|Add5~50\ : std_logic;
SIGNAL \cpu1|u0|Add5~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux110~0_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[8]~29_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~42_combout\ : std_logic;
SIGNAL \cpu1|u0|Add4~46\ : std_logic;
SIGNAL \cpu1|u0|Add4~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add3~38\ : std_logic;
SIGNAL \cpu1|u0|Add3~42\ : std_logic;
SIGNAL \cpu1|u0|Add3~46\ : std_logic;
SIGNAL \cpu1|u0|Add3~50\ : std_logic;
SIGNAL \cpu1|u0|Add3~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~22\ : std_logic;
SIGNAL \cpu1|u0|Add2~26\ : std_logic;
SIGNAL \cpu1|u0|Add2~30\ : std_logic;
SIGNAL \cpu1|u0|Add2~34\ : std_logic;
SIGNAL \cpu1|u0|Add2~38\ : std_logic;
SIGNAL \cpu1|u0|Add2~42\ : std_logic;
SIGNAL \cpu1|u0|Add2~46\ : std_logic;
SIGNAL \cpu1|u0|Add2~50\ : std_logic;
SIGNAL \cpu1|u0|Add2~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC[8]~32_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~43_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~54\ : std_logic;
SIGNAL \cpu1|u0|Add3~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~54\ : std_logic;
SIGNAL \cpu1|u0|Add5~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~44_combout\ : std_logic;
SIGNAL \cpu1|u0|Add2~54\ : std_logic;
SIGNAL \cpu1|u0|Add2~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~50\ : std_logic;
SIGNAL \cpu1|u0|Add4~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~45_combout\ : std_logic;
SIGNAL \cpu1|u0|Add2~58\ : std_logic;
SIGNAL \cpu1|u0|Add2~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~54\ : std_logic;
SIGNAL \cpu1|u0|Add4~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add3~58\ : std_logic;
SIGNAL \cpu1|u0|Add3~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|R[7]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|R[7]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~20_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[7]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[6]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[7]~10_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux21~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[7]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~18_cout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~14\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~10\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~6\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux8~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[7]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[7]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ACC~21_combout\ : std_logic;
SIGNAL \cpu1|u0|I[7]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~58\ : std_logic;
SIGNAL \cpu1|u0|Add5~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[15]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~46_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~47_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[3]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~26\ : std_logic;
SIGNAL \cpu1|u0|Add7~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~12_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux84~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux84~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux84~2_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[3]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux30~0_combout\ : std_logic;
SIGNAL \cpu1|u0|F~1_combout\ : std_logic;
SIGNAL \cpu1|u0|F~2_combout\ : std_logic;
SIGNAL \cpu1|u0|F[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Mux91~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux91~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~17_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux15~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux22~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[0]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[0]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[0]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux15~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux15~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux15~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~2\ : std_logic;
SIGNAL \cpu1|u0|Add8~6\ : std_logic;
SIGNAL \cpu1|u0|Add8~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[2]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux7~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~32_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux35~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux12~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[3]~14_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux35~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux35~2_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~29_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~30_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~28_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~31_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~33_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~32_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~34_combout\ : std_logic;
SIGNAL \cpu1|u0|F~42_combout\ : std_logic;
SIGNAL \cpu1|u0|F~43_combout\ : std_logic;
SIGNAL \cpu1|u0|F~44_combout\ : std_logic;
SIGNAL \cpu1|u0|F~45_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~40_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~38_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~39_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~41_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux88~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux88~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux88~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[3]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~10\ : std_logic;
SIGNAL \cpu1|u0|Add8~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[3]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux12~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux12~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux12~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~14\ : std_logic;
SIGNAL \cpu1|u0|Add8~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[4]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~16_combout\ : std_logic;
SIGNAL \cpu1|u0|A~17_combout\ : std_logic;
SIGNAL \sd1|Selector103~0_combout\ : std_logic;
SIGNAL \sd1|init_busy~q\ : std_logic;
SIGNAL \cpuDataIn[4]~18_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~25_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~38_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~29_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[4]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[4]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux11~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[4]~14_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[4]~15_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux19~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux19~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux19~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~46\ : std_logic;
SIGNAL \cpu1|u0|Add8~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[4]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux3~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux3~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~50\ : std_logic;
SIGNAL \cpu1|u0|Add8~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[5]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux2~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux2~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~54\ : std_logic;
SIGNAL \cpu1|u0|Add8~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[6]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~30\ : std_logic;
SIGNAL \cpu1|u0|Add7~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~14_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~34\ : std_logic;
SIGNAL \cpu1|u0|Add7~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~16_combout\ : std_logic;
SIGNAL \cpu1|u0|SP[9]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Mux90~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux90~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux90~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux14~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~33_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux37~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[1]~15_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux37~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux37~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~31_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[5]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|F~34_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|F~35_combout\ : std_logic;
SIGNAL \cpu1|u0|F~36_combout\ : std_logic;
SIGNAL \cpu1|u0|F~37_combout\ : std_logic;
SIGNAL \cpu1|u0|F[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Mux86~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux86~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux86~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[5]~16_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[5]~17_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[5]~18_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~18\ : std_logic;
SIGNAL \cpu1|u0|Add8~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[5]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL[2][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux10~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux10~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~22\ : std_logic;
SIGNAL \cpu1|u0|Add8~26\ : std_logic;
SIGNAL \cpu1|u0|Add8~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[7]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Add2~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~18\ : std_logic;
SIGNAL \cpu1|u0|Add4~22\ : std_logic;
SIGNAL \cpu1|u0|Add4~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~27_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~22\ : std_logic;
SIGNAL \cpu1|u0|Add3~26\ : std_logic;
SIGNAL \cpu1|u0|Add3~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~28_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~30\ : std_logic;
SIGNAL \cpu1|u0|Add3~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~26\ : std_logic;
SIGNAL \cpu1|u0|Add4~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~30_combout\ : std_logic;
SIGNAL \cpu1|u0|Add2~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~33_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~34\ : std_logic;
SIGNAL \cpu1|u0|Add3~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~30\ : std_logic;
SIGNAL \cpu1|u0|Add4~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~34_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~35_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[9]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Add4~34\ : std_logic;
SIGNAL \cpu1|u0|Add4~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add3~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~36_combout\ : std_logic;
SIGNAL \cpu1|u0|Add2~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~37_combout\ : std_logic;
SIGNAL \cpu1|u0|Add4~38\ : std_logic;
SIGNAL \cpu1|u0|Add4~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add3~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add5~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~38_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~39_combout\ : std_logic;
SIGNAL \cpu1|u0|Add4~42\ : std_logic;
SIGNAL \cpu1|u0|Add4~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add5~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr[12]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~40_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~41_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux87~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux87~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux87~2_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~13_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~0_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~14_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~17_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~18_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~15_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~16_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|DO~11_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~12_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|DO~19_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~20_combout\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~0_combout\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~1_combout\ : std_logic;
SIGNAL \sd1|block_read~0_combout\ : std_logic;
SIGNAL \sd1|block_read~feeder_combout\ : std_logic;
SIGNAL \sd1|block_write~0_combout\ : std_logic;
SIGNAL \sd1|block_write~feeder_combout\ : std_logic;
SIGNAL \sd1|block_write~q\ : std_logic;
SIGNAL \sd1|Selector104~1_combout\ : std_logic;
SIGNAL \sd1|block_start_ack~q\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~2_combout\ : std_logic;
SIGNAL \sd1|block_read~q\ : std_logic;
SIGNAL \sd1|Selector90~0_combout\ : std_logic;
SIGNAL \sd1|state.read_block_cmd~q\ : std_logic;
SIGNAL \sd1|Selector98~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_cmd~q\ : std_logic;
SIGNAL \sd1|Selector104~0_combout\ : std_logic;
SIGNAL \sd1|return_state.send_regreq~0_combout\ : std_logic;
SIGNAL \sd1|Selector124~0_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_init~q\ : std_logic;
SIGNAL \sd1|Selector99~7_combout\ : std_logic;
SIGNAL \sd1|state.write_block_init~q\ : std_logic;
SIGNAL \sd1|Add1~18\ : std_logic;
SIGNAL \sd1|Add1~9_sumout\ : std_logic;
SIGNAL \sd1|Selector59~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[9]~q\ : std_logic;
SIGNAL \sd1|bit_counter~1_combout\ : std_logic;
SIGNAL \sd1|Add0~5_sumout\ : std_logic;
SIGNAL \sd1|Selector77~1_combout\ : std_logic;
SIGNAL \sd1|bit_counter~2_combout\ : std_logic;
SIGNAL \sd1|Selector77~2_combout\ : std_logic;
SIGNAL \sd1|Selector77~3_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[1]~q\ : std_logic;
SIGNAL \sd1|Equal10~0_combout\ : std_logic;
SIGNAL \sd1|Equal10~2_combout\ : std_logic;
SIGNAL \sd1|Selector99~4_combout\ : std_logic;
SIGNAL \sd1|Selector92~6_combout\ : std_logic;
SIGNAL \sd1|Selector92~4_combout\ : std_logic;
SIGNAL \sd1|Selector92~2_combout\ : std_logic;
SIGNAL \sd1|Selector2~1_combout\ : std_logic;
SIGNAL \sd1|WideOr49~0_combout\ : std_logic;
SIGNAL \sd1|WideOr46~0_combout\ : std_logic;
SIGNAL \sd1|Selector92~3_combout\ : std_logic;
SIGNAL \sd1|Selector99~3_combout\ : std_logic;
SIGNAL \sd1|Selector92~1_combout\ : std_logic;
SIGNAL \sd1|Selector92~5_combout\ : std_logic;
SIGNAL \sd1|Selector92~7_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~q\ : std_logic;
SIGNAL \sd1|return_state.read_block_data~0_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_data~q\ : std_logic;
SIGNAL \sd1|sd_read_flag~0_combout\ : std_logic;
SIGNAL \sd1|Selector0~0_combout\ : std_logic;
SIGNAL \sd1|sd_read_flag~q\ : std_logic;
SIGNAL \sd1|rd_dat_reg~0_combout\ : std_logic;
SIGNAL \sd1|return_state.send_regreq~1_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|Selector102~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|return_state.idle~0_combout\ : std_logic;
SIGNAL \sd1|return_state.idle~q\ : std_logic;
SIGNAL \sd1|Selector89~0_combout\ : std_logic;
SIGNAL \sd1|Selector89~1_combout\ : std_logic;
SIGNAL \sd1|Selector89~2_combout\ : std_logic;
SIGNAL \sd1|state.idle~q\ : std_logic;
SIGNAL \sd1|Selector2~0_combout\ : std_logic;
SIGNAL \sd1|Selector2~2_combout\ : std_logic;
SIGNAL \sd1|sclk_sig~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Selector99~2_combout\ : std_logic;
SIGNAL \sd1|Selector99~6_combout\ : std_logic;
SIGNAL \sd1|Selector116~1_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|Selector91~0_combout\ : std_logic;
SIGNAL \sd1|state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|Add1~1_sumout\ : std_logic;
SIGNAL \sd1|Selector67~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[1]~q\ : std_logic;
SIGNAL \sd1|Equal11~0_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~1_combout\ : std_logic;
SIGNAL \sd1|fsm~0_combout\ : std_logic;
SIGNAL \sd1|Selector100~0_combout\ : std_logic;
SIGNAL \sd1|Selector100~1_combout\ : std_logic;
SIGNAL \sd1|state.write_block_data~q\ : std_logic;
SIGNAL \sd1|Selector1~0_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~q\ : std_logic;
SIGNAL \sd1|host_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|host_write_flag~q\ : std_logic;
SIGNAL \sd1|Selector97~0_combout\ : std_logic;
SIGNAL \sd1|Selector97~1_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte~q\ : std_logic;
SIGNAL \sd1|Selector144~0_combout\ : std_logic;
SIGNAL \sd1|Selector143~1_combout\ : std_logic;
SIGNAL \sramData[1]~input_o\ : std_logic;
SIGNAL \cpuDataIn[1]~4_combout\ : std_logic;
SIGNAL \io2|dispByteLatch[4]~0_combout\ : std_logic;
SIGNAL \io2|Equal42~0_combout\ : std_logic;
SIGNAL \io2|Equal30~1_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[4]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal30~0_combout\ : std_logic;
SIGNAL \io2|Equal31~0_combout\ : std_logic;
SIGNAL \io2|display_store~21_combout\ : std_logic;
SIGNAL \io2|display_store~36_combout\ : std_logic;
SIGNAL \io2|display_store~25_combout\ : std_logic;
SIGNAL \io2|display_store~38_combout\ : std_logic;
SIGNAL \io2|display_store~39_combout\ : std_logic;
SIGNAL \io2|Equal32~0_combout\ : std_logic;
SIGNAL \io2|paramCount~7_combout\ : std_logic;
SIGNAL \io2|display_store~24_combout\ : std_logic;
SIGNAL \io2|display_store~26_combout\ : std_logic;
SIGNAL \io2|param4[6]~0_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~1_combout\ : std_logic;
SIGNAL \io2|param4[6]~1_combout\ : std_logic;
SIGNAL \io2|param3~5_combout\ : std_logic;
SIGNAL \io2|Add35~21_sumout\ : std_logic;
SIGNAL \io2|Add35~22\ : std_logic;
SIGNAL \io2|Add35~23\ : std_logic;
SIGNAL \io2|Add35~17_sumout\ : std_logic;
SIGNAL \io2|Add33~21_sumout\ : std_logic;
SIGNAL \io2|param3~9_combout\ : std_logic;
SIGNAL \io2|Add33~22\ : std_logic;
SIGNAL \io2|Add33~23\ : std_logic;
SIGNAL \io2|Add33~17_sumout\ : std_logic;
SIGNAL \io2|param3~8_combout\ : std_logic;
SIGNAL \io2|Add33~18\ : std_logic;
SIGNAL \io2|Add33~19\ : std_logic;
SIGNAL \io2|Add33~13_sumout\ : std_logic;
SIGNAL \io2|Add35~18\ : std_logic;
SIGNAL \io2|Add35~19\ : std_logic;
SIGNAL \io2|Add35~13_sumout\ : std_logic;
SIGNAL \io2|param3~7_combout\ : std_logic;
SIGNAL \io2|Add31~21_sumout\ : std_logic;
SIGNAL \io2|param2~9_combout\ : std_logic;
SIGNAL \io2|Equal36~0_combout\ : std_logic;
SIGNAL \io2|Equal35~1_combout\ : std_logic;
SIGNAL \io2|Equal35~0_combout\ : std_logic;
SIGNAL \io2|display_store~23_combout\ : std_logic;
SIGNAL \io2|param1[6]~2_combout\ : std_logic;
SIGNAL \io2|Equal34~0_combout\ : std_logic;
SIGNAL \io2|escState~8_combout\ : std_logic;
SIGNAL \io2|display_store~22_combout\ : std_logic;
SIGNAL \io2|display_store~8_combout\ : std_logic;
SIGNAL \io2|display_store~31_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~27_combout\ : std_logic;
SIGNAL \io2|display_store~9_combout\ : std_logic;
SIGNAL \io2|escState~9_combout\ : std_logic;
SIGNAL \io2|Add28~21_sumout\ : std_logic;
SIGNAL \io2|param1~10_combout\ : std_logic;
SIGNAL \io2|display_store~34_combout\ : std_logic;
SIGNAL \io2|display_store~6_combout\ : std_logic;
SIGNAL \io2|param1~1_combout\ : std_logic;
SIGNAL \io2|param1[6]~3_combout\ : std_logic;
SIGNAL \io2|param1[6]~4_combout\ : std_logic;
SIGNAL \io2|display_store~13_combout\ : std_logic;
SIGNAL \io2|Equal34~1_combout\ : std_logic;
SIGNAL \io2|dispState~32_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~3_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~4_combout\ : std_logic;
SIGNAL \io2|escState.waitForLeftBracket~0_combout\ : std_logic;
SIGNAL \io2|escState.waitForLeftBracket~q\ : std_logic;
SIGNAL \io2|display_store~37_combout\ : std_logic;
SIGNAL \io2|param1~12_combout\ : std_logic;
SIGNAL \io2|param2~1_combout\ : std_logic;
SIGNAL \io2|param2[6]~2_combout\ : std_logic;
SIGNAL \io2|param2[6]~3_combout\ : std_logic;
SIGNAL \io2|Add31~22\ : std_logic;
SIGNAL \io2|Add31~23\ : std_logic;
SIGNAL \io2|Add31~17_sumout\ : std_logic;
SIGNAL \io2|param2~8_combout\ : std_logic;
SIGNAL \io2|Add31~18\ : std_logic;
SIGNAL \io2|Add31~19\ : std_logic;
SIGNAL \io2|Add31~13_sumout\ : std_logic;
SIGNAL \io2|param2~7_combout\ : std_logic;
SIGNAL \io2|Add28~22\ : std_logic;
SIGNAL \io2|Add28~23\ : std_logic;
SIGNAL \io2|Add28~17_sumout\ : std_logic;
SIGNAL \io2|param1~9_combout\ : std_logic;
SIGNAL \io2|Add28~18\ : std_logic;
SIGNAL \io2|Add28~19\ : std_logic;
SIGNAL \io2|Add28~13_sumout\ : std_logic;
SIGNAL \io2|param1~8_combout\ : std_logic;
SIGNAL \io2|Add35~14\ : std_logic;
SIGNAL \io2|Add35~15\ : std_logic;
SIGNAL \io2|Add35~9_sumout\ : std_logic;
SIGNAL \io2|Add29~1_combout\ : std_logic;
SIGNAL \io2|Add35~10\ : std_logic;
SIGNAL \io2|Add35~11\ : std_logic;
SIGNAL \io2|Add35~5_sumout\ : std_logic;
SIGNAL \io2|Add29~0_combout\ : std_logic;
SIGNAL \io2|Add35~6\ : std_logic;
SIGNAL \io2|Add35~7\ : std_logic;
SIGNAL \io2|Add35~1_sumout\ : std_logic;
SIGNAL \io2|Add33~14\ : std_logic;
SIGNAL \io2|Add33~15\ : std_logic;
SIGNAL \io2|Add33~9_sumout\ : std_logic;
SIGNAL \io2|param3~6_combout\ : std_logic;
SIGNAL \io2|Add33~10\ : std_logic;
SIGNAL \io2|Add33~11\ : std_logic;
SIGNAL \io2|Add33~5_sumout\ : std_logic;
SIGNAL \io2|param3~4_combout\ : std_logic;
SIGNAL \io2|Add33~6\ : std_logic;
SIGNAL \io2|Add33~7\ : std_logic;
SIGNAL \io2|Add33~1_sumout\ : std_logic;
SIGNAL \io2|param3~0_combout\ : std_logic;
SIGNAL \io2|Add31~14\ : std_logic;
SIGNAL \io2|Add31~15\ : std_logic;
SIGNAL \io2|Add31~9_sumout\ : std_logic;
SIGNAL \io2|param2~6_combout\ : std_logic;
SIGNAL \io2|Add31~10\ : std_logic;
SIGNAL \io2|Add31~11\ : std_logic;
SIGNAL \io2|Add31~5_sumout\ : std_logic;
SIGNAL \io2|param2~4_combout\ : std_logic;
SIGNAL \io2|Add31~6\ : std_logic;
SIGNAL \io2|Add31~7\ : std_logic;
SIGNAL \io2|Add31~1_sumout\ : std_logic;
SIGNAL \io2|param2~0_combout\ : std_logic;
SIGNAL \io2|Add28~14\ : std_logic;
SIGNAL \io2|Add28~15\ : std_logic;
SIGNAL \io2|Add28~1_sumout\ : std_logic;
SIGNAL \io2|param1~5_combout\ : std_logic;
SIGNAL \io2|Add28~2\ : std_logic;
SIGNAL \io2|Add28~3\ : std_logic;
SIGNAL \io2|Add28~9_sumout\ : std_logic;
SIGNAL \io2|param1~7_combout\ : std_logic;
SIGNAL \io2|Add28~10\ : std_logic;
SIGNAL \io2|Add28~11\ : std_logic;
SIGNAL \io2|Add28~5_sumout\ : std_logic;
SIGNAL \io2|param1~6_combout\ : std_logic;
SIGNAL \io2|Equal47~0_combout\ : std_logic;
SIGNAL \io2|display_store~11_combout\ : std_logic;
SIGNAL \io2|display_store~12_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~1_combout\ : std_logic;
SIGNAL \io2|param3~1_combout\ : std_logic;
SIGNAL \io2|param3[6]~2_combout\ : std_logic;
SIGNAL \io2|param3[6]~3_combout\ : std_logic;
SIGNAL \io2|param2~5_combout\ : std_logic;
SIGNAL \io2|param1~0_combout\ : std_logic;
SIGNAL \io2|Equal47~1_combout\ : std_logic;
SIGNAL \io2|paramCount[2]~0_combout\ : std_logic;
SIGNAL \io2|paramCount[2]~1_combout\ : std_logic;
SIGNAL \io2|paramCount[2]~4_combout\ : std_logic;
SIGNAL \io2|paramCount[1]~6_combout\ : std_logic;
SIGNAL \io2|Equal44~1_combout\ : std_logic;
SIGNAL \io2|display_store~35_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~0_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~5_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~q\ : std_logic;
SIGNAL \io2|display_store~5_combout\ : std_logic;
SIGNAL \io2|escState.processingAdditionalParams~2_combout\ : std_logic;
SIGNAL \io2|paramCount~3_combout\ : std_logic;
SIGNAL \io2|paramCount[2]~5_combout\ : std_logic;
SIGNAL \io2|param1~11_combout\ : std_logic;
SIGNAL \io2|paramCount~2_combout\ : std_logic;
SIGNAL \io2|Equal44~0_combout\ : std_logic;
SIGNAL \io2|display_store~16_combout\ : std_logic;
SIGNAL \io2|display_store~19_combout\ : std_logic;
SIGNAL \io2|display_store~18_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~8_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~0_combout\ : std_logic;
SIGNAL \io2|Equal36~1_combout\ : std_logic;
SIGNAL \io2|savedCursorVert[4]~0_combout\ : std_logic;
SIGNAL \io2|cursorVert~40_combout\ : std_logic;
SIGNAL \io2|cursorHoriz~3_combout\ : std_logic;
SIGNAL \io2|cursorHoriz~1_combout\ : std_logic;
SIGNAL \io2|cursorHoriz~2_combout\ : std_logic;
SIGNAL \io2|display_store~14_combout\ : std_logic;
SIGNAL \io2|display_store~20_combout\ : std_logic;
SIGNAL \io2|Equal42~1_combout\ : std_logic;
SIGNAL \io2|display_store~29_combout\ : std_logic;
SIGNAL \io2|cursorVert~38_combout\ : std_logic;
SIGNAL \io2|cursorVert~39_combout\ : std_logic;
SIGNAL \io2|Add11~25_sumout\ : std_logic;
SIGNAL \io2|Add9~37_sumout\ : std_logic;
SIGNAL \io2|LessThan3~0_combout\ : std_logic;
SIGNAL \io2|charScanLine[3]~0_combout\ : std_logic;
SIGNAL \io2|Add9~22\ : std_logic;
SIGNAL \io2|Add9~1_sumout\ : std_logic;
SIGNAL \io2|Add6~45_sumout\ : std_logic;
SIGNAL \io2|Add6~46\ : std_logic;
SIGNAL \io2|Add6~41_sumout\ : std_logic;
SIGNAL \io2|Add6~42\ : std_logic;
SIGNAL \io2|Add6~37_sumout\ : std_logic;
SIGNAL \io2|Add6~38\ : std_logic;
SIGNAL \io2|Add6~33_sumout\ : std_logic;
SIGNAL \io2|Add6~34\ : std_logic;
SIGNAL \io2|Add6~29_sumout\ : std_logic;
SIGNAL \io2|Add6~30\ : std_logic;
SIGNAL \io2|Add6~25_sumout\ : std_logic;
SIGNAL \io2|Add6~26\ : std_logic;
SIGNAL \io2|Add6~17_sumout\ : std_logic;
SIGNAL \io2|horizCount[6]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add6~18\ : std_logic;
SIGNAL \io2|Add6~21_sumout\ : std_logic;
SIGNAL \io2|Add6~22\ : std_logic;
SIGNAL \io2|Add6~5_sumout\ : std_logic;
SIGNAL \io2|Add6~6\ : std_logic;
SIGNAL \io2|Add6~1_sumout\ : std_logic;
SIGNAL \io2|Add6~2\ : std_logic;
SIGNAL \io2|Add6~9_sumout\ : std_logic;
SIGNAL \io2|Add6~10\ : std_logic;
SIGNAL \io2|Add6~13_sumout\ : std_logic;
SIGNAL \io2|LessThan0~0_combout\ : std_logic;
SIGNAL \io2|LessThan3~1_combout\ : std_logic;
SIGNAL \io2|Add9~38\ : std_logic;
SIGNAL \io2|Add9~5_sumout\ : std_logic;
SIGNAL \io2|Add9~6\ : std_logic;
SIGNAL \io2|Add9~17_sumout\ : std_logic;
SIGNAL \io2|Add9~18\ : std_logic;
SIGNAL \io2|Add9~13_sumout\ : std_logic;
SIGNAL \io2|Add9~14\ : std_logic;
SIGNAL \io2|Add9~33_sumout\ : std_logic;
SIGNAL \io2|Add9~34\ : std_logic;
SIGNAL \io2|Add9~29_sumout\ : std_logic;
SIGNAL \io2|Add9~30\ : std_logic;
SIGNAL \io2|Add9~9_sumout\ : std_logic;
SIGNAL \io2|Add9~10\ : std_logic;
SIGNAL \io2|Add9~25_sumout\ : std_logic;
SIGNAL \io2|Add9~26\ : std_logic;
SIGNAL \io2|Add9~21_sumout\ : std_logic;
SIGNAL \io2|vertLineCount[3]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|screen_render~9_combout\ : std_logic;
SIGNAL \io2|screen_render~10_combout\ : std_logic;
SIGNAL \io2|screen_render~11_combout\ : std_logic;
SIGNAL \io2|vActive~0_combout\ : std_logic;
SIGNAL \io2|vActive~q\ : std_logic;
SIGNAL \io2|hActive~0_combout\ : std_logic;
SIGNAL \io2|hActive~1_combout\ : std_logic;
SIGNAL \io2|hActive~q\ : std_logic;
SIGNAL \io2|screen_render~0_combout\ : std_logic;
SIGNAL \io2|videoR0~8_combout\ : std_logic;
SIGNAL \io2|pixelClockCount[0]~0_combout\ : std_logic;
SIGNAL \io2|charHoriz~2_combout\ : std_logic;
SIGNAL \io2|pixelCount[0]~1_combout\ : std_logic;
SIGNAL \io2|pixelCount~2_combout\ : std_logic;
SIGNAL \io2|pixelCount[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|pixelCount~0_combout\ : std_logic;
SIGNAL \io2|charHoriz~0_combout\ : std_logic;
SIGNAL \io2|charHoriz[2]~1_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~54_cout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \io2|charVert~2_combout\ : std_logic;
SIGNAL \io2|charScanLine[3]~1_combout\ : std_logic;
SIGNAL \io2|charScanLine[3]~3_combout\ : std_logic;
SIGNAL \io2|charScanLine[0]~7_combout\ : std_logic;
SIGNAL \io2|charScanLine[2]~6_combout\ : std_logic;
SIGNAL \io2|charScanLine[3]~5_combout\ : std_logic;
SIGNAL \io2|charScanLine[3]~2_combout\ : std_logic;
SIGNAL \io2|charScanLine[0]~4_combout\ : std_logic;
SIGNAL \io2|charScanLine[1]~8_combout\ : std_logic;
SIGNAL \io2|charScanLine[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Equal3~0_combout\ : std_logic;
SIGNAL \io2|charVert[4]~1_combout\ : std_logic;
SIGNAL \io2|charVert~3_combout\ : std_logic;
SIGNAL \io2|charVert[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|charVert~0_combout\ : std_logic;
SIGNAL \io2|charVert~4_combout\ : std_logic;
SIGNAL \io2|charVert~5_combout\ : std_logic;
SIGNAL \io2|Add51~17_sumout\ : std_logic;
SIGNAL \io2|Add51~26\ : std_logic;
SIGNAL \io2|Add51~1_sumout\ : std_logic;
SIGNAL \io2|Add11~26\ : std_logic;
SIGNAL \io2|Add11~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~50_cout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\ : std_logic;
SIGNAL \io2|Add11~18\ : std_logic;
SIGNAL \io2|Add11~21_sumout\ : std_logic;
SIGNAL \io2|Add1~2\ : std_logic;
SIGNAL \io2|Add1~3\ : std_logic;
SIGNAL \io2|Add1~6\ : std_logic;
SIGNAL \io2|Add1~7\ : std_logic;
SIGNAL \io2|Add1~11\ : std_logic;
SIGNAL \io2|Add1~15\ : std_logic;
SIGNAL \io2|Add1~19\ : std_logic;
SIGNAL \io2|Add1~23\ : std_logic;
SIGNAL \io2|Add1~25_sumout\ : std_logic;
SIGNAL \io2|Add51~10\ : std_logic;
SIGNAL \io2|Add51~13_sumout\ : std_logic;
SIGNAL \io2|Add1~21_sumout\ : std_logic;
SIGNAL \io2|Add1~17_sumout\ : std_logic;
SIGNAL \io2|Add1~13_sumout\ : std_logic;
SIGNAL \io2|Add11~22\ : std_logic;
SIGNAL \io2|Add11~13_sumout\ : std_logic;
SIGNAL \io2|Add11~14\ : std_logic;
SIGNAL \io2|Add11~5_sumout\ : std_logic;
SIGNAL \io2|Add11~6\ : std_logic;
SIGNAL \io2|Add11~9_sumout\ : std_logic;
SIGNAL \io2|Add11~10\ : std_logic;
SIGNAL \io2|Add11~1_sumout\ : std_logic;
SIGNAL \io2|Add1~9_sumout\ : std_logic;
SIGNAL \io2|Add1~5_sumout\ : std_logic;
SIGNAL \io2|Add1~1_sumout\ : std_logic;
SIGNAL \io2|Add0~2\ : std_logic;
SIGNAL \io2|Add0~6\ : std_logic;
SIGNAL \io2|Add0~10\ : std_logic;
SIGNAL \io2|Add0~14\ : std_logic;
SIGNAL \io2|Add0~18\ : std_logic;
SIGNAL \io2|Add0~22\ : std_logic;
SIGNAL \io2|Add0~26\ : std_logic;
SIGNAL \io2|Add0~33_sumout\ : std_logic;
SIGNAL \io2|Add0~25_sumout\ : std_logic;
SIGNAL \io2|Add0~21_sumout\ : std_logic;
SIGNAL \io2|Add0~17_sumout\ : std_logic;
SIGNAL \io2|Add0~13_sumout\ : std_logic;
SIGNAL \io2|Add0~9_sumout\ : std_logic;
SIGNAL \io2|Add0~5_sumout\ : std_logic;
SIGNAL \io2|Add0~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[131]~24_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[131]~25_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[133]~27_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[135]~28_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[135]~29_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[137]~30_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[137]~31_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\ : std_logic;
SIGNAL \io2|display_store~2_combout\ : std_logic;
SIGNAL \io2|attInverse~1_combout\ : std_logic;
SIGNAL \io2|cursorVert~0_combout\ : std_logic;
SIGNAL \io2|attInverse~2_combout\ : std_logic;
SIGNAL \io2|Equal47~2_combout\ : std_logic;
SIGNAL \io2|attInverse~3_combout\ : std_logic;
SIGNAL \io2|attInverse~4_combout\ : std_logic;
SIGNAL \io2|attInverse~q\ : std_logic;
SIGNAL \io2|attInverse~0_combout\ : std_logic;
SIGNAL \io2|display_store~4_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~16_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~21_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~1_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~17_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~23_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~0_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~22_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~24_combout\ : std_logic;
SIGNAL \io2|display_store~3_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~15_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~14_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~18_combout\ : std_logic;
SIGNAL \io2|dispState.dispNextLoc~q\ : std_logic;
SIGNAL \io2|dispState.ins3~q\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~6_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~8_combout\ : std_logic;
SIGNAL \io2|dispState.clearL2~q\ : std_logic;
SIGNAL \io2|cursorVert[4]~22_combout\ : std_logic;
SIGNAL \io2|display_store~30_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~7_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~9_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~11_combout\ : std_logic;
SIGNAL \io2|display_store~15_combout\ : std_logic;
SIGNAL \io2|escState~10_combout\ : std_logic;
SIGNAL \io2|display_store~40_combout\ : std_logic;
SIGNAL \io2|Equal34~2_combout\ : std_logic;
SIGNAL \io2|Selector34~0_combout\ : std_logic;
SIGNAL \io2|display_store~33_combout\ : std_logic;
SIGNAL \io2|cursorVertRestore~0_combout\ : std_logic;
SIGNAL \io2|dispState~33_combout\ : std_logic;
SIGNAL \io2|dispState~34_combout\ : std_logic;
SIGNAL \io2|dispState.dispWrite~q\ : std_logic;
SIGNAL \io2|cursorVertRestore[1]~2_combout\ : std_logic;
SIGNAL \io2|Selector25~0_combout\ : std_logic;
SIGNAL \io2|Selector30~0_combout\ : std_logic;
SIGNAL \io2|cursorVertRestore[0]~4_combout\ : std_logic;
SIGNAL \io2|display_store~41_combout\ : std_logic;
SIGNAL \io2|cursorVertRestore[1]~3_combout\ : std_logic;
SIGNAL \io2|Equal57~1_combout\ : std_logic;
SIGNAL \io2|cursorHorizRestore[6]~0_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~30_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~13_combout\ : std_logic;
SIGNAL \io2|LessThan28~1_combout\ : std_logic;
SIGNAL \io2|Equal31~1_combout\ : std_logic;
SIGNAL \io2|cursorVert~17_combout\ : std_logic;
SIGNAL \io2|cursorVert~18_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~23_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[2]~38_combout\ : std_logic;
SIGNAL \io2|Selector13~1_combout\ : std_logic;
SIGNAL \io2|Add45~26\ : std_logic;
SIGNAL \io2|Add45~17_sumout\ : std_logic;
SIGNAL \io2|Add46~22\ : std_logic;
SIGNAL \io2|Add46~25_sumout\ : std_logic;
SIGNAL \io2|Add50~26\ : std_logic;
SIGNAL \io2|Add50~17_sumout\ : std_logic;
SIGNAL \io2|Add48~26\ : std_logic;
SIGNAL \io2|Add48~27\ : std_logic;
SIGNAL \io2|Add48~17_sumout\ : std_logic;
SIGNAL \io2|display_store~32_combout\ : std_logic;
SIGNAL \io2|Selector26~0_combout\ : std_logic;
SIGNAL \io2|Add47~6\ : std_logic;
SIGNAL \io2|Add47~9_sumout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~15_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~24_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~25_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~26_combout\ : std_logic;
SIGNAL \io2|Add45~18\ : std_logic;
SIGNAL \io2|Add45~22\ : std_logic;
SIGNAL \io2|Add45~14\ : std_logic;
SIGNAL \io2|Add45~6\ : std_logic;
SIGNAL \io2|Add45~9_sumout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~36_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~37_combout\ : std_logic;
SIGNAL \io2|Selector9~4_combout\ : std_logic;
SIGNAL \io2|Add50~18\ : std_logic;
SIGNAL \io2|Add50~22\ : std_logic;
SIGNAL \io2|Add50~14\ : std_logic;
SIGNAL \io2|Add50~6\ : std_logic;
SIGNAL \io2|Add50~9_sumout\ : std_logic;
SIGNAL \io2|Add48~18\ : std_logic;
SIGNAL \io2|Add48~19\ : std_logic;
SIGNAL \io2|Add48~22\ : std_logic;
SIGNAL \io2|Add48~23\ : std_logic;
SIGNAL \io2|Add48~14\ : std_logic;
SIGNAL \io2|Add48~15\ : std_logic;
SIGNAL \io2|Add48~6\ : std_logic;
SIGNAL \io2|Add48~7\ : std_logic;
SIGNAL \io2|Add48~9_sumout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~22_combout\ : std_logic;
SIGNAL \io2|Add46~26\ : std_logic;
SIGNAL \io2|Add46~30\ : std_logic;
SIGNAL \io2|Add46~18\ : std_logic;
SIGNAL \io2|Add46~10\ : std_logic;
SIGNAL \io2|Add46~13_sumout\ : std_logic;
SIGNAL \io2|Selector8~1_combout\ : std_logic;
SIGNAL \io2|LessThan46~0_combout\ : std_logic;
SIGNAL \io2|LessThan46~2_combout\ : std_logic;
SIGNAL \io2|LessThan46~1_combout\ : std_logic;
SIGNAL \io2|LessThan46~3_combout\ : std_logic;
SIGNAL \io2|LessThan50~0_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~18_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~19_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~21_combout\ : std_logic;
SIGNAL \io2|Selector9~1_combout\ : std_logic;
SIGNAL \io2|Selector9~0_combout\ : std_logic;
SIGNAL \io2|Selector9~2_combout\ : std_logic;
SIGNAL \io2|Selector9~3_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~30_combout\ : std_logic;
SIGNAL \io2|cursorVert~47_combout\ : std_logic;
SIGNAL \io2|cursorVert~56_combout\ : std_logic;
SIGNAL \io2|cursorVert~57_combout\ : std_logic;
SIGNAL \io2|cursorVert~12_combout\ : std_logic;
SIGNAL \io2|Selector19~0_combout\ : std_logic;
SIGNAL \io2|cursorVert~48_combout\ : std_logic;
SIGNAL \io2|Add43~1_combout\ : std_logic;
SIGNAL \io2|Add44~26\ : std_logic;
SIGNAL \io2|Add44~29_sumout\ : std_logic;
SIGNAL \io2|Add44~6\ : std_logic;
SIGNAL \io2|Add44~9_sumout\ : std_logic;
SIGNAL \io2|Add44~13_sumout\ : std_logic;
SIGNAL \io2|Add44~21_sumout\ : std_logic;
SIGNAL \io2|Add44~2\ : std_logic;
SIGNAL \io2|Add44~17_sumout\ : std_logic;
SIGNAL \io2|LessThan42~1_combout\ : std_logic;
SIGNAL \io2|display_store~17_combout\ : std_logic;
SIGNAL \io2|cursorVert~49_combout\ : std_logic;
SIGNAL \io2|cursorVert~52_combout\ : std_logic;
SIGNAL \io2|display_store~10_combout\ : std_logic;
SIGNAL \io2|Add42~6\ : std_logic;
SIGNAL \io2|Add42~7\ : std_logic;
SIGNAL \io2|Add42~9_sumout\ : std_logic;
SIGNAL \io2|cursorVert~51_combout\ : std_logic;
SIGNAL \io2|cursorVert~4_combout\ : std_logic;
SIGNAL \io2|cursorVert~50_combout\ : std_logic;
SIGNAL \io2|cursorVert~53_combout\ : std_logic;
SIGNAL \io2|cursorVert~54_combout\ : std_logic;
SIGNAL \io2|cursorVert~55_combout\ : std_logic;
SIGNAL \io2|cursorVert~19_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~33_combout\ : std_logic;
SIGNAL \io2|Selector18~0_combout\ : std_logic;
SIGNAL \io2|Selector24~0_combout\ : std_logic;
SIGNAL \io2|cursorVertRestore[0]~5_combout\ : std_logic;
SIGNAL \io2|Selector22~0_combout\ : std_logic;
SIGNAL \io2|Selector23~0_combout\ : std_logic;
SIGNAL \io2|Add52~0_combout\ : std_logic;
SIGNAL \io2|Selector20~0_combout\ : std_logic;
SIGNAL \io2|Equal63~0_combout\ : std_logic;
SIGNAL \io2|Selector21~0_combout\ : std_logic;
SIGNAL \io2|Equal63~1_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~31_combout\ : std_logic;
SIGNAL \io2|Selector19~8_combout\ : std_logic;
SIGNAL \io2|Selector18~1_combout\ : std_logic;
SIGNAL \io2|Selector19~3_combout\ : std_logic;
SIGNAL \io2|Selector18~2_combout\ : std_logic;
SIGNAL \io2|Selector33~1_combout\ : std_logic;
SIGNAL \io2|Selector18~3_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~26_combout\ : std_logic;
SIGNAL \io2|Selector18~4_combout\ : std_logic;
SIGNAL \io2|Selector18~5_combout\ : std_logic;
SIGNAL \io2|Selector19~1_combout\ : std_logic;
SIGNAL \io2|Selector38~0_combout\ : std_logic;
SIGNAL \io2|dispState.clearChar~q\ : std_logic;
SIGNAL \io2|WideOr3~0_combout\ : std_logic;
SIGNAL \io2|dispState.clearC2~q\ : std_logic;
SIGNAL \io2|Selector19~2_combout\ : std_logic;
SIGNAL \io2|Selector18~6_combout\ : std_logic;
SIGNAL \io2|Selector18~7_combout\ : std_logic;
SIGNAL \io2|Add44~30\ : std_logic;
SIGNAL \io2|Add44~1_sumout\ : std_logic;
SIGNAL \io2|cursorVert[3]~9_combout\ : std_logic;
SIGNAL \io2|Selector17~0_combout\ : std_logic;
SIGNAL \io2|cursorVert[4]~16_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~21_combout\ : std_logic;
SIGNAL \io2|cursorVert[4]~23_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~14_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~15_combout\ : std_logic;
SIGNAL \io2|cursorVert[4]~13_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~20_combout\ : std_logic;
SIGNAL \io2|cursorVert[4]~24_combout\ : std_logic;
SIGNAL \io2|cursorVert[4]~25_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~32_combout\ : std_logic;
SIGNAL \io2|Selector17~3_combout\ : std_logic;
SIGNAL \io2|Add43~0_combout\ : std_logic;
SIGNAL \io2|Add41~0_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~34_combout\ : std_logic;
SIGNAL \io2|Selector17~4_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~28_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~27_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~29_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~35_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~2_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~36_combout\ : std_logic;
SIGNAL \io2|Selector17~5_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~3_combout\ : std_logic;
SIGNAL \io2|Add42~10\ : std_logic;
SIGNAL \io2|Add42~11\ : std_logic;
SIGNAL \io2|Add42~1_sumout\ : std_logic;
SIGNAL \io2|Add49~0_combout\ : std_logic;
SIGNAL \io2|Selector17~1_combout\ : std_logic;
SIGNAL \io2|Selector17~2_combout\ : std_logic;
SIGNAL \io2|cursorVert[2]~37_combout\ : std_logic;
SIGNAL \io2|LessThan53~0_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~32_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~31_combout\ : std_logic;
SIGNAL \io2|WideOr2~0_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[6]~33_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[6]~34_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~28_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~29_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[6]~35_combout\ : std_logic;
SIGNAL \io2|Add46~14\ : std_logic;
SIGNAL \io2|Add46~1_sumout\ : std_logic;
SIGNAL \io2|Add46~9_sumout\ : std_logic;
SIGNAL \io2|Add46~21_sumout\ : std_logic;
SIGNAL \io2|Add46~29_sumout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~16_combout\ : std_logic;
SIGNAL \io2|Add46~2\ : std_logic;
SIGNAL \io2|Add46~5_sumout\ : std_logic;
SIGNAL \io2|Add46~17_sumout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~17_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~20_combout\ : std_logic;
SIGNAL \io2|Selector8~0_combout\ : std_logic;
SIGNAL \io2|Selector13~0_combout\ : std_logic;
SIGNAL \io2|Selector14~1_combout\ : std_logic;
SIGNAL \io2|Selector13~2_combout\ : std_logic;
SIGNAL \io2|Add47~26\ : std_logic;
SIGNAL \io2|Add47~17_sumout\ : std_logic;
SIGNAL \io2|Selector13~3_combout\ : std_logic;
SIGNAL \io2|Add47~18\ : std_logic;
SIGNAL \io2|Add47~22\ : std_logic;
SIGNAL \io2|Add47~13_sumout\ : std_logic;
SIGNAL \io2|Add45~13_sumout\ : std_logic;
SIGNAL \io2|Selector28~0_combout\ : std_logic;
SIGNAL \io2|Add50~13_sumout\ : std_logic;
SIGNAL \io2|Add48~13_sumout\ : std_logic;
SIGNAL \io2|Selector11~0_combout\ : std_logic;
SIGNAL \io2|Selector8~3_combout\ : std_logic;
SIGNAL \io2|Selector11~1_combout\ : std_logic;
SIGNAL \io2|Selector11~2_combout\ : std_logic;
SIGNAL \io2|Selector11~3_combout\ : std_logic;
SIGNAL \io2|Add47~14\ : std_logic;
SIGNAL \io2|Add47~5_sumout\ : std_logic;
SIGNAL \io2|Selector27~0_combout\ : std_logic;
SIGNAL \io2|Add45~5_sumout\ : std_logic;
SIGNAL \io2|Selector10~1_combout\ : std_logic;
SIGNAL \io2|Add48~5_sumout\ : std_logic;
SIGNAL \io2|Add50~5_sumout\ : std_logic;
SIGNAL \io2|Selector10~2_combout\ : std_logic;
SIGNAL \io2|Selector10~0_combout\ : std_logic;
SIGNAL \io2|Selector10~3_combout\ : std_logic;
SIGNAL \io2|Selector10~4_combout\ : std_logic;
SIGNAL \io2|LessThan28~0_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~10_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~12_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~14_combout\ : std_logic;
SIGNAL \io2|Selector31~0_combout\ : std_logic;
SIGNAL \io2|Add45~25_sumout\ : std_logic;
SIGNAL \io2|Selector14~3_combout\ : std_logic;
SIGNAL \io2|Add48~25_sumout\ : std_logic;
SIGNAL \io2|Add50~25_sumout\ : std_logic;
SIGNAL \io2|Selector14~2_combout\ : std_logic;
SIGNAL \io2|Selector14~4_combout\ : std_logic;
SIGNAL \io2|Add47~25_sumout\ : std_logic;
SIGNAL \io2|Selector14~5_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~54_cout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \io2|Add4~2_combout\ : std_logic;
SIGNAL \io2|Add4~1_combout\ : std_logic;
SIGNAL \io2|Add4~0_combout\ : std_logic;
SIGNAL \io2|Add3~2\ : std_logic;
SIGNAL \io2|Add3~3\ : std_logic;
SIGNAL \io2|Add3~6\ : std_logic;
SIGNAL \io2|Add3~7\ : std_logic;
SIGNAL \io2|Add3~10\ : std_logic;
SIGNAL \io2|Add3~11\ : std_logic;
SIGNAL \io2|Add3~14\ : std_logic;
SIGNAL \io2|Add3~15\ : std_logic;
SIGNAL \io2|Add3~18\ : std_logic;
SIGNAL \io2|Add3~19\ : std_logic;
SIGNAL \io2|Add3~22\ : std_logic;
SIGNAL \io2|Add3~23\ : std_logic;
SIGNAL \io2|Add3~26\ : std_logic;
SIGNAL \io2|Add3~27\ : std_logic;
SIGNAL \io2|Add3~34\ : std_logic;
SIGNAL \io2|Add3~35\ : std_logic;
SIGNAL \io2|Add3~29_sumout\ : std_logic;
SIGNAL \io2|Add3~33_sumout\ : std_logic;
SIGNAL \io2|Add3~25_sumout\ : std_logic;
SIGNAL \io2|Add3~21_sumout\ : std_logic;
SIGNAL \io2|Add3~17_sumout\ : std_logic;
SIGNAL \io2|Add3~13_sumout\ : std_logic;
SIGNAL \io2|Add3~9_sumout\ : std_logic;
SIGNAL \io2|Add3~5_sumout\ : std_logic;
SIGNAL \io2|Add3~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[140]~32_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[139]~34_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[139]~35_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[137]~19_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[137]~20_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[135]~30_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[135]~31_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[133]~28_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[133]~29_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[131]~26_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[131]~27_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~50_cout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[140]~33_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[139]~36_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~58_cout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~50_cout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\ : std_logic;
SIGNAL \io2|Add38~0_combout\ : std_logic;
SIGNAL \io2|attInverse~5_combout\ : std_logic;
SIGNAL \io2|attInverse~6_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~25_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~6_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~8_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~7_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~5_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~11_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~12_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~13_combout\ : std_logic;
SIGNAL \io2|dispAttWRData[2]~_wirecell_combout\ : std_logic;
SIGNAL \io2|Equal49~0_combout\ : std_logic;
SIGNAL \io2|attBold~0_combout\ : std_logic;
SIGNAL \io2|attBold~q\ : std_logic;
SIGNAL \io2|dispAttWRData~19_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~20_combout\ : std_logic;
SIGNAL \io2|display_store~7_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~4_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~28_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~29_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~30_combout\ : std_logic;
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell_combout\ : std_logic;
SIGNAL \io2|dispAttWRData[3]~_wirecell_combout\ : std_logic;
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~26_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~27_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~2_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~31_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~31_wirecell_combout\ : std_logic;
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell_combout\ : std_logic;
SIGNAL \io2|dispAttWRData[0]~_wirecell_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~9_combout\ : std_logic;
SIGNAL \io2|dispAttWRData~10_combout\ : std_logic;
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell_combout\ : std_logic;
SIGNAL \io2|dispAttWRData[1]~_wirecell_combout\ : std_logic;
SIGNAL \io2|Selector6~0_combout\ : std_logic;
SIGNAL \io2|dispCharWRData[7]~1_combout\ : std_logic;
SIGNAL \io2|Selector33~0_combout\ : std_logic;
SIGNAL \io2|Selector14~0_combout\ : std_logic;
SIGNAL \io2|Selector29~0_combout\ : std_logic;
SIGNAL \io2|Add45~21_sumout\ : std_logic;
SIGNAL \io2|Add48~21_sumout\ : std_logic;
SIGNAL \io2|Add50~21_sumout\ : std_logic;
SIGNAL \io2|Selector12~0_combout\ : std_logic;
SIGNAL \io2|Selector12~1_combout\ : std_logic;
SIGNAL \io2|Selector12~2_combout\ : std_logic;
SIGNAL \io2|Add47~21_sumout\ : std_logic;
SIGNAL \io2|Selector12~3_combout\ : std_logic;
SIGNAL \io2|LessThan43~0_combout\ : std_logic;
SIGNAL \io2|cursorVertRestore[1]~1_combout\ : std_logic;
SIGNAL \io2|startAddr[7]~0_combout\ : std_logic;
SIGNAL \io2|Add51~2\ : std_logic;
SIGNAL \io2|Add51~5_sumout\ : std_logic;
SIGNAL \io2|Add51~6\ : std_logic;
SIGNAL \io2|Add51~9_sumout\ : std_logic;
SIGNAL \io2|LessThan52~0_combout\ : std_logic;
SIGNAL \io2|Add51~18\ : std_logic;
SIGNAL \io2|Add51~21_sumout\ : std_logic;
SIGNAL \io2|Add51~22\ : std_logic;
SIGNAL \io2|Add51~25_sumout\ : std_logic;
SIGNAL \io2|Add1~10\ : std_logic;
SIGNAL \io2|Add1~14\ : std_logic;
SIGNAL \io2|Add1~18\ : std_logic;
SIGNAL \io2|Add1~22\ : std_logic;
SIGNAL \io2|Add1~26\ : std_logic;
SIGNAL \io2|Add1~27\ : std_logic;
SIGNAL \io2|Add1~29_sumout\ : std_logic;
SIGNAL \io2|Add0~34\ : std_logic;
SIGNAL \io2|Add0~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[139]~35_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[139]~36_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[140]~32_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[140]~33_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[139]~34_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~58_cout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~50_cout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\ : std_logic;
SIGNAL \io2|Selector1~0_combout\ : std_logic;
SIGNAL \io2|Selector2~0_combout\ : std_logic;
SIGNAL \io2|Selector3~0_combout\ : std_logic;
SIGNAL \io2|Selector4~0_combout\ : std_logic;
SIGNAL \io2|display_store~27_combout\ : std_logic;
SIGNAL \io2|display_store~28_combout\ : std_logic;
SIGNAL \io2|Selector33~2_combout\ : std_logic;
SIGNAL \io2|Selector65~0_combout\ : std_logic;
SIGNAL \io2|Selector65~1_combout\ : std_logic;
SIGNAL \io2|dispWR~q\ : std_logic;
SIGNAL \io2|Selector0~0_combout\ : std_logic;
SIGNAL \io2|Equal57~0_combout\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~4_combout\ : std_logic;
SIGNAL \io2|Selector34~2_combout\ : std_logic;
SIGNAL \io2|Equal64~0_combout\ : std_logic;
SIGNAL \io2|Selector34~1_combout\ : std_logic;
SIGNAL \io2|Selector34~3_combout\ : std_logic;
SIGNAL \io2|dispState.clearLine~q\ : std_logic;
SIGNAL \io2|dispCharWRData[1]~0_combout\ : std_logic;
SIGNAL \io2|Selector5~0_combout\ : std_logic;
SIGNAL \io2|Equal59~0_combout\ : std_logic;
SIGNAL \io2|Selector36~0_combout\ : std_logic;
SIGNAL \io2|Selector36~1_combout\ : std_logic;
SIGNAL \io2|dispState.clearScreen~q\ : std_logic;
SIGNAL \io2|dispState.clearS2~q\ : std_logic;
SIGNAL \io2|cursorHoriz[5]~5_combout\ : std_logic;
SIGNAL \io2|Add47~10\ : std_logic;
SIGNAL \io2|Add47~1_sumout\ : std_logic;
SIGNAL \io2|Selector25~1_combout\ : std_logic;
SIGNAL \io2|Add45~10\ : std_logic;
SIGNAL \io2|Add45~1_sumout\ : std_logic;
SIGNAL \io2|Add26~0_combout\ : std_logic;
SIGNAL \io2|Add50~10\ : std_logic;
SIGNAL \io2|Add50~1_sumout\ : std_logic;
SIGNAL \io2|Add48~10\ : std_logic;
SIGNAL \io2|Add48~11\ : std_logic;
SIGNAL \io2|Add48~1_sumout\ : std_logic;
SIGNAL \io2|Selector8~2_combout\ : std_logic;
SIGNAL \io2|Selector8~4_combout\ : std_logic;
SIGNAL \io2|Selector8~5_combout\ : std_logic;
SIGNAL \io2|Selector8~6_combout\ : std_logic;
SIGNAL \io2|LessThan43~1_combout\ : std_logic;
SIGNAL \io2|Selector43~0_combout\ : std_logic;
SIGNAL \io2|dispState.deleteLine~q\ : std_logic;
SIGNAL \io2|dispState.del2~q\ : std_logic;
SIGNAL \io2|dispState.del3~q\ : std_logic;
SIGNAL \io2|Selector19~4_combout\ : std_logic;
SIGNAL \io2|Selector19~7_combout\ : std_logic;
SIGNAL \io2|Selector19~5_combout\ : std_logic;
SIGNAL \io2|Selector19~6_combout\ : std_logic;
SIGNAL \io2|Selector19~9_combout\ : std_logic;
SIGNAL \io2|Selector19~12_combout\ : std_logic;
SIGNAL \io2|Selector19~10_combout\ : std_logic;
SIGNAL \io2|Add42~5_sumout\ : std_logic;
SIGNAL \io2|cursorVert~43_combout\ : std_logic;
SIGNAL \io2|Add44~25_sumout\ : std_logic;
SIGNAL \io2|cursorVert~42_combout\ : std_logic;
SIGNAL \io2|cursorVert~41_combout\ : std_logic;
SIGNAL \io2|cursorVert~44_combout\ : std_logic;
SIGNAL \io2|cursorVert~45_combout\ : std_logic;
SIGNAL \io2|cursorVert~46_combout\ : std_logic;
SIGNAL \io2|Selector19~11_combout\ : std_logic;
SIGNAL \io2|LessThan41~0_combout\ : std_logic;
SIGNAL \io2|cursorVert~6_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~7_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~11_combout\ : std_logic;
SIGNAL \io2|Selector16~2_combout\ : std_logic;
SIGNAL \io2|Add49~1_combout\ : std_logic;
SIGNAL \io2|Add42~2\ : std_logic;
SIGNAL \io2|Add42~3\ : std_logic;
SIGNAL \io2|Add42~13_sumout\ : std_logic;
SIGNAL \io2|Selector16~1_combout\ : std_logic;
SIGNAL \io2|Selector16~3_combout\ : std_logic;
SIGNAL \io2|Selector16~0_combout\ : std_logic;
SIGNAL \io2|Selector16~5_combout\ : std_logic;
SIGNAL \io2|Add43~2_combout\ : std_logic;
SIGNAL \io2|Add41~1_combout\ : std_logic;
SIGNAL \io2|Selector16~4_combout\ : std_logic;
SIGNAL \io2|Selector16~6_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~58_combout\ : std_logic;
SIGNAL \io2|Add44~18\ : std_logic;
SIGNAL \io2|Add44~22\ : std_logic;
SIGNAL \io2|Add44~14\ : std_logic;
SIGNAL \io2|Add44~5_sumout\ : std_logic;
SIGNAL \io2|LessThan42~0_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~5_combout\ : std_logic;
SIGNAL \io2|cursorVert[3]~10_combout\ : std_logic;
SIGNAL \io2|Selector15~0_combout\ : std_logic;
SIGNAL \io2|Add43~3_combout\ : std_logic;
SIGNAL \io2|Selector15~5_combout\ : std_logic;
SIGNAL \io2|Selector15~6_combout\ : std_logic;
SIGNAL \io2|Add41~2_combout\ : std_logic;
SIGNAL \io2|Selector15~4_combout\ : std_logic;
SIGNAL \io2|Selector15~7_combout\ : std_logic;
SIGNAL \io2|Selector15~2_combout\ : std_logic;
SIGNAL \io2|Add49~2_combout\ : std_logic;
SIGNAL \io2|Add42~14\ : std_logic;
SIGNAL \io2|Add42~15\ : std_logic;
SIGNAL \io2|Add42~17_sumout\ : std_logic;
SIGNAL \io2|Selector15~1_combout\ : std_logic;
SIGNAL \io2|Selector15~3_combout\ : std_logic;
SIGNAL \io2|cursorVert[4]~59_combout\ : std_logic;
SIGNAL \io2|LessThan51~0_combout\ : std_logic;
SIGNAL \io2|Selector40~0_combout\ : std_logic;
SIGNAL \io2|dispState.insertLine~q\ : std_logic;
SIGNAL \io2|dispState.ins2~q\ : std_logic;
SIGNAL \io2|dispAttWRData~3_combout\ : std_logic;
SIGNAL \io2|Selector7~0_combout\ : std_logic;
SIGNAL \io2|Equal58~0_combout\ : std_logic;
SIGNAL \io2|Selector32~0_combout\ : std_logic;
SIGNAL \io2|Selector32~1_combout\ : std_logic;
SIGNAL \io2|Selector32~2_combout\ : std_logic;
SIGNAL \io2|dispState.idle~q\ : std_logic;
SIGNAL \io2|dispByteSent~0_combout\ : std_logic;
SIGNAL \io2|dispByteSent~q\ : std_logic;
SIGNAL \io2|dispByteWritten~0_combout\ : std_logic;
SIGNAL \io2|dispByteWritten~q\ : std_logic;
SIGNAL \io2|kbBuffer~14feeder_combout\ : std_logic;
SIGNAL \io2|kbBuffer~14_q\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \io2|dataOut~1_combout\ : std_logic;
SIGNAL \io4|txByteWritten~0_combout\ : std_logic;
SIGNAL \io4|txByteWritten~q\ : std_logic;
SIGNAL \io4|Selector25~0_combout\ : std_logic;
SIGNAL \io4|txClockCount[0]~6_combout\ : std_logic;
SIGNAL \io4|txClockCount[1]~5_combout\ : std_logic;
SIGNAL \io4|txClockCount[2]~4_combout\ : std_logic;
SIGNAL \io4|Equal7~2_combout\ : std_logic;
SIGNAL \io4|txClockCount[3]~3_combout\ : std_logic;
SIGNAL \io4|Equal7~1_combout\ : std_logic;
SIGNAL \io4|txClockCount[4]~2_combout\ : std_logic;
SIGNAL \io4|txClockCount[5]~1_combout\ : std_logic;
SIGNAL \io4|Equal7~0_combout\ : std_logic;
SIGNAL \io4|txBuffer[7]~1_combout\ : std_logic;
SIGNAL \io4|txBitCount[0]~2_combout\ : std_logic;
SIGNAL \io4|txBitCount[2]~0_combout\ : std_logic;
SIGNAL \io4|txBitCount[1]~3_combout\ : std_logic;
SIGNAL \io4|txBitCount[2]~4_combout\ : std_logic;
SIGNAL \io4|Add9~0_combout\ : std_logic;
SIGNAL \io4|txBitCount[3]~1_combout\ : std_logic;
SIGNAL \io4|Equal8~0_combout\ : std_logic;
SIGNAL \io4|Selector35~0_combout\ : std_logic;
SIGNAL \io4|txState.dataBit~q\ : std_logic;
SIGNAL \io4|txState.stopBit~0_combout\ : std_logic;
SIGNAL \io4|txState.stopBit~q\ : std_logic;
SIGNAL \io4|txClockCount[1]~0_combout\ : std_logic;
SIGNAL \io4|txState.idle~q\ : std_logic;
SIGNAL \io4|txByteSent~0_combout\ : std_logic;
SIGNAL \io4|txByteSent~q\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \io4|dataOut~1_combout\ : std_logic;
SIGNAL \cpuDataIn[1]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[1]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[1]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Add4~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~14_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~15_combout\ : std_logic;
SIGNAL \cpu1|u0|Add4~2\ : std_logic;
SIGNAL \cpu1|u0|Add4~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~17_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~18_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux89~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux89~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux89~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~30_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~35_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add5~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add3~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[2]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add0~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux13~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[2]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[2]~10_combout\ : std_logic;
SIGNAL \cpu1|u0|F~10_combout\ : std_logic;
SIGNAL \cpu1|u0|F~11_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux290~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF2~q\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \intClkCount[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \intClkCount[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \intClkCount[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \intClkCount[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \intClkCount[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \intClkCount[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \intClkCount[12]~feeder_combout\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \intClkCount[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \intClkCount[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \intClkCount[18]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \intClkCount[19]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \intClkCount[0]~DUPLICATE_q\ : std_logic;
SIGNAL \intClkCount[4]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \cpu1|u0|M1_n~1_combout\ : std_logic;
SIGNAL \cpu1|u0|M1_n~q\ : std_logic;
SIGNAL \n_int50~0_combout\ : std_logic;
SIGNAL \n_int50~q\ : std_logic;
SIGNAL \cpu1|u0|INT_s~0_combout\ : std_logic;
SIGNAL \cpu1|u0|INT_s~q\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF1~2_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF1~q\ : std_logic;
SIGNAL \cpu1|u0|Equal56~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF1~1_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF2~1_combout\ : std_logic;
SIGNAL \cpu1|u0|IntE_FF2~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|F~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux9~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~36_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|DAA_Q[6]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux28~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~28_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux28~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux28~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux28~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Add1~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux9~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|F_Out~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux28~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux28~5_combout\ : std_logic;
SIGNAL \cpu1|u0|F~14_combout\ : std_logic;
SIGNAL \cpu1|u0|F~50_combout\ : std_logic;
SIGNAL \cpu1|u0|F[2]~61_combout\ : std_logic;
SIGNAL \cpu1|u0|No_BTR~0_combout\ : std_logic;
SIGNAL \cpu1|u0|No_BTR~1_combout\ : std_logic;
SIGNAL \cpu1|u0|No_BTR~q\ : std_logic;
SIGNAL \cpu1|u0|BTR_r~0_combout\ : std_logic;
SIGNAL \cpu1|u0|BTR_r~q\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|Add3~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add4~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|Add2~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|PC~25_combout\ : std_logic;
SIGNAL \cpu1|u0|PC~26_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux85~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux25~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux25~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux25~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux85~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux85~2_combout\ : std_logic;
SIGNAL \cpu1|u0|BusB[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[6]~19_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[6]~20_combout\ : std_logic;
SIGNAL \cpu1|u0|Save_Mux[6]~21_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~54\ : std_logic;
SIGNAL \cpu1|u0|Add7~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~21_combout\ : std_logic;
SIGNAL \cpu1|u0|Add7~58\ : std_logic;
SIGNAL \cpu1|u0|Add7~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|SP~22_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[4][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[6][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[5][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[7][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[1][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[0][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[2][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH[3][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux0~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux92~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux92~1_combout\ : std_logic;
SIGNAL \cpu1|u0|BusA[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux23~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux23~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux23~0_combout\ : std_logic;
SIGNAL \cpu1|u0|F~8_combout\ : std_logic;
SIGNAL \cpu1|u0|F~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux45~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux46~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~60_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux62~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~66_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~65_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~61_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~62_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~63_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~64_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux62~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~59_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~58_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~57_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~56_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux62~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux62~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux62~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux246~5_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrB_r~1_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrB[2]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux16~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux16~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux16~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~58\ : std_logic;
SIGNAL \cpu1|u0|Add8~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIH[7]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux32~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~42\ : std_logic;
SIGNAL \cpu1|u0|Add1~46\ : std_logic;
SIGNAL \cpu1|u0|Add1~50\ : std_logic;
SIGNAL \cpu1|u0|Add1~54\ : std_logic;
SIGNAL \cpu1|u0|Add1~58\ : std_logic;
SIGNAL \cpu1|u0|Add1~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~46_combout\ : std_logic;
SIGNAL \cpu1|u0|A~47_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~42_combout\ : std_logic;
SIGNAL \cpu1|u0|A~43_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~38_combout\ : std_logic;
SIGNAL \cpu1|u0|A~39_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~40_combout\ : std_logic;
SIGNAL \cpu1|u0|A~41_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~44_combout\ : std_logic;
SIGNAL \cpu1|u0|A~45_combout\ : std_logic;
SIGNAL \brg1|process_1~0_combout\ : std_logic;
SIGNAL \n_RomActive~0_combout\ : std_logic;
SIGNAL \n_RomActive~feeder_combout\ : std_logic;
SIGNAL \n_RomActive~q\ : std_logic;
SIGNAL \n_monRomCS~0_combout\ : std_logic;
SIGNAL \sd1|Selector142~0_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~14_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~15_combout\ : std_logic;
SIGNAL \cpu1|u0|F~5_combout\ : std_logic;
SIGNAL \cpu1|u0|F~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Equal3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Equal3~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~14_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Z16_r~q\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~9_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~10_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~11_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Mux24~12_combout\ : std_logic;
SIGNAL \cpu1|u0|F~4_combout\ : std_logic;
SIGNAL \cpu1|u0|F~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux45~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~19_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~20_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~4_combout\ : std_logic;
SIGNAL \cpu1|u0|process_2~1_combout\ : std_logic;
SIGNAL \cpu1|u0|process_2~2_combout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Add8~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|RegDIL[6]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~20_combout\ : std_logic;
SIGNAL \cpu1|u0|A~21_combout\ : std_logic;
SIGNAL \brg4|process_1~0_combout\ : std_logic;
SIGNAL \brg4|reload~1_combout\ : std_logic;
SIGNAL \brg4|BaudReg~0_combout\ : std_logic;
SIGNAL \brg4|reload~0_combout\ : std_logic;
SIGNAL \brg4|reload[0]~_wirecell_combout\ : std_logic;
SIGNAL \brg4|Add0~2\ : std_logic;
SIGNAL \brg4|Add0~13_sumout\ : std_logic;
SIGNAL \brg4|reload~4_combout\ : std_logic;
SIGNAL \brg4|reload[3]~_wirecell_combout\ : std_logic;
SIGNAL \brg4|Add0~14\ : std_logic;
SIGNAL \brg4|Add0~57_sumout\ : std_logic;
SIGNAL \brg4|reload~9_combout\ : std_logic;
SIGNAL \brg4|Add0~58\ : std_logic;
SIGNAL \brg4|Add0~53_sumout\ : std_logic;
SIGNAL \brg4|reload~8_combout\ : std_logic;
SIGNAL \brg4|Add0~54\ : std_logic;
SIGNAL \brg4|Add0~49_sumout\ : std_logic;
SIGNAL \brg4|reload~7_combout\ : std_logic;
SIGNAL \brg4|Add0~50\ : std_logic;
SIGNAL \brg4|Add0~21_sumout\ : std_logic;
SIGNAL \brg4|reload~6_combout\ : std_logic;
SIGNAL \brg4|Add0~22\ : std_logic;
SIGNAL \brg4|Add0~17_sumout\ : std_logic;
SIGNAL \brg4|reload~5_combout\ : std_logic;
SIGNAL \brg4|Add0~18\ : std_logic;
SIGNAL \brg4|Add0~9_sumout\ : std_logic;
SIGNAL \brg4|reload~3_combout\ : std_logic;
SIGNAL \brg4|Add0~10\ : std_logic;
SIGNAL \brg4|Add0~5_sumout\ : std_logic;
SIGNAL \brg4|reload~2_combout\ : std_logic;
SIGNAL \brg4|Equal0~0_combout\ : std_logic;
SIGNAL \brg4|Add0~6\ : std_logic;
SIGNAL \brg4|Add0~25_sumout\ : std_logic;
SIGNAL \brg4|counter~0_combout\ : std_logic;
SIGNAL \brg4|Add0~26\ : std_logic;
SIGNAL \brg4|Add0~29_sumout\ : std_logic;
SIGNAL \brg4|counter~1_combout\ : std_logic;
SIGNAL \brg4|Add0~30\ : std_logic;
SIGNAL \brg4|Add0~33_sumout\ : std_logic;
SIGNAL \brg4|counter~2_combout\ : std_logic;
SIGNAL \brg4|Add0~34\ : std_logic;
SIGNAL \brg4|Add0~37_sumout\ : std_logic;
SIGNAL \brg4|counter~3_combout\ : std_logic;
SIGNAL \brg4|Add0~38\ : std_logic;
SIGNAL \brg4|Add0~41_sumout\ : std_logic;
SIGNAL \brg4|counter~4_combout\ : std_logic;
SIGNAL \brg4|Equal0~1_combout\ : std_logic;
SIGNAL \brg4|Equal0~2_combout\ : std_logic;
SIGNAL \brg4|Equal0~3_combout\ : std_logic;
SIGNAL \brg4|Add0~46\ : std_logic;
SIGNAL \brg4|Add0~61_sumout\ : std_logic;
SIGNAL \brg4|reload~10_combout\ : std_logic;
SIGNAL \brg4|Add0~62\ : std_logic;
SIGNAL \brg4|Add0~1_sumout\ : std_logic;
SIGNAL \brg4|baud_clk~0_combout\ : std_logic;
SIGNAL \brg4|baud_clk~q\ : std_logic;
SIGNAL \io4|rxState.stopBit~0_combout\ : std_logic;
SIGNAL \io4|rxState.stopBit~1_combout\ : std_logic;
SIGNAL \io4|rxState.stopBit~q\ : std_logic;
SIGNAL \io4|rxInPointer[0]~1_combout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \io4|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~14_combout\ : std_logic;
SIGNAL \sd1|Selector141~0_combout\ : std_logic;
SIGNAL \sramData[3]~input_o\ : std_logic;
SIGNAL \cpuDataIn[3]~20_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~10_combout\ : std_logic;
SIGNAL \cpu1|u0|IR[7]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux273~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux273~1_combout\ : std_logic;
SIGNAL \cpu1|u0|process_1~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal22~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IncDecZ~2_combout\ : std_logic;
SIGNAL \cpu1|u0|IncDecZ~3_combout\ : std_logic;
SIGNAL \cpu1|u0|IncDecZ~1_combout\ : std_logic;
SIGNAL \cpu1|u0|IncDecZ~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IncDecZ~q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux256~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux228~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux228~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux228~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux72~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux256~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~70_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux71~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux71~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux71~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux255~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux255~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux255~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux257~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal54~0_combout\ : std_logic;
SIGNAL \cpu1|u0|process_7~1_combout\ : std_logic;
SIGNAL \cpu1|u0|MCycle[2]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|MCycle[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux113~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux219~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux251~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux253~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux253~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux253~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux253~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~10_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~11_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~38_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~39_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~37_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux88~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux69~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux253~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux98~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Mux98~1_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~7_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~8_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[0]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|process_2~0_combout\ : std_logic;
SIGNAL \io1|Selector3~0_combout\ : std_logic;
SIGNAL \io1|reset~0_combout\ : std_logic;
SIGNAL \io1|Selector5~0_combout\ : std_logic;
SIGNAL \io1|Selector4~0_combout\ : std_logic;
SIGNAL \io1|Selector8~0_combout\ : std_logic;
SIGNAL \io1|Add6~0_combout\ : std_logic;
SIGNAL \io1|Selector7~0_combout\ : std_logic;
SIGNAL \io1|Equal5~2_combout\ : std_logic;
SIGNAL \io1|Selector9~0_combout\ : std_logic;
SIGNAL \io1|Equal5~1_combout\ : std_logic;
SIGNAL \io1|Selector6~0_combout\ : std_logic;
SIGNAL \io1|Selector10~0_combout\ : std_logic;
SIGNAL \io1|rxState.idle~q\ : std_logic;
SIGNAL \io1|Equal5~0_combout\ : std_logic;
SIGNAL \io1|rxBitCount[2]~0_combout\ : std_logic;
SIGNAL \io1|Selector2~0_combout\ : std_logic;
SIGNAL \io1|Selector1~0_combout\ : std_logic;
SIGNAL \io1|Selector0~0_combout\ : std_logic;
SIGNAL \io1|rxState~10_combout\ : std_logic;
SIGNAL \io1|rxState~11_combout\ : std_logic;
SIGNAL \io1|Selector11~0_combout\ : std_logic;
SIGNAL \io1|rxState.dataBit~q\ : std_logic;
SIGNAL \io1|rxCurrentByteBuffer[0]~0_combout\ : std_logic;
SIGNAL \io1|rxCurrentByteBuffer[3]~feeder_combout\ : std_logic;
SIGNAL \io1|rxCurrentByteBuffer[1]~feeder_combout\ : std_logic;
SIGNAL \io1|rxCurrentByteBuffer[0]~feeder_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \io1|dataOut~2_combout\ : std_logic;
SIGNAL \cpuDataIn[3]~21_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~14_combout\ : std_logic;
SIGNAL \cpu1|u0|A~15_combout\ : std_logic;
SIGNAL \comb~7_combout\ : std_logic;
SIGNAL \io1|txByteWritten~0_combout\ : std_logic;
SIGNAL \io1|txByteWritten~q\ : std_logic;
SIGNAL \io1|txClockCount[4]~2_combout\ : std_logic;
SIGNAL \io1|txClockCount[0]~8_combout\ : std_logic;
SIGNAL \io1|Selector25~0_combout\ : std_logic;
SIGNAL \io1|txClockCount[1]~7_combout\ : std_logic;
SIGNAL \io1|txClockCount[2]~6_combout\ : std_logic;
SIGNAL \io1|Equal7~2_combout\ : std_logic;
SIGNAL \io1|txClockCount[3]~5_combout\ : std_logic;
SIGNAL \io1|Equal7~1_combout\ : std_logic;
SIGNAL \io1|txClockCount[4]~4_combout\ : std_logic;
SIGNAL \io1|txClockCount[5]~3_combout\ : std_logic;
SIGNAL \io1|Equal7~0_combout\ : std_logic;
SIGNAL \io1|txBuffer[7]~1_combout\ : std_logic;
SIGNAL \io1|process_5~0_combout\ : std_logic;
SIGNAL \io1|txBitCount[0]~1_combout\ : std_logic;
SIGNAL \io1|txByteSent~1_combout\ : std_logic;
SIGNAL \io1|txBitCount[1]~2_combout\ : std_logic;
SIGNAL \io1|txBitCount[2]~3_combout\ : std_logic;
SIGNAL \io1|Add9~0_combout\ : std_logic;
SIGNAL \io1|txBitCount[3]~0_combout\ : std_logic;
SIGNAL \io1|Equal8~0_combout\ : std_logic;
SIGNAL \io1|Selector35~0_combout\ : std_logic;
SIGNAL \io1|txState.dataBit~q\ : std_logic;
SIGNAL \io1|txState.stopBit~0_combout\ : std_logic;
SIGNAL \io1|txState.stopBit~q\ : std_logic;
SIGNAL \io1|txClockCount[4]~1_combout\ : std_logic;
SIGNAL \io1|txState.idle~q\ : std_logic;
SIGNAL \io1|txByteSent~0_combout\ : std_logic;
SIGNAL \io1|txByteSent~q\ : std_logic;
SIGNAL \io1|Equal0~2_combout\ : std_logic;
SIGNAL \io1|n_int~0_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \io2|controlReg[7]~feeder_combout\ : std_logic;
SIGNAL \io2|dataOut~3_combout\ : std_logic;
SIGNAL \io2|kbBuffer~20_q\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \io2|dataOut~4_combout\ : std_logic;
SIGNAL \io2|dataOut~5_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[7]~DUPLICATE_q\ : std_logic;
SIGNAL \io4|n_int~0_combout\ : std_logic;
SIGNAL \io4|n_int~1_combout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \sd1|Selector137~0_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~12_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~23_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~26_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~10_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~22_combout\ : std_logic;
SIGNAL \cpu1|u0|A~23_combout\ : std_logic;
SIGNAL \n_interface1CS~1_combout\ : std_logic;
SIGNAL \n_interface2CS~0_combout\ : std_logic;
SIGNAL \cpuDataIn[3]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~12_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux287~2_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[8]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|PC[2]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|A[7]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~2_combout\ : std_logic;
SIGNAL \cpu1|u0|A~8_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[4]~2_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[0]~3_combout\ : std_logic;
SIGNAL \io1|Equal0~0_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[2]~7_combout\ : std_logic;
SIGNAL \io1|Equal0~1_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[0]~8_combout\ : std_logic;
SIGNAL \io1|rxReadPointer[0]~8_wirecell_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \cpuDataIn[7]~8_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~19_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux92~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Set_Addr_To~2_combout\ : std_logic;
SIGNAL \cpu1|u0|NextIs_XY_Fetch~0_combout\ : std_logic;
SIGNAL \cpu1|u0|NextIs_XY_Fetch~1_combout\ : std_logic;
SIGNAL \cpu1|u0|MCycle[2]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|M1_n~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IntCycle~0_combout\ : std_logic;
SIGNAL \cpu1|u0|IntCycle~q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux298~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux298~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux298~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux298~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Auto_Wait_t1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Auto_Wait_t1~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|DO[4]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[4]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[4]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~9_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~10_combout\ : std_logic;
SIGNAL \brg4|BaudReg~1_combout\ : std_logic;
SIGNAL \brg1|process_1~1_combout\ : std_logic;
SIGNAL \brg1|reload~1_combout\ : std_logic;
SIGNAL \brg1|reload~0_combout\ : std_logic;
SIGNAL \brg1|reload[0]~_wirecell_combout\ : std_logic;
SIGNAL \brg1|Add0~2\ : std_logic;
SIGNAL \brg1|Add0~45_sumout\ : std_logic;
SIGNAL \brg1|reload~7_combout\ : std_logic;
SIGNAL \brg1|reload[3]~_wirecell_combout\ : std_logic;
SIGNAL \brg1|Add0~46\ : std_logic;
SIGNAL \brg1|Add0~49_sumout\ : std_logic;
SIGNAL \brg1|reload~8_combout\ : std_logic;
SIGNAL \brg1|Add0~50\ : std_logic;
SIGNAL \brg1|Add0~53_sumout\ : std_logic;
SIGNAL \brg1|reload~9_combout\ : std_logic;
SIGNAL \brg1|Add0~54\ : std_logic;
SIGNAL \brg1|Add0~21_sumout\ : std_logic;
SIGNAL \brg1|reload~6_combout\ : std_logic;
SIGNAL \brg1|Add0~22\ : std_logic;
SIGNAL \brg1|Add0~17_sumout\ : std_logic;
SIGNAL \brg1|reload~5_combout\ : std_logic;
SIGNAL \brg1|Add0~18\ : std_logic;
SIGNAL \brg1|Add0~5_sumout\ : std_logic;
SIGNAL \brg1|reload~2_combout\ : std_logic;
SIGNAL \brg1|Add0~6\ : std_logic;
SIGNAL \brg1|Add0~13_sumout\ : std_logic;
SIGNAL \brg1|reload~4_combout\ : std_logic;
SIGNAL \brg1|Add0~14\ : std_logic;
SIGNAL \brg1|Add0~57_sumout\ : std_logic;
SIGNAL \brg1|reload~10_combout\ : std_logic;
SIGNAL \brg1|Add0~58\ : std_logic;
SIGNAL \brg1|Add0~25_sumout\ : std_logic;
SIGNAL \brg1|counter~0_combout\ : std_logic;
SIGNAL \brg1|Add0~26\ : std_logic;
SIGNAL \brg1|Add0~29_sumout\ : std_logic;
SIGNAL \brg1|counter~1_combout\ : std_logic;
SIGNAL \brg1|Add0~30\ : std_logic;
SIGNAL \brg1|Add0~33_sumout\ : std_logic;
SIGNAL \brg1|counter~2_combout\ : std_logic;
SIGNAL \brg1|Add0~34\ : std_logic;
SIGNAL \brg1|Add0~37_sumout\ : std_logic;
SIGNAL \brg1|counter~3_combout\ : std_logic;
SIGNAL \brg1|Add0~38\ : std_logic;
SIGNAL \brg1|Add0~41_sumout\ : std_logic;
SIGNAL \brg1|counter~4_combout\ : std_logic;
SIGNAL \brg1|Equal0~1_combout\ : std_logic;
SIGNAL \brg1|Equal0~2_combout\ : std_logic;
SIGNAL \brg1|Equal0~0_combout\ : std_logic;
SIGNAL \brg1|Equal0~3_combout\ : std_logic;
SIGNAL \brg1|Add0~62\ : std_logic;
SIGNAL \brg1|Add0~9_sumout\ : std_logic;
SIGNAL \brg1|reload~3_combout\ : std_logic;
SIGNAL \brg1|Add0~10\ : std_logic;
SIGNAL \brg1|Add0~1_sumout\ : std_logic;
SIGNAL \brg1|baud_clk~0_combout\ : std_logic;
SIGNAL \brg1|baud_clk~q\ : std_logic;
SIGNAL \io1|rxState.stopBit~0_combout\ : std_logic;
SIGNAL \io1|rxState.stopBit~1_combout\ : std_logic;
SIGNAL \io1|rxState.stopBit~q\ : std_logic;
SIGNAL \io1|rxInPointer[0]~1_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \cpuDataIn[6]~17_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux250~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|IMode[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|IR[7]~0_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~4_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_State~2_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[2]~16_combout\ : std_logic;
SIGNAL \cpu1|u0|RegAddrA[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|Mux40~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~12_combout\ : std_logic;
SIGNAL \cpu1|u0|A~13_combout\ : std_logic;
SIGNAL \n_interface4CS~0_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~6_combout\ : std_logic;
SIGNAL \cpuDataIn[7]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux206~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux222~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux262~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~16_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~15_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~14_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux78~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~11_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux78~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux78~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux78~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux78~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux78~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux262~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux262~1_combout\ : std_logic;
SIGNAL \cpu1|process_0~1_combout\ : std_logic;
SIGNAL \cpu1|process_0~0_combout\ : std_logic;
SIGNAL \cpu1|process_0~2_combout\ : std_logic;
SIGNAL \cpu1|process_0~3_combout\ : std_logic;
SIGNAL \cpu1|process_0~4_combout\ : std_logic;
SIGNAL \cpu1|process_0~5_combout\ : std_logic;
SIGNAL \cpu1|process_0~6_combout\ : std_logic;
SIGNAL \cpu1|IORQ_n~0_combout\ : std_logic;
SIGNAL \cpu1|IORQ_n~q\ : std_logic;
SIGNAL \cpu1|RD_n~0_combout\ : std_logic;
SIGNAL \cpu1|RD_n~q\ : std_logic;
SIGNAL \n_ioRD~0_combout\ : std_logic;
SIGNAL \comb~6_combout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \io1|dataOut~1_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~11_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|Q_t~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet[1]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux279~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux264~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Add5~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|TmpAddr~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Add1~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|A~10_combout\ : std_logic;
SIGNAL \cpu1|u0|A~11_combout\ : std_logic;
SIGNAL \n_interface1CS~0_combout\ : std_logic;
SIGNAL \n_interface1CS~2_combout\ : std_logic;
SIGNAL \cpuDataIn[3]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~13_combout\ : std_logic;
SIGNAL \cpu1|u0|IR~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux86~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_Ind~0_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_Ind~1_combout\ : std_logic;
SIGNAL \cpu1|u0|XY_Ind~q\ : std_logic;
SIGNAL \cpu1|u0|process_1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Pre_XY_F_M[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Add10~1_combout\ : std_logic;
SIGNAL \cpu1|u0|MCycle[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux57~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal0~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal0~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Auto_Wait_t2~q\ : std_logic;
SIGNAL \cpu1|u0|TState[1]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|TState[1]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|TState[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|TState[2]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|process_0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ISet[0]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Equal8~0_combout\ : std_logic;
SIGNAL \cpu1|u0|process_7~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Pre_XY_F_M[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|MCycle[0]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|Mux57~4_combout\ : std_logic;
SIGNAL \cpu1|u0|TState~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Equal57~1_combout\ : std_logic;
SIGNAL \cpu1|u0|DO[4]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~5_combout\ : std_logic;
SIGNAL \cpu1|u0|DO~6_combout\ : std_logic;
SIGNAL \cpu1|MREQ_n~0_combout\ : std_logic;
SIGNAL \cpu1|MREQ_n~1_combout\ : std_logic;
SIGNAL \cpu1|MREQ_n~q\ : std_logic;
SIGNAL \n_memWR~0_combout\ : std_logic;
SIGNAL \io2|kbd_ctl~2_combout\ : std_logic;
SIGNAL \io2|ps2ClkOut~0_combout\ : std_logic;
SIGNAL \io2|ps2ClkOut~q\ : std_logic;
SIGNAL \io2|Mux1~1_combout\ : std_logic;
SIGNAL \io2|Mux1~0_combout\ : std_logic;
SIGNAL \io2|kbWRParity~0_combout\ : std_logic;
SIGNAL \io2|Equal27~0_combout\ : std_logic;
SIGNAL \io2|kbWRParity~3_combout\ : std_logic;
SIGNAL \io2|kbWRParity~q\ : std_logic;
SIGNAL \io2|ps2DataOut~0_combout\ : std_logic;
SIGNAL \io2|ps2DataOut~1_combout\ : std_logic;
SIGNAL \io2|kbWRParity~1_combout\ : std_logic;
SIGNAL \io2|ps2DataOut~2_combout\ : std_logic;
SIGNAL \io2|ps2DataOut~q\ : std_logic;
SIGNAL \comb~8_combout\ : std_logic;
SIGNAL \MemoryManagement|cpu_entry_select[1]~0_combout\ : std_logic;
SIGNAL \MemoryManagement|cpu_entry_select[1]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|Decoder0~0_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[1].frame[0]~0_combout\ : std_logic;
SIGNAL \MemoryManagement|Decoder0~1_combout\ : std_logic;
SIGNAL \MemoryManagement|Decoder0~2_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[3].frame[0]~0_combout\ : std_logic;
SIGNAL \MemoryManagement|Decoder0~3_combout\ : std_logic;
SIGNAL \MemoryManagement|Mux5~0_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[2].frame[1]~0_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[3].frame[1]~1_combout\ : std_logic;
SIGNAL \MemoryManagement|Mux4~0_combout\ : std_logic;
SIGNAL \MemoryManagement|Mux3~0_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[0].frame[3]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|Mux2~0_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[1].frame[4]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[0].frame[4]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|Mux1~0_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[1].frame[5]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[0].frame[5]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|mmu_entry[2].frame[5]~feeder_combout\ : std_logic;
SIGNAL \MemoryManagement|Mux0~0_combout\ : std_logic;
SIGNAL \n_memRD~0_combout\ : std_logic;
SIGNAL \io1|txClockCount[4]~0_combout\ : std_logic;
SIGNAL \io1|txBuffer[7]~3_combout\ : std_logic;
SIGNAL \io1|txBuffer[7]~2_combout\ : std_logic;
SIGNAL \io1|txBuffer[7]~4_combout\ : std_logic;
SIGNAL \io1|Selector27~0_combout\ : std_logic;
SIGNAL \io1|txBuffer[0]~0_combout\ : std_logic;
SIGNAL \io1|Selector28~0_combout\ : std_logic;
SIGNAL \io1|Selector29~0_combout\ : std_logic;
SIGNAL \io1|txByteLatch[3]~feeder_combout\ : std_logic;
SIGNAL \io1|Selector30~0_combout\ : std_logic;
SIGNAL \io1|Selector31~0_combout\ : std_logic;
SIGNAL \io1|Selector32~0_combout\ : std_logic;
SIGNAL \io1|txByteLatch[0]~feeder_combout\ : std_logic;
SIGNAL \io1|Selector33~0_combout\ : std_logic;
SIGNAL \io1|txd~0_combout\ : std_logic;
SIGNAL \io1|txd~1_combout\ : std_logic;
SIGNAL \io1|txd~2_combout\ : std_logic;
SIGNAL \io1|txd~q\ : std_logic;
SIGNAL \io1|Add1~2\ : std_logic;
SIGNAL \io1|Add1~6\ : std_logic;
SIGNAL \io1|Add1~10\ : std_logic;
SIGNAL \io1|Add1~13_sumout\ : std_logic;
SIGNAL \io1|Add1~14\ : std_logic;
SIGNAL \io1|Add1~17_sumout\ : std_logic;
SIGNAL \io1|Add1~18\ : std_logic;
SIGNAL \io1|Add1~21_sumout\ : std_logic;
SIGNAL \io1|Add1~9_sumout\ : std_logic;
SIGNAL \io1|LessThan0~0_combout\ : std_logic;
SIGNAL \io1|LessThan0~1_combout\ : std_logic;
SIGNAL \io1|Add1~1_sumout\ : std_logic;
SIGNAL \io1|Add1~5_sumout\ : std_logic;
SIGNAL \io1|Add0~1_combout\ : std_logic;
SIGNAL \io1|n_rts~4_combout\ : std_logic;
SIGNAL \io1|Add2~6\ : std_logic;
SIGNAL \io1|Add2~7\ : std_logic;
SIGNAL \io1|Add2~10\ : std_logic;
SIGNAL \io1|Add2~11\ : std_logic;
SIGNAL \io1|Add2~14\ : std_logic;
SIGNAL \io1|Add2~15\ : std_logic;
SIGNAL \io1|Add2~2\ : std_logic;
SIGNAL \io1|Add2~3\ : std_logic;
SIGNAL \io1|Add2~17_sumout\ : std_logic;
SIGNAL \io1|Add2~18\ : std_logic;
SIGNAL \io1|Add2~19\ : std_logic;
SIGNAL \io1|Add2~21_sumout\ : std_logic;
SIGNAL \io1|n_rts~5_combout\ : std_logic;
SIGNAL \io1|Add2~5_sumout\ : std_logic;
SIGNAL \io1|Add2~13_sumout\ : std_logic;
SIGNAL \io1|Add2~9_sumout\ : std_logic;
SIGNAL \io1|n_rts~1_combout\ : std_logic;
SIGNAL \io1|Add2~1_sumout\ : std_logic;
SIGNAL \io1|Add0~0_combout\ : std_logic;
SIGNAL \io1|n_rts~0_combout\ : std_logic;
SIGNAL \io1|n_rts~2_combout\ : std_logic;
SIGNAL \io1|n_rts~3_combout\ : std_logic;
SIGNAL \io1|n_rts~7_combout\ : std_logic;
SIGNAL \io1|n_rts~6_combout\ : std_logic;
SIGNAL \io1|n_rts~q\ : std_logic;
SIGNAL \io4|txBuffer[7]~2_combout\ : std_logic;
SIGNAL \io4|txBuffer[7]~3_combout\ : std_logic;
SIGNAL \io4|Selector27~0_combout\ : std_logic;
SIGNAL \io4|txBuffer[0]~0_combout\ : std_logic;
SIGNAL \io4|Selector28~0_combout\ : std_logic;
SIGNAL \io4|Selector29~0_combout\ : std_logic;
SIGNAL \io4|Selector30~0_combout\ : std_logic;
SIGNAL \io4|Selector31~0_combout\ : std_logic;
SIGNAL \io4|txByteLatch[1]~feeder_combout\ : std_logic;
SIGNAL \io4|Selector32~0_combout\ : std_logic;
SIGNAL \io4|Selector33~0_combout\ : std_logic;
SIGNAL \io4|txd~0_combout\ : std_logic;
SIGNAL \io4|txd~1_combout\ : std_logic;
SIGNAL \io4|txd~2_combout\ : std_logic;
SIGNAL \io4|txd~q\ : std_logic;
SIGNAL \io4|LessThan0~0_combout\ : std_logic;
SIGNAL \io4|LessThan0~1_combout\ : std_logic;
SIGNAL \io4|Add2~6\ : std_logic;
SIGNAL \io4|Add2~7\ : std_logic;
SIGNAL \io4|Add2~10\ : std_logic;
SIGNAL \io4|Add2~11\ : std_logic;
SIGNAL \io4|Add2~14\ : std_logic;
SIGNAL \io4|Add2~15\ : std_logic;
SIGNAL \io4|Add2~1_sumout\ : std_logic;
SIGNAL \io4|Add1~1_sumout\ : std_logic;
SIGNAL \io4|Add1~2\ : std_logic;
SIGNAL \io4|Add1~5_sumout\ : std_logic;
SIGNAL \io4|Add1~6\ : std_logic;
SIGNAL \io4|Add1~9_sumout\ : std_logic;
SIGNAL \io4|n_rts~0_combout\ : std_logic;
SIGNAL \io4|Add1~10\ : std_logic;
SIGNAL \io4|Add1~13_sumout\ : std_logic;
SIGNAL \io4|Add0~0_combout\ : std_logic;
SIGNAL \io4|Add2~5_sumout\ : std_logic;
SIGNAL \io4|Add2~9_sumout\ : std_logic;
SIGNAL \io4|Add2~13_sumout\ : std_logic;
SIGNAL \io4|n_rts~1_combout\ : std_logic;
SIGNAL \io4|n_rts~2_combout\ : std_logic;
SIGNAL \io4|Add2~2\ : std_logic;
SIGNAL \io4|Add2~3\ : std_logic;
SIGNAL \io4|Add2~18\ : std_logic;
SIGNAL \io4|Add2~19\ : std_logic;
SIGNAL \io4|Add2~21_sumout\ : std_logic;
SIGNAL \io4|Add2~17_sumout\ : std_logic;
SIGNAL \io4|n_rts~5_combout\ : std_logic;
SIGNAL \io4|Add1~14\ : std_logic;
SIGNAL \io4|Add1~18\ : std_logic;
SIGNAL \io4|Add1~21_sumout\ : std_logic;
SIGNAL \io4|Add1~17_sumout\ : std_logic;
SIGNAL \io4|Add0~1_combout\ : std_logic;
SIGNAL \io4|n_rts~4_combout\ : std_logic;
SIGNAL \io4|n_rts~3_combout\ : std_logic;
SIGNAL \io4|n_rts~7_combout\ : std_logic;
SIGNAL \io4|n_rts~6_combout\ : std_logic;
SIGNAL \io4|n_rts~q\ : std_logic;
SIGNAL \io2|videoR0~3_combout\ : std_logic;
SIGNAL \io2|Mux0~4_combout\ : std_logic;
SIGNAL \io2|Mux0~0_combout\ : std_logic;
SIGNAL \io2|videoR0~4_combout\ : std_logic;
SIGNAL \io2|screen_render~1_combout\ : std_logic;
SIGNAL \io2|screen_render~2_combout\ : std_logic;
SIGNAL \io2|Add13~101_sumout\ : std_logic;
SIGNAL \io2|Add13~22\ : std_logic;
SIGNAL \io2|Add13~17_sumout\ : std_logic;
SIGNAL \io2|Add13~18\ : std_logic;
SIGNAL \io2|Add13~13_sumout\ : std_logic;
SIGNAL \io2|cursBlinkCount[18]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|Add13~14\ : std_logic;
SIGNAL \io2|Add13~65_sumout\ : std_logic;
SIGNAL \io2|Add13~66\ : std_logic;
SIGNAL \io2|Add13~69_sumout\ : std_logic;
SIGNAL \io2|Add13~70\ : std_logic;
SIGNAL \io2|Add13~73_sumout\ : std_logic;
SIGNAL \io2|Add13~74\ : std_logic;
SIGNAL \io2|Add13~77_sumout\ : std_logic;
SIGNAL \io2|Add13~78\ : std_logic;
SIGNAL \io2|Add13~9_sumout\ : std_logic;
SIGNAL \io2|LessThan10~3_combout\ : std_logic;
SIGNAL \io2|Add13~10\ : std_logic;
SIGNAL \io2|Add13~5_sumout\ : std_logic;
SIGNAL \io2|Add13~6\ : std_logic;
SIGNAL \io2|Add13~1_sumout\ : std_logic;
SIGNAL \io2|cursBlinkCount[11]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|LessThan9~0_combout\ : std_logic;
SIGNAL \io2|LessThan10~0_combout\ : std_logic;
SIGNAL \io2|LessThan9~1_combout\ : std_logic;
SIGNAL \io2|cursBlinkCount[13]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|cursBlinkCount[14]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|LessThan9~2_combout\ : std_logic;
SIGNAL \io2|LessThan9~3_combout\ : std_logic;
SIGNAL \io2|LessThan9~4_combout\ : std_logic;
SIGNAL \io2|Add13~102\ : std_logic;
SIGNAL \io2|Add13~97_sumout\ : std_logic;
SIGNAL \io2|Add13~98\ : std_logic;
SIGNAL \io2|Add13~85_sumout\ : std_logic;
SIGNAL \io2|Add13~86\ : std_logic;
SIGNAL \io2|Add13~81_sumout\ : std_logic;
SIGNAL \io2|Add13~82\ : std_logic;
SIGNAL \io2|Add13~93_sumout\ : std_logic;
SIGNAL \io2|Add13~94\ : std_logic;
SIGNAL \io2|Add13~89_sumout\ : std_logic;
SIGNAL \io2|Add13~90\ : std_logic;
SIGNAL \io2|Add13~29_sumout\ : std_logic;
SIGNAL \io2|Add13~30\ : std_logic;
SIGNAL \io2|Add13~37_sumout\ : std_logic;
SIGNAL \io2|Add13~38\ : std_logic;
SIGNAL \io2|Add13~41_sumout\ : std_logic;
SIGNAL \io2|Add13~42\ : std_logic;
SIGNAL \io2|Add13~45_sumout\ : std_logic;
SIGNAL \io2|Add13~46\ : std_logic;
SIGNAL \io2|Add13~33_sumout\ : std_logic;
SIGNAL \io2|Add13~34\ : std_logic;
SIGNAL \io2|Add13~49_sumout\ : std_logic;
SIGNAL \io2|Add13~50\ : std_logic;
SIGNAL \io2|Add13~61_sumout\ : std_logic;
SIGNAL \io2|Add13~62\ : std_logic;
SIGNAL \io2|Add13~57_sumout\ : std_logic;
SIGNAL \io2|Add13~58\ : std_logic;
SIGNAL \io2|Add13~53_sumout\ : std_logic;
SIGNAL \io2|Add13~54\ : std_logic;
SIGNAL \io2|Add13~25_sumout\ : std_logic;
SIGNAL \io2|Add13~26\ : std_logic;
SIGNAL \io2|Add13~21_sumout\ : std_logic;
SIGNAL \io2|LessThan10~1_combout\ : std_logic;
SIGNAL \io2|LessThan10~2_combout\ : std_logic;
SIGNAL \io2|LessThan10~4_combout\ : std_logic;
SIGNAL \io2|LessThan10~5_combout\ : std_logic;
SIGNAL \io2|cursorOn~q\ : std_logic;
SIGNAL \io2|screen_render~3_combout\ : std_logic;
SIGNAL \io2|screen_render~4_combout\ : std_logic;
SIGNAL \io2|screen_render~5_combout\ : std_logic;
SIGNAL \io2|screen_render~6_combout\ : std_logic;
SIGNAL \io2|screen_render~7_combout\ : std_logic;
SIGNAL \io2|screen_render~8_combout\ : std_logic;
SIGNAL \io2|videoR0~6_combout\ : std_logic;
SIGNAL \io2|videoR0~1_combout\ : std_logic;
SIGNAL \io2|videoR0~0_combout\ : std_logic;
SIGNAL \io2|videoR0~2_combout\ : std_logic;
SIGNAL \io2|videoR0~5_combout\ : std_logic;
SIGNAL \io2|videoR0~7_combout\ : std_logic;
SIGNAL \io2|videoR0~q\ : std_logic;
SIGNAL \io2|videoG0~0_combout\ : std_logic;
SIGNAL \io2|videoG0~q\ : std_logic;
SIGNAL \io2|videoB0~0_combout\ : std_logic;
SIGNAL \io2|videoB0~q\ : std_logic;
SIGNAL \io2|videoR1~1_combout\ : std_logic;
SIGNAL \io2|videoR1~0_combout\ : std_logic;
SIGNAL \io2|videoR1~2_combout\ : std_logic;
SIGNAL \io2|videoR1~q\ : std_logic;
SIGNAL \io2|videoG1~0_combout\ : std_logic;
SIGNAL \io2|videoG1~q\ : std_logic;
SIGNAL \io2|videoB1~0_combout\ : std_logic;
SIGNAL \io2|videoB1~q\ : std_logic;
SIGNAL \io2|LessThan6~0_combout\ : std_logic;
SIGNAL \io2|hSync~q\ : std_logic;
SIGNAL \io2|LessThan7~0_combout\ : std_logic;
SIGNAL \io2|vSync~q\ : std_logic;
SIGNAL \sd1|Selector79~0_combout\ : std_logic;
SIGNAL \sd1|sdCS~q\ : std_logic;
SIGNAL \sd1|Selector69~0_combout\ : std_logic;
SIGNAL \sd1|cmd_mode~q\ : std_logic;
SIGNAL \sd1|state.cmd0~q\ : std_logic;
SIGNAL \sd1|WideOr28~1_combout\ : std_logic;
SIGNAL \sd1|WideOr28~0_combout\ : std_logic;
SIGNAL \sd1|WideOr28~2_combout\ : std_logic;
SIGNAL \sd1|Selector57~0_combout\ : std_logic;
SIGNAL \sd1|Selector15~0_combout\ : std_logic;
SIGNAL \sd1|WideOr29~1_combout\ : std_logic;
SIGNAL \sd1|sdhc~0_combout\ : std_logic;
SIGNAL \sd1|sdhc~q\ : std_logic;
SIGNAL \sd1|address[31]~0_combout\ : std_logic;
SIGNAL \sd1|address[29]~feeder_combout\ : std_logic;
SIGNAL \sd1|address[28]~feeder_combout\ : std_logic;
SIGNAL \sd1|address[26]~feeder_combout\ : std_logic;
SIGNAL \sd1|address[24]~1_combout\ : std_logic;
SIGNAL \sd1|address[24]~feeder_combout\ : std_logic;
SIGNAL \sd1|address~2_combout\ : std_logic;
SIGNAL \sd1|address~3_combout\ : std_logic;
SIGNAL \sd1|address~4_combout\ : std_logic;
SIGNAL \sd1|address[22]~feeder_combout\ : std_logic;
SIGNAL \sd1|address~5_combout\ : std_logic;
SIGNAL \sd1|address~6_combout\ : std_logic;
SIGNAL \sd1|address~7_combout\ : std_logic;
SIGNAL \sd1|address~8_combout\ : std_logic;
SIGNAL \sd1|address[18]~feeder_combout\ : std_logic;
SIGNAL \sd1|address~9_combout\ : std_logic;
SIGNAL \sd1|address[16]~13_combout\ : std_logic;
SIGNAL \sd1|address~10_combout\ : std_logic;
SIGNAL \sd1|address[12]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[9]~2_combout\ : std_logic;
SIGNAL \sd1|Selector42~0_combout\ : std_logic;
SIGNAL \sd1|address[3]~12_combout\ : std_logic;
SIGNAL \sd1|Selector56~0_combout\ : std_logic;
SIGNAL \sd1|Selector57~1_combout\ : std_logic;
SIGNAL \sd1|Selector57~2_combout\ : std_logic;
SIGNAL \sd1|Selector56~1_combout\ : std_logic;
SIGNAL \sd1|Selector55~0_combout\ : std_logic;
SIGNAL \sd1|Selector54~0_combout\ : std_logic;
SIGNAL \sd1|Selector54~1_combout\ : std_logic;
SIGNAL \sd1|Selector53~0_combout\ : std_logic;
SIGNAL \sd1|cmd_out[55]~0_combout\ : std_logic;
SIGNAL \sd1|Selector52~0_combout\ : std_logic;
SIGNAL \sd1|Selector51~0_combout\ : std_logic;
SIGNAL \sd1|Selector51~1_combout\ : std_logic;
SIGNAL \sd1|Selector50~0_combout\ : std_logic;
SIGNAL \sd1|cmd_out[8]~1_combout\ : std_logic;
SIGNAL \sd1|Selector49~0_combout\ : std_logic;
SIGNAL \sd1|Selector48~0_combout\ : std_logic;
SIGNAL \sd1|address[3]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector47~0_combout\ : std_logic;
SIGNAL \sd1|Selector46~0_combout\ : std_logic;
SIGNAL \sd1|Selector45~0_combout\ : std_logic;
SIGNAL \sd1|Selector44~0_combout\ : std_logic;
SIGNAL \sd1|address[7]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector43~0_combout\ : std_logic;
SIGNAL \sd1|address[8]~11_combout\ : std_logic;
SIGNAL \sd1|Selector42~1_combout\ : std_logic;
SIGNAL \sd1|address[9]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector41~0_combout\ : std_logic;
SIGNAL \sd1|Selector40~0_combout\ : std_logic;
SIGNAL \sd1|Selector39~0_combout\ : std_logic;
SIGNAL \sd1|Selector38~0_combout\ : std_logic;
SIGNAL \sd1|Selector37~0_combout\ : std_logic;
SIGNAL \sd1|Selector36~0_combout\ : std_logic;
SIGNAL \sd1|Selector35~0_combout\ : std_logic;
SIGNAL \sd1|Selector34~0_combout\ : std_logic;
SIGNAL \sd1|Selector33~0_combout\ : std_logic;
SIGNAL \sd1|Selector32~0_combout\ : std_logic;
SIGNAL \sd1|Selector31~0_combout\ : std_logic;
SIGNAL \sd1|Selector30~0_combout\ : std_logic;
SIGNAL \sd1|Selector29~0_combout\ : std_logic;
SIGNAL \sd1|Selector28~0_combout\ : std_logic;
SIGNAL \sd1|Selector27~0_combout\ : std_logic;
SIGNAL \sd1|Selector26~0_combout\ : std_logic;
SIGNAL \sd1|Selector25~0_combout\ : std_logic;
SIGNAL \sd1|Selector24~0_combout\ : std_logic;
SIGNAL \sd1|Selector23~0_combout\ : std_logic;
SIGNAL \sd1|Selector22~0_combout\ : std_logic;
SIGNAL \sd1|Selector21~0_combout\ : std_logic;
SIGNAL \sd1|Selector20~0_combout\ : std_logic;
SIGNAL \sd1|Selector20~1_combout\ : std_logic;
SIGNAL \sd1|Selector19~0_combout\ : std_logic;
SIGNAL \sd1|Selector18~0_combout\ : std_logic;
SIGNAL \sd1|Selector18~1_combout\ : std_logic;
SIGNAL \sd1|Selector17~0_combout\ : std_logic;
SIGNAL \sd1|Selector17~1_combout\ : std_logic;
SIGNAL \sd1|Selector16~0_combout\ : std_logic;
SIGNAL \sd1|Selector16~1_combout\ : std_logic;
SIGNAL \sd1|Selector15~1_combout\ : std_logic;
SIGNAL \sd1|Selector14~0_combout\ : std_logic;
SIGNAL \sd1|Selector13~0_combout\ : std_logic;
SIGNAL \sd1|Selector13~1_combout\ : std_logic;
SIGNAL \sd1|Selector12~0_combout\ : std_logic;
SIGNAL \sd1|Selector11~0_combout\ : std_logic;
SIGNAL \sd1|Selector10~0_combout\ : std_logic;
SIGNAL \sd1|Selector9~0_combout\ : std_logic;
SIGNAL \sd1|Selector8~0_combout\ : std_logic;
SIGNAL \sd1|Selector7~0_combout\ : std_logic;
SIGNAL \sd1|Selector6~0_combout\ : std_logic;
SIGNAL \sd1|Selector5~0_combout\ : std_logic;
SIGNAL \sd1|Selector4~0_combout\ : std_logic;
SIGNAL \sd1|Selector3~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[2]~0_combout\ : std_logic;
SIGNAL \sd1|Equal14~0_combout\ : std_logic;
SIGNAL \sd1|Selector135~1_combout\ : std_logic;
SIGNAL \sd1|fsm~1_combout\ : std_logic;
SIGNAL \sd1|wr_dat_reg~0_combout\ : std_logic;
SIGNAL \sd1|Selector135~0_combout\ : std_logic;
SIGNAL \sd1|Selector135~2_combout\ : std_logic;
SIGNAL \sd1|Selector135~3_combout\ : std_logic;
SIGNAL \sd1|Selector134~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[7]~1_combout\ : std_logic;
SIGNAL \sd1|data_sig[7]~2_combout\ : std_logic;
SIGNAL \sd1|Selector133~0_combout\ : std_logic;
SIGNAL \sd1|din_latched[3]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector132~0_combout\ : std_logic;
SIGNAL \sd1|din_latched[4]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector131~0_combout\ : std_logic;
SIGNAL \sd1|Selector130~0_combout\ : std_logic;
SIGNAL \sd1|din_latched[6]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector129~0_combout\ : std_logic;
SIGNAL \sd1|din_latched[7]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector128~0_combout\ : std_logic;
SIGNAL \sd1|sdMOSI~0_combout\ : std_logic;
SIGNAL \sd1|ctl_led~0_combout\ : std_logic;
SIGNAL \sd1|led_on_count[0]~0_combout\ : std_logic;
SIGNAL \sd1|led_on_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Add2~30_cout\ : std_logic;
SIGNAL \sd1|Add2~9_sumout\ : std_logic;
SIGNAL \sd1|Add2~10\ : std_logic;
SIGNAL \sd1|Add2~5_sumout\ : std_logic;
SIGNAL \sd1|led_on_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Add2~6\ : std_logic;
SIGNAL \sd1|Add2~1_sumout\ : std_logic;
SIGNAL \sd1|led_on_count[3]~1_combout\ : std_logic;
SIGNAL \sd1|led_on_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|Add2~2\ : std_logic;
SIGNAL \sd1|Add2~25_sumout\ : std_logic;
SIGNAL \sd1|Add2~26\ : std_logic;
SIGNAL \sd1|Add2~21_sumout\ : std_logic;
SIGNAL \sd1|Add2~22\ : std_logic;
SIGNAL \sd1|Add2~17_sumout\ : std_logic;
SIGNAL \sd1|led_on_count[6]~3_combout\ : std_logic;
SIGNAL \sd1|Add2~18\ : std_logic;
SIGNAL \sd1|Add2~13_sumout\ : std_logic;
SIGNAL \sd1|led_on_count[7]~2_combout\ : std_logic;
SIGNAL \sd1|LessThan1~0_combout\ : std_logic;
SIGNAL \sd1|LessThan1~1_combout\ : std_logic;
SIGNAL \sd1|driveLED~0_combout\ : std_logic;
SIGNAL \sd1|driveLED~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0_bypass\ : std_logic_vector(0 TO 14);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|data_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|dispAttWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|txByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|A\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io1|txBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|address\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu1|u0|TmpAddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|recv_data\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \io2|paramCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|charHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io4|txBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|horizCount\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MemoryManagement|cpu_entry_select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \io1|rxCurrentByteBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|vertLineCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|keyRom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|BusA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|savedCursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io1|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|cmd_out\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \cpu1|u0|XY_State\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \io2|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \brg1|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io2|ps2WriteClkCount\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io1|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \brg4|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io2|param1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|param2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|cursBlinkCount\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io4|txClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \brg1|reload\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \brg4|reload\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io1|rxClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|startAddr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io2|param3\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|kbWriteTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io2|ps2Byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0_bypass\ : std_logic_vector(0 TO 14);
SIGNAL intClkCount : std_logic_vector(19 DOWNTO 0);
SIGNAL \io2|param4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|kbWatchdogTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \MemoryManagement|mmu_entry[0].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|rxInPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MemoryManagement|mmu_entry[1].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|rxReadPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MemoryManagement|mmu_entry[2].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|txBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MemoryManagement|mmu_entry[3].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cpu1|DI_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|MCycle\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|ISet\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu1|u0|F\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|TState\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|IStatus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \io1|txByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ACC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|I\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|DO\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|txClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|txBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|rxReadPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io4|rxInPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|charScanLine\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|cursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|charVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|cursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|pixelClockCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|din_latched\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|led_on_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|Read_To_Reg_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu1|u0|Pre_XY_F_M\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|MCycles\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|Fp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|RegBusA_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|RegAddrB_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|RegAddrA_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|Ap\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|rxClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|dispByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|pixelCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io1|rxBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|savedCursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|dispCharWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|cursorVertRestore\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|cursorHorizRestore\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|kbReadPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|kbInPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|rxBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|ps2WriteByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|rxCurrentByteBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ps2PreviousByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ps2ClkCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|ps2ConvertedByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \brg1|BaudReg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io1|rxFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \brg4|BaudReg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io4|rxFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|ps2WriteByte2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ps2ClkFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|keyAddr\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \brg1|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \brg1|ALT_INV_BaudReg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io1|ALT_INV_txByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ALT_INV_txBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_M1_n~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~44_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~43_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~42_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Fp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_F[5]~40_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~39_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~38_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~36_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~35_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~34_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~33_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~32_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~31_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~30_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~29_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~28_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxCurrentByteBuffer\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \io2|ALT_INV_kbd_ctl~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Caps~q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Ctrl~q\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~26_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbReadPointer[0]~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~24_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbReadPointer~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbInPointer[3]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbInPointer~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~22_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal19~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal26~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ConvertedByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_Equal26~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal23~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Scroll~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Scroll~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ClkCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|ALT_INV_kbd_ctl~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_n_kbWR~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal22~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal18~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal21~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal20~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte2~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal20~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2PreviousByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_Equal15~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbReadPointer~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxReadPointer[0]~8_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxReadPointer[0]~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbWRParity~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~21_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ClkFiltered~q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2PrevClk~q\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan17~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan17~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan17~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2DataOut~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbWRParity~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2DataOut~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal27~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteClkCount\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|ALT_INV_kbWRParity~q\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan16~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan15~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan14~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan14~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan14~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_n_kbWR~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~19_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_din_latched\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|ALT_INV_data_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|ALT_INV_cmd_out\ : std_logic_vector(55 DOWNTO 1);
SIGNAL \sd1|ALT_INV_Selector116~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.cardsel~q\ : std_logic;
SIGNAL \sd1|ALT_INV_block_read~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_wr_cmd_reg~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_block_start_ack~q\ : std_logic;
SIGNAL \sd1|ALT_INV_block_write~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_wr_cmd_reg~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_wr_cmd_reg~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.send_regreq~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan9~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param2[6]~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param2~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param1~12_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVertRestore[0]~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVertRestore[1]~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~41_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVertRestore[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TmpAddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_A~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|ALT_INV_DI_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~12_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal57~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[1]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[1]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux201~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TState\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[0]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux92~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[0]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[0]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_TStates[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux202~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux287~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux287~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_XY_Ind~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_NextIs_XY_Fetch~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux266~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux265~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux206~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux206~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IStatus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux113~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux112~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux92~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[8]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux287~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux287~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux287~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux112~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux79~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux287~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_XY_State\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux75~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux245~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux261~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux261~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux208~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux86~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux260~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntCycle~q\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux260~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux221~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux76~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux209~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ISet\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_MCycle\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sd1|ALT_INV_cmd_mode~q\ : std_logic;
SIGNAL \sd1|ALT_INV_sdCS~q\ : std_logic;
SIGNAL \sd1|ALT_INV_sclk_sig~q\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~q\ : std_logic;
SIGNAL \io4|ALT_INV_txd~q\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~q\ : std_logic;
SIGNAL \io1|ALT_INV_txd~q\ : std_logic;
SIGNAL \ALT_INV_n_monRomCS~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_RomActive~q\ : std_logic;
SIGNAL \cpu1|ALT_INV_RD_n~q\ : std_logic;
SIGNAL \ALT_INV_n_memWR~0_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_MREQ_n~q\ : std_logic;
SIGNAL \cpu1|ALT_INV_WR_n~q\ : std_logic;
SIGNAL \MemoryManagement|ALT_INV_mmu_entry[3].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MemoryManagement|ALT_INV_mmu_entry[2].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MemoryManagement|ALT_INV_mmu_entry[1].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MemoryManagement|ALT_INV_mmu_entry[0].frame\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_A\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_A[14]~49_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux78~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux262~2_combout\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~7_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~54_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~14_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~50_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~31_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector9~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~75_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~44_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~40_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux230~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux228~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux282~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~36_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux245~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux245~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux228~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux255~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~46_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_n_kbWR~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_recv_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \io2|ALT_INV_horizCount\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \io2|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \io2|keyRom|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \io2|ALT_INV_kbWatchdogTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io2|ALT_INV_param4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|ALT_INV_Add33~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add33~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add33~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add33~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add33~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add33~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL ALT_INV_intClkCount : std_logic_vector(19 DOWNTO 0);
SIGNAL \io2|ALT_INV_ps2Byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_kbWriteTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io2|ALT_INV_cursBlinkCount\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io2|ALT_INV_param3\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|ALT_INV_Add31~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add31~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add31~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add31~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add31~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add31~1_sumout\ : std_logic;
SIGNAL \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_startAddr\ : std_logic_vector(10 DOWNTO 4);
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add28~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add28~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add28~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add28~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add28~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add28~1_sumout\ : std_logic;
SIGNAL \brg4|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \brg4|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \brg4|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \brg4|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \brg4|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \brg1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \brg1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \brg1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \brg1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \brg1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \sd1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add42~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add42~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add42~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~29_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add42~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_param2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|ALT_INV_Add46~29_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add48~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add50~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add46~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add45~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add47~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add42~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~13_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~9_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~5_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add44~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_vertLineCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \io2|ALT_INV_dispAttWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_paramCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|ALT_INV_param1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \brg4|ALT_INV_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \brg1|ALT_INV_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Add8~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io4|ALT_INV_dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|alu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|alu|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_BusA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_charHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \io4|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \brg4|ALT_INV_baud_clk~q\ : std_logic;
SIGNAL \io1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \io1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \brg1|ALT_INV_baud_clk~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Caps~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ConvertedByte[4]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2PrevClk~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteClkCount[2]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_n_kbWR~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[5]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbInPointer[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbInPointer[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[7]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_pixelCount[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Alternate~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntE_FF2~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Pre_XY_F_M[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Auto_Wait_t1~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_led_on_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_led_on_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_led_on_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cmd0~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cmd58~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.send_regreq~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.send_cmd~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.init~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_charVert[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[9]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_SP[9]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_I[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TState[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_XY_State[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ISet[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sd1|ALT_INV_sclk_sig~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWatchdogTimer[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWatchdogTimer[21]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[16]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[19]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_intClkCount[18]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Byte[5]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[1]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[0]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[12]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[10]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[5]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[8]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[7]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[9]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[19]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer[15]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_cursBlinkCount[13]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_cursBlinkCount[14]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_cursBlinkCount[11]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_cursBlinkCount[18]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[6]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_vertLineCount[3]~DUPLICATE_q\ : std_logic;
SIGNAL \io2|ALT_INV_horizCount[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_cpuClock~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_rxd4~input_o\ : std_logic;
SIGNAL \ALT_INV_rxd1~input_o\ : std_logic;
SIGNAL \ALT_INV_sdCardMISO~input_o\ : std_logic;
SIGNAL \ALT_INV_cts1~input_o\ : std_logic;
SIGNAL \ALT_INV_n_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_ps2Clk~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_sramData[0]~input_o\ : std_logic;
SIGNAL \io4|ALT_INV_rxReadPointer[0]~8_wirecell_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxReadPointer[0]~8_wirecell_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbReadPointer[0]~5_wirecell_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux230~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[2]~16_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~15_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[2]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[2]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IncDecZ~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~74_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IR~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[6]~20_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[6]~19_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IR~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IR~12_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IR~11_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux273~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux274~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~48_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux271~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux271~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux271~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IncDecZ~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IncDecZ~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~13_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[4]~25_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[6]~24_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~23_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[5]~22_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~10_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux77~9_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector57~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector56~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector54~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector51~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_address\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sd1|ALT_INV_Selector42~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_cmd_out[9]~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_address~9_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_address~8_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_address~6_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_address~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_address[24]~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_sdhc~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector57~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr29~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txBuffer[7]~2_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ALT_INV_txBuffer[7]~3_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txBuffer[7]~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector135~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector135~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector135~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal14~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_kbd_ctl~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_keyAddr~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbd_ctl~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal15~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_keyAddr\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \io2|ALT_INV_ps2WriteByte2~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte2~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte2~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal21~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Num~q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte2~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte2~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal20~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2Scroll~q\ : std_logic;
SIGNAL \io2|ALT_INV_param4[6]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_paramCount~7_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~36_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~36_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal22~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal18~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal25~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ClkFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|ALT_INV_ps2WriteByte2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|ALT_INV_ps2WriteByte~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte[0]~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add23~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteClkCount[0]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbWRParity~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteClkCount~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbWriteTimer~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbWatchdogTimer[18]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan27~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_n_kbWR~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_n_kbWR~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal23~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2WriteByte~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal19~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal29~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2PreviousByte[0]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_ps2PreviousByte[0]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param3[6]~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param3~1_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~33_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~32_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~33_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~32_combout\ : std_logic;
SIGNAL \ALT_INV_comb~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add29~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add29~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \brg4|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \brg4|ALT_INV_BaudReg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io1|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|ALT_INV_dispCharWRData[1]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState~33_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector34~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVertRestore[1]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector34~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector34~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~29_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal49~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~28_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~26_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~25_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attInverse~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attInverse~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~23_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~22_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~21_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attBold~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~19_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add4~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add4~1_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~31_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~30_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~29_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~28_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~27_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~26_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~31_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~30_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~29_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~27_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~26_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~25_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~24_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector65~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_paramCount[2]~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_paramCount~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_paramCount[2]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_paramCount[2]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param1~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.processingAdditionalParams~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.processingAdditionalParams~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.processingAdditionalParams~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector32~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector32~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVertRestore~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal36~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~40_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~17_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~16_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~15_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~14_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~39_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param1[6]~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param1[6]~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_param1~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~38_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~37_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~36_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal32~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxState.stopBit~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxState~11_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxdFiltered~q\ : std_logic;
SIGNAL \io4|ALT_INV_rxState.idle~q\ : std_logic;
SIGNAL \io4|ALT_INV_rxState~10_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|ALT_INV_rxState.dataBit~q\ : std_logic;
SIGNAL \brg4|ALT_INV_reload\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \brg4|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxState.stopBit~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxState~11_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxdFiltered~q\ : std_logic;
SIGNAL \io1|ALT_INV_rxState.idle~q\ : std_logic;
SIGNAL \io1|ALT_INV_rxState~10_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|ALT_INV_rxState.dataBit~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~17_combout\ : std_logic;
SIGNAL \brg1|ALT_INV_reload\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \brg1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~73_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~72_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~71_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux223~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Alternate~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_int50~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntE_FF2~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~16_q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux89~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux88~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux90~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux86~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux85~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux85~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~17_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux279~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~35_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux95~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~26_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~25_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~24_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~23_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~22_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~20_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~19_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~18_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~17_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~16_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux97~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux96~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux93~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux84~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux84~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~19_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~15_q\ : std_logic;
SIGNAL \io2|ALT_INV_dataOut~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_controlReg\ : std_logic_vector(7 DOWNTO 5);
SIGNAL \io2|ALT_INV_dataOut~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~20_q\ : std_logic;
SIGNAL \io4|ALT_INV_n_int~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_controlReg\ : std_logic_vector(7 DOWNTO 5);
SIGNAL \io1|ALT_INV_controlReg\ : std_logic_vector(7 DOWNTO 5);
SIGNAL \io1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~18_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~14_q\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux71~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux71~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux71~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~70_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux255~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux256~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux72~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux228~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux228~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux257~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_No_BTR~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_1~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal22~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux87~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux87~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux98~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux99~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusA[1]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB[3]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB[3]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB[3]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux245~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux245~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~34_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~69_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~68_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~33_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~32_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~31_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~30_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~67_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux246~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux91~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB[3]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Mux91~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BusB[3]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux246~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux246~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux246~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux246~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~66_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~65_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~64_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~63_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~62_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~61_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~60_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~59_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~58_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~57_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~56_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux246~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux247~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~55_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~54_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~53_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux247~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux247~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux247~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux247~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux247~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~52_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~51_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~50_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux221~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux141~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux221~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux282~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux282~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~49_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux121~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux229~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux229~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~48_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~47_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~46_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux229~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux281~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux281~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux281~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux281~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux281~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~45_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux283~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux283~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux99~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux99~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux122~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux122~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux230~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux221~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux230~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux278~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~29_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~28_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~44_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux278~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux278~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux278~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Read_To_Reg_r~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux123~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux70~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~27_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~26_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~25_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~24_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux64~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~23_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~22_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~21_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux212~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux212~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux212~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux251~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux67~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~20_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~19_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~18_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~17_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux251~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux251~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux251~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux250~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux250~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux250~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux212~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux92~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux252~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux68~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~16_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~15_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~43_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~42_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~41_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~14_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~13_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux252~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux252~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux252~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux252~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~12_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux69~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~11_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~10_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~40_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~9_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~39_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~38_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~37_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux253~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux251~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux219~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux214~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux253~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux253~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux251~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux263~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux263~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux79~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux79~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux263~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_func_reset~q\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~13_q\ : std_logic;
SIGNAL \io2|ALT_INV_kbBuffer~12_q\ : std_logic;
SIGNAL \io2|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_kbInPointer\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|ALT_INV_kbReadPointer\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector143~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector144~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_sd_read_flag~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.read_block_data~q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2DataOut~q\ : std_logic;
SIGNAL \io2|ALT_INV_ps2ClkOut~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[0]~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr31~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[0]~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal13~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector100~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|ALT_INV_return_state.acmd41~q\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.cmd55~q\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.cmd8~q\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.write_block_init~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector93~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector72~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector73~5_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector73~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector73~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector73~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector73~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector73~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[4]~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[4]~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[4]~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[7]~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[4]~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector74~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[7]~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector75~5_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector75~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector75~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector75~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector75~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector76~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector76~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector76~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector76~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector77~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector77~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_bit_counter~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~6_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~5_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector75~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_response_mode~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr37~combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr31~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector78~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr61~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr61~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector104~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector89~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cardsel~q\ : std_logic;
SIGNAL \sd1|ALT_INV_block_read~q\ : std_logic;
SIGNAL \sd1|ALT_INV_block_write~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector89~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.idle~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~6_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~5_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_return_state.rst~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~6_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_bit_counter~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~5_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector97~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~3_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr46~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr49~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.read_block_data~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector92~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_sd_write_flag~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_rd_dat_reg~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~12_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add38~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add41~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add43~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add49~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_savedCursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|ALT_INV_Selector16~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector16~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add41~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector16~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add43~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector16~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector16~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add49~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~57_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~56_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~55_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~54_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~53_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~52_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~51_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~50_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~49_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add43~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~48_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~47_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal64~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal57~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~46_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~45_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState~32_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~44_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~43_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~42_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan42~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~41_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~40_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~39_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~38_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan10~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector14~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector14~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_savedCursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|ALT_INV_Selector14~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHorizRestore\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|ALT_INV_Selector12~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector12~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector13~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector13~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector14~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[2]~38_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector11~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector9~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector9~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector10~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector10~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector10~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~37_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~36_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charHoriz~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_pixelCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|ALT_INV_cursorHoriz[6]~34_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[6]~33_combout\ : std_logic;
SIGNAL \io2|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~32_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~31_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~30_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~29_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~28_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~27_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~35_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~34_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector33~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector33~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector8~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector8~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~26_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~25_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~24_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal34~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~33_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~23_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~22_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan28~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector8~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal31~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector8~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~21_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~20_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~19_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~18_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan50~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan46~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan46~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan46~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan46~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~17_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~16_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector8~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~32_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add26~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~15_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~14_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~13_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~12_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~31_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal44~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~30_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector33~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector17~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector17~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~36_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~35_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~34_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~33_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.deleteLine~q\ : std_logic;
SIGNAL \io2|ALT_INV_Add41~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector17~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~32_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~31_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal63~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal63~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVertRestore\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|ALT_INV_Add52~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.ins3~q\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~30_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~29_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~28_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~27_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~26_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.insertLine~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.del3~q\ : std_logic;
SIGNAL \io2|ALT_INV_Add43~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[4]~25_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[4]~24_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~29_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal42~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[4]~23_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[4]~22_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.clearS2~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.clearL2~q\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~21_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.dispNextLoc~q\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan43~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan43~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~20_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal58~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal59~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal57~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~19_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~18_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~17_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan28~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~28_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~27_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispCharWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_dispState.dispWrite~q\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[4]~16_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~26_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~25_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~24_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal36~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~23_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal35~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal35~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~15_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~14_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~22_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[4]~13_combout\ : std_logic;
SIGNAL \io2|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.clearChar~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.clearScreen~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.clearLine~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.clearC2~q\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~12_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.processingAdditionalParams~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal31~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal30~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal30~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.processingAdditionalParams~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.waitForLeftBracket~q\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~21_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector17~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector17~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Add49~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz[5]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan41~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~20_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan42~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~19_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~18_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~17_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan51~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~16_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~15_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~14_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~13_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal42~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal34~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert[3]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~12_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal34~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan53~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~9_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal44~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine[0]~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine[3]~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine[3]~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_hActive~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~11_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~10_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~9_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~24_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~23_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~21_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~20_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\ : std_logic;
SIGNAL \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~22_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~21_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\ : std_logic;
SIGNAL \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispWR~q\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|ALT_INV_display_store~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_escState.processingAdditionalParams~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispByteWritten~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispByteSent~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.del2~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.ins2~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispState.idle~q\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_dispAttWRData~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal47~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal47~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal47~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attInverse~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attInverse~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attInverse~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_display_store~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorVert~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_attInverse~q\ : std_logic;
SIGNAL \io4|ALT_INV_rxReadPointer~6_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxReadPointer~4_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io4|ALT_INV_rxState.stopBit~q\ : std_logic;
SIGNAL \io4|ALT_INV_rxReadPointer~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \brg4|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \brg4|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \brg4|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txBuffer[7]~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txBitCount[2]~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal7~2_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_reset~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txClockCount[1]~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txState.stopBit~q\ : std_logic;
SIGNAL \ALT_INV_comb~3_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxReadPointer~6_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxReadPointer~4_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|ALT_INV_rxState.stopBit~q\ : std_logic;
SIGNAL \io1|ALT_INV_rxInPointer~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxReadPointer~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \brg1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \brg1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \brg1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal7~2_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txClockCount[4]~2_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txBuffer[7]~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_process_5~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txByteSent~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_reset~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txClockCount[4]~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txState.stopBit~q\ : std_logic;
SIGNAL \ALT_INV_comb~7_combout\ : std_logic;
SIGNAL \ALT_INV_n_ioWR~combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~15_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~11_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][7]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegBusA_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_PC~46_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~20_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Ap\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][6]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~44_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~18_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[4]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[4]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[4]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO[4]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_DO~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIH[5]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][5]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~42_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~16_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIH[4]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][4]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~40_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~14_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][3]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~38_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~12_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIH[2]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][2]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~36_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIH[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][1]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~34_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegWEH~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[0][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[1][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[3][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[7][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[6][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[5][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[4][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH[2][0]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TmpAddr~12_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux265~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux265~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[8]~32_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[8]~31_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~30_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[8]~29_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux110~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_SP~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[6]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~15_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux100~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[6]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[6]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_R[7]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC[6]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[7]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][7]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][7]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~27_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[6]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][6]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][6]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~25_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[5]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][5]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][5]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~23_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[5]~17_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[5]~16_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][4]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][4]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~21_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[4]~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[4]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TmpAddr~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[3]~5_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][3]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][3]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~19_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][2]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][2]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~17_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[1]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][1]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][1]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_XY_Ind~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux228~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux250~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TState[1]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Auto_Wait_t2~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_TmpAddr[6]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux264~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux264~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux80~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_R~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Special_LD[0]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[0]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_RegWEL~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegWEH~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrC~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrA~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux273~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux274~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[0]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_2~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_2~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_2~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[0][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[1][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[3][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrB_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Alternate~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux275~0_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[7][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[6][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[5][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[4][0]~q\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsL[2][0]~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntE_FF1~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux290~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntE_FF1~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntE_FF1~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_INT_s~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_M1_n~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~14_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~13_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~12_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_R[7]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IntE_FF2~q\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_F_Out~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~11_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[2]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[7]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[7]~5_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[3]~20_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_F~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~11_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Z16_r~q\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Arith16_r~q\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[1]~15_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[3]~14_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[2]~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[4]~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[5]~11_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[7]~10_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~36_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~35_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~34_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~33_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~32_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~31_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~30_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~29_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[6]~9_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[6]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~28_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[4]~19_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[4]~18_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux286~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux285~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux92~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PreserveC_r~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q[6]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~6_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~5_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~4_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_DAA_Q~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_F~0_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[6]~17_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[6]~16_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_sd_read_flag~q\ : std_logic;
SIGNAL \sd1|ALT_INV_host_read_flag~q\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[2]~14_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~13_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~12_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~11_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~10_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[5]~9_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~8_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[5]~7_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[7]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IR[7]~0_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[1]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ISet[1]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ISet~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ISet~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal56~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux228~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Add10~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_MCycle[2]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_7~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal54~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_MCycles\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux295~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_No_BTR~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_IncDecZ~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Pre_XY_F_M\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Add10~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_7~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~10_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC[2]~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux258~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux258~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~9_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~27_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~8_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~7_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~6_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux107~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux242~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux226~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux258~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux293~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_BTR_r~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_PC~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux288~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux288~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Halt_FF~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_SP[2]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux273~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~5_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux274~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux274~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~26_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_SP[2]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal57~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux272~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux142~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux198~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~25_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~24_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~23_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~22_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~21_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~20_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~19_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~18_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux272~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[0]~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~17_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_Mux[0]~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux65~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_SP~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_SP~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_Auto_Wait_t1~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Save_ALU_r~q\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Read_To_Reg_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_cpuDataIn[3]~2_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_n_interface2CS~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_interface4CS~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_interface1CS~2_combout\ : std_logic;
SIGNAL \ALT_INV_cpuDataIn[0]~0_combout\ : std_logic;
SIGNAL \MemoryManagement|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_sdCardCS~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_interface1CS~1_combout\ : std_logic;
SIGNAL \ALT_INV_n_ioRD~0_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_IORQ_n~q\ : std_logic;
SIGNAL \sd1|ALT_INV_ctl_led~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_init_busy~q\ : std_logic;
SIGNAL \sd1|ALT_INV_block_busy~q\ : std_logic;
SIGNAL \sd1|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_led_on_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|ALT_INV_data_sig[7]~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_sd_write_flag~q\ : std_logic;
SIGNAL \sd1|ALT_INV_host_write_flag~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_data_sig[2]~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_sd_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[6]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[5]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[4]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[3]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[2]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[8]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[7]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[9]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[0]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:byte_counter[1]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.write_block_data~q\ : std_logic;
SIGNAL \sd1|ALT_INV_bit_counter~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr28~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr28~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.acmd41~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cmd0~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cmd55~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cmd8~q\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr28~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.cmd58~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.read_block_cmd~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.write_block_cmd~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.write_block_init~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_WideOr29~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.send_regreq~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.send_cmd~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.write_block_byte~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector99~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector77~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.receive_byte_wait~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.receive_ocr_wait~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal10~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[7]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[6]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[5]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[4]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[3]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[2]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[1]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_fsm:bit_counter[0]~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.init~q\ : std_logic;
SIGNAL \sd1|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.idle~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.rst~q\ : std_logic;
SIGNAL \sd1|ALT_INV_state.receive_byte~q\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine[3]~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine[3]~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR1~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR1~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_pixelClockCount\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \io2|ALT_INV_videoR0~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~8_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~7_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~6_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~5_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~4_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|ALT_INV_cursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|ALT_INV_screen_render~3_combout\ : std_logic;
SIGNAL \io2|ALT_INV_cursorOn~q\ : std_logic;
SIGNAL \io2|ALT_INV_cursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|ALT_INV_screen_render~2_combout\ : std_logic;
SIGNAL \io2|ALT_INV_screen_render~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_charScanLine\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|ALT_INV_screen_render~0_combout\ : std_logic;
SIGNAL \io2|ALT_INV_hActive~q\ : std_logic;
SIGNAL \io2|ALT_INV_vActive~q\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~1_combout\ : std_logic;
SIGNAL \io2|ALT_INV_videoR0~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~5_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~4_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~3_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~2_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_n_rts~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_rxInPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|ALT_INV_rxReadPointer\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io4|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txd~1_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txd~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io4|ALT_INV_txByteWritten~q\ : std_logic;
SIGNAL \io4|ALT_INV_txByteSent~q\ : std_logic;
SIGNAL \io4|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \io4|ALT_INV_txClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io4|ALT_INV_txState.dataBit~q\ : std_logic;
SIGNAL \io4|ALT_INV_txState.idle~q\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~5_combout\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~4_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~3_combout\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~2_combout\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_n_rts~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_rxInPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|ALT_INV_rxReadPointer\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io1|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txd~1_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txd~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|ALT_INV_txState.dataBit~q\ : std_logic;
SIGNAL \io1|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|ALT_INV_txClockCount[4]~0_combout\ : std_logic;
SIGNAL \io1|ALT_INV_txByteWritten~q\ : std_logic;
SIGNAL \io1|ALT_INV_txByteSent~q\ : std_logic;
SIGNAL \io1|ALT_INV_txState.idle~q\ : std_logic;
SIGNAL \io2|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_RomActive~0_combout\ : std_logic;
SIGNAL \ALT_INV_n_interface1CS~0_combout\ : std_logic;
SIGNAL \brg1|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_MREQ_n~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux298~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux298~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux298~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux298~0_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux100~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux278~0_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal57~2_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_WR_n~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux262~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux78~4_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux78~3_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~16_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~15_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~14_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~13_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~12_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~11_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux78~2_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~10_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux78~1_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux78~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux262~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux222~0_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux253~0_combout\ : std_logic;
SIGNAL \cpu1|u0|alu|ALT_INV_Q_t~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_Equal57~1_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_I\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu1|u0|ALT_INV_A~46_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_ACC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~44_combout\ : std_logic;
SIGNAL \MemoryManagement|ALT_INV_cpu_entry_select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~42_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~40_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~38_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~36_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~34_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[14]~32_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[14]~30_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[14]~29_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[14]~28_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[14]~27_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[14]~26_combout\ : std_logic;
SIGNAL \cpu1|u0|mcode|ALT_INV_Mux260~2_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A[7]~25_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~24_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~22_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~20_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~18_combout\ : std_logic;
SIGNAL \cpu1|u0|Regs|ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \cpu1|u0|ALT_INV_A~16_combout\ : std_logic;

BEGIN

ww_n_reset <= n_reset;
ww_clk <= clk;
sramAddress <= ww_sramAddress;
n_sRamWE <= ww_n_sRamWE;
n_sRamOE <= ww_n_sRamOE;
n_sRamCS <= ww_n_sRamCS;
ww_rxd1 <= rxd1;
txd1 <= ww_txd1;
rts1 <= ww_rts1;
ww_cts1 <= cts1;
ww_rxd4 <= rxd4;
txd4 <= ww_txd4;
rts4 <= ww_rts4;
ww_cts4 <= cts4;
videoR0 <= ww_videoR0;
videoG0 <= ww_videoG0;
videoB0 <= ww_videoB0;
videoR1 <= ww_videoR1;
videoG1 <= ww_videoG1;
videoB1 <= ww_videoB1;
hSync <= ww_hSync;
vSync <= ww_vSync;
n_sdRamCas <= ww_n_sdRamCas;
n_sdRamRas <= ww_n_sdRamRas;
n_sdRamWe <= ww_n_sdRamWe;
n_sdRamCe <= ww_n_sdRamCe;
sdRamClk <= ww_sdRamClk;
sdRamClkEn <= ww_sdRamClkEn;
sdRamAddr <= ww_sdRamAddr;
ww_sdRamData <= sdRamData;
sdCardSCLK <= ww_sdCardSCLK;
sdCardCS <= ww_sdCardCS;
sdCardMOSI <= ww_sdCardMOSI;
ww_sdCardMISO <= sdCardMISO;
driveLED <= ww_driveLED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & \cpu1|u0|RegDIL[0]~2_combout\ & \cpu1|u0|RegDIL[1]~3_combout\ & \cpu1|u0|RegDIL[2]~4_combout\ & \cpu1|u0|RegDIL[3]~5_combout\ & \cpu1|u0|RegDIL[4]~6_combout\ & \cpu1|u0|RegDIL[5]~7_combout\ & \cpu1|u0|RegDIL[6]~8_combout\ & 
\cpu1|u0|RegDIL[7]~9_combout\);

\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegAddrA[0]~10_combout\);

\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu1|u0|RegAddrC~1_combout\ & \cpu1|u0|RegAddrC~0_combout\ & \cpu1|u0|RegAddrC~2_combout\);

\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\ <= \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & \cpu1|u0|RegDIH[0]~0_combout\ & \cpu1|u0|RegDIH[1]~1_combout\ & \cpu1|u0|RegDIH[2]~2_combout\ & \cpu1|u0|RegDIH[3]~3_combout\ & \cpu1|u0|RegDIH[4]~4_combout\ & \cpu1|u0|RegDIH[5]~5_combout\ & \cpu1|u0|RegDIH[6]~6_combout\ & 
\cpu1|u0|RegDIH[7]~7_combout\);

\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegAddrA[0]~10_combout\);

\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu1|u0|RegAddrC~1_combout\ & \cpu1|u0|RegAddrC~0_combout\ & \cpu1|u0|RegAddrC~2_combout\);

\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\ <= \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\io2|dispAttWRData\(7) & \io2|dispAttWRData\(6) & \io2|dispAttWRData\(5) & \io2|dispAttWRData\(4) & \io2|dispAttWRData[0]~_wirecell_combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(4) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(5) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(6) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(7) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\io2|dispCharWRData\(1) & \io2|dispCharWRData\(0) & \io2|dispAttWRData[3]~_wirecell_combout\ & \io2|dispAttWRData[2]~_wirecell_combout\ & 
\io2|dispAttWRData[1]~_wirecell_combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(4);

\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1) <= \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(4);

\rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu1|u0|A\(10) & \cpu1|u0|A\(9) & \cpu1|u0|A\(8) & \cpu1|u0|A\(7) & \cpu1|u0|A\(6) & \cpu1|u0|A\(5) & \cpu1|u0|A\(4) & \cpu1|u0|A\(3) & \cpu1|u0|A\(2) & 
\cpu1|u0|A\(1) & \cpu1|u0|A\(0));

\rom1|altsyncram_component|auto_generated|q_a\(0) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\rom1|altsyncram_component|auto_generated|q_a\(1) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\rom1|altsyncram_component|auto_generated|q_a\(2) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\rom1|altsyncram_component|auto_generated|q_a\(5) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\rom1|altsyncram_component|auto_generated|q_a\(7) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\rom1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\cpu1|u0|A\(10) & \cpu1|u0|A\(9) & \cpu1|u0|A\(8) & \cpu1|u0|A\(7) & \cpu1|u0|A\(6) & \cpu1|u0|A\(5) & \cpu1|u0|A\(4) & \cpu1|u0|A\(3) & \cpu1|u0|A\(2) & 
\cpu1|u0|A\(1) & \cpu1|u0|A\(0));

\rom1|altsyncram_component|auto_generated|q_a\(3) <= \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\rom1|altsyncram_component|auto_generated|q_a\(4) <= \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\rom1|altsyncram_component|auto_generated|q_a\(6) <= \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);

\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(7) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) & 
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) & 
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) & \io2|charScanLine\(3) & 
\io2|charScanLine\(2) & \io2|charScanLine\(1));

\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(0) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(1) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(2) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(3) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(6) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & \io4|rxCurrentByteBuffer\(7) & \io4|rxCurrentByteBuffer\(6) & \io4|rxCurrentByteBuffer\(5) & \io4|rxCurrentByteBuffer\(4) & \io4|rxCurrentByteBuffer\(3) & \io4|rxCurrentByteBuffer\(2) & \io4|rxCurrentByteBuffer\(1) & 
\io4|rxCurrentByteBuffer\(0));

\io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io4|rxInPointer\(3) & \io4|rxInPointer\(2) & \io4|rxInPointer\(1) & \io4|rxInPointer\(0));

\io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io4|rxReadPointer~0_combout\ & \io4|rxReadPointer~6_combout\ & \io4|rxReadPointer~4_combout\ & \io4|rxReadPointer~9_combout\);

\io4|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a1\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a2\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a3\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a4\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a5\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a6\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a7\ <= \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & \io1|rxCurrentByteBuffer\(7) & \io1|rxCurrentByteBuffer\(6) & \io1|rxCurrentByteBuffer\(5) & \io1|rxCurrentByteBuffer\(4) & \io1|rxCurrentByteBuffer\(3) & \io1|rxCurrentByteBuffer\(2) & \io1|rxCurrentByteBuffer\(1) & 
\io1|rxCurrentByteBuffer\(0));

\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io1|rxInPointer\(3) & \io1|rxInPointer\(2) & \io1|rxInPointer\(1) & \io1|rxInPointer\(0));

\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io1|rxReadPointer~0_combout\ & \io1|rxReadPointer~6_combout\ & \io1|rxReadPointer~4_combout\ & \io1|rxReadPointer~9_combout\);

\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a2\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a3\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a4\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a5\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a6\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a7\ <= \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & \io2|kbBuffer~29_combout\ & \io2|kbBuffer~30_combout\ & \io2|kbBuffer~28_combout\ & \io2|ps2ConvertedByte\(4) & \io2|ps2ConvertedByte\(3) & \io2|ps2ConvertedByte\(2) & \io2|ps2ConvertedByte\(1) & \io2|ps2ConvertedByte\(0));

\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io2|kbInPointer[2]~DUPLICATE_q\ & \io2|kbInPointer[1]~DUPLICATE_q\ & \io2|kbInPointer\(0));

\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io2|kbReadPointer~0_combout\ & \io2|kbReadPointer~3_combout\ & \io2|kbReadPointer[0]~_wirecell_combout\);

\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a2\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a3\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a4\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a5\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a6\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\ <= \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\io2|dispCharWRData\(6) & \io2|dispCharWRData\(5) & \io2|dispCharWRData\(4) & \io2|dispCharWRData\(3) & \io2|dispCharWRData\(2));

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \io2|dispCharWRData\(7));

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\ & 
\io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\ & \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(7) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7) <= \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(7) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) & 
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) & 
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) & \io2|charScanLine\(3) & 
\io2|charScanLine\(2) & \io2|charScanLine\(1));

\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(4) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(5) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(7) <= \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);

\io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io2|keyAddr\(8) & \io2|keyAddr\(7) & \io2|keyAddr\(6) & \io2|keyAddr\(5) & \io2|keyAddr\(4) & \io2|keyAddr\(3) & \io2|keyAddr\(2) & \io2|keyAddr\(1) & 
\io2|keyAddr\(0));

\io2|keyRom|altsyncram_component|auto_generated|q_a\(0) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(1) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(2) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(3) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(4) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(5) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(6) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\io2|keyRom|altsyncram_component|auto_generated|q_a\(7) <= \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\brg1|ALT_INV_process_1~1_combout\ <= NOT \brg1|process_1~1_combout\;
\brg1|ALT_INV_BaudReg\(1) <= NOT \brg1|BaudReg\(1);
\brg1|ALT_INV_BaudReg\(2) <= NOT \brg1|BaudReg\(2);
\brg1|ALT_INV_BaudReg\(0) <= NOT \brg1|BaudReg\(0);
\io1|ALT_INV_txByteLatch\(2) <= NOT \io1|txByteLatch\(2);
\io1|ALT_INV_txBuffer\(3) <= NOT \io1|txBuffer\(3);
\ALT_INV_LessThan0~4_combout\ <= NOT \LessThan0~4_combout\;
\ALT_INV_LessThan0~3_combout\ <= NOT \LessThan0~3_combout\;
\ALT_INV_LessThan0~2_combout\ <= NOT \LessThan0~2_combout\;
\ALT_INV_LessThan0~1_combout\ <= NOT \LessThan0~1_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\cpu1|u0|ALT_INV_M1_n~q\ <= NOT \cpu1|u0|M1_n~q\;
\cpu1|u0|ALT_INV_F~44_combout\ <= NOT \cpu1|u0|F~44_combout\;
\cpu1|u0|ALT_INV_F~43_combout\ <= NOT \cpu1|u0|F~43_combout\;
\cpu1|u0|ALT_INV_F~42_combout\ <= NOT \cpu1|u0|F~42_combout\;
\cpu1|u0|ALT_INV_Fp\(3) <= NOT \cpu1|u0|Fp\(3);
\cpu1|u0|ALT_INV_F[5]~40_combout\ <= NOT \cpu1|u0|F[5]~40_combout\;
\cpu1|u0|ALT_INV_F[5]~39_combout\ <= NOT \cpu1|u0|F[5]~39_combout\;
\cpu1|u0|ALT_INV_F[5]~38_combout\ <= NOT \cpu1|u0|F[5]~38_combout\;
\cpu1|u0|ALT_INV_F~36_combout\ <= NOT \cpu1|u0|F~36_combout\;
\cpu1|u0|ALT_INV_F~35_combout\ <= NOT \cpu1|u0|F~35_combout\;
\cpu1|u0|ALT_INV_F~34_combout\ <= NOT \cpu1|u0|F~34_combout\;
\cpu1|u0|ALT_INV_F[5]~33_combout\ <= NOT \cpu1|u0|F[5]~33_combout\;
\cpu1|u0|ALT_INV_F[5]~32_combout\ <= NOT \cpu1|u0|F[5]~32_combout\;
\cpu1|u0|ALT_INV_F[5]~31_combout\ <= NOT \cpu1|u0|F[5]~31_combout\;
\cpu1|u0|ALT_INV_Fp\(5) <= NOT \cpu1|u0|Fp\(5);
\cpu1|u0|ALT_INV_F[5]~30_combout\ <= NOT \cpu1|u0|F[5]~30_combout\;
\cpu1|u0|ALT_INV_F[5]~29_combout\ <= NOT \cpu1|u0|F[5]~29_combout\;
\cpu1|u0|ALT_INV_F[5]~28_combout\ <= NOT \cpu1|u0|F[5]~28_combout\;
\io1|ALT_INV_rxCurrentByteBuffer\(4) <= NOT \io1|rxCurrentByteBuffer\(4);
\io1|ALT_INV_rxCurrentByteBuffer\(2) <= NOT \io1|rxCurrentByteBuffer\(2);
\io2|ALT_INV_kbd_ctl~7_combout\ <= NOT \io2|kbd_ctl~7_combout\;
\io2|ALT_INV_ps2Caps~q\ <= NOT \io2|ps2Caps~q\;
\io2|ALT_INV_ps2Ctrl~q\ <= NOT \io2|ps2Ctrl~q\;
\io1|ALT_INV_rxCurrentByteBuffer\(1) <= NOT \io1|rxCurrentByteBuffer\(1);
\cpu1|u0|alu|ALT_INV_comb~0_combout\ <= NOT \cpu1|u0|alu|comb~0_combout\;
\io2|ALT_INV_kbBuffer~26_combout\ <= NOT \io2|kbBuffer~26_combout\;
\io2|ALT_INV_kbReadPointer[0]~5_combout\ <= NOT \io2|kbReadPointer[0]~5_combout\;
\io2|ALT_INV_kbBuffer~24_combout\ <= NOT \io2|kbBuffer~24_combout\;
\io2|ALT_INV_kbReadPointer~3_combout\ <= NOT \io2|kbReadPointer~3_combout\;
\io2|ALT_INV_kbInPointer[3]~1_combout\ <= NOT \io2|kbInPointer[3]~1_combout\;
\io2|ALT_INV_kbInPointer~0_combout\ <= NOT \io2|kbInPointer~0_combout\;
\io2|ALT_INV_kbBuffer~22_combout\ <= NOT \io2|kbBuffer~22_combout\;
\io2|ALT_INV_Equal19~0_combout\ <= NOT \io2|Equal19~0_combout\;
\io2|ALT_INV_Equal26~1_combout\ <= NOT \io2|Equal26~1_combout\;
\io2|ALT_INV_ps2ConvertedByte\(7) <= NOT \io2|ps2ConvertedByte\(7);
\io2|ALT_INV_ps2ConvertedByte\(6) <= NOT \io2|ps2ConvertedByte\(6);
\io2|ALT_INV_ps2ConvertedByte\(5) <= NOT \io2|ps2ConvertedByte\(5);
\io2|ALT_INV_Equal26~0_combout\ <= NOT \io2|Equal26~0_combout\;
\io2|ALT_INV_ps2ConvertedByte\(4) <= NOT \io2|ps2ConvertedByte\(4);
\io2|ALT_INV_ps2ConvertedByte\(3) <= NOT \io2|ps2ConvertedByte\(3);
\io2|ALT_INV_ps2ConvertedByte\(2) <= NOT \io2|ps2ConvertedByte\(2);
\io2|ALT_INV_ps2ConvertedByte\(1) <= NOT \io2|ps2ConvertedByte\(1);
\io2|ALT_INV_ps2ConvertedByte\(0) <= NOT \io2|ps2ConvertedByte\(0);
\io2|ALT_INV_Equal23~0_combout\ <= NOT \io2|Equal23~0_combout\;
\io2|ALT_INV_ps2Scroll~1_combout\ <= NOT \io2|ps2Scroll~1_combout\;
\io2|ALT_INV_ps2Scroll~0_combout\ <= NOT \io2|ps2Scroll~0_combout\;
\io2|ALT_INV_ps2ClkCount\(2) <= NOT \io2|ps2ClkCount\(2);
\io2|ALT_INV_ps2ClkCount\(1) <= NOT \io2|ps2ClkCount\(1);
\io2|ALT_INV_ps2ClkCount\(3) <= NOT \io2|ps2ClkCount\(3);
\io2|ALT_INV_ps2ClkCount\(0) <= NOT \io2|ps2ClkCount\(0);
\io2|ALT_INV_kbd_ctl~6_combout\ <= NOT \io2|kbd_ctl~6_combout\;
\io2|ALT_INV_n_kbWR~0_combout\ <= NOT \io2|n_kbWR~0_combout\;
\io2|ALT_INV_kbd_ctl~5_combout\ <= NOT \io2|kbd_ctl~5_combout\;
\io2|ALT_INV_ps2WriteByte~0_combout\ <= NOT \io2|ps2WriteByte~0_combout\;
\io2|ALT_INV_Equal22~0_combout\ <= NOT \io2|Equal22~0_combout\;
\io2|ALT_INV_Equal18~0_combout\ <= NOT \io2|Equal18~0_combout\;
\io2|ALT_INV_Equal21~0_combout\ <= NOT \io2|Equal21~0_combout\;
\io2|ALT_INV_Equal20~1_combout\ <= NOT \io2|Equal20~1_combout\;
\io2|ALT_INV_ps2WriteByte2~0_combout\ <= NOT \io2|ps2WriteByte2~0_combout\;
\io2|ALT_INV_Equal20~0_combout\ <= NOT \io2|Equal20~0_combout\;
\io2|ALT_INV_kbd_ctl~4_combout\ <= NOT \io2|kbd_ctl~4_combout\;
\io2|ALT_INV_ps2PreviousByte\(6) <= NOT \io2|ps2PreviousByte\(6);
\io2|ALT_INV_ps2PreviousByte\(5) <= NOT \io2|ps2PreviousByte\(5);
\io2|ALT_INV_ps2PreviousByte\(3) <= NOT \io2|ps2PreviousByte\(3);
\io2|ALT_INV_ps2PreviousByte\(2) <= NOT \io2|ps2PreviousByte\(2);
\io2|ALT_INV_ps2PreviousByte\(1) <= NOT \io2|ps2PreviousByte\(1);
\io2|ALT_INV_ps2PreviousByte\(0) <= NOT \io2|ps2PreviousByte\(0);
\io2|ALT_INV_ps2PreviousByte\(7) <= NOT \io2|ps2PreviousByte\(7);
\io2|ALT_INV_ps2PreviousByte\(4) <= NOT \io2|ps2PreviousByte\(4);
\io2|ALT_INV_Equal15~0_combout\ <= NOT \io2|Equal15~0_combout\;
\io2|ALT_INV_kbReadPointer~0_combout\ <= NOT \io2|kbReadPointer~0_combout\;
\io1|ALT_INV_rxReadPointer[0]~8_combout\ <= NOT \io1|rxReadPointer[0]~8_combout\;
\io4|ALT_INV_rxReadPointer[0]~8_combout\ <= NOT \io4|rxReadPointer[0]~8_combout\;
\io2|ALT_INV_kbWRParity~1_combout\ <= NOT \io2|kbWRParity~1_combout\;
\io2|ALT_INV_kbBuffer~21_combout\ <= NOT \io2|kbBuffer~21_combout\;
\io2|ALT_INV_ps2ClkFiltered~q\ <= NOT \io2|ps2ClkFiltered~q\;
\io2|ALT_INV_ps2PrevClk~q\ <= NOT \io2|ps2PrevClk~q\;
\io2|ALT_INV_LessThan17~2_combout\ <= NOT \io2|LessThan17~2_combout\;
\io2|ALT_INV_LessThan17~1_combout\ <= NOT \io2|LessThan17~1_combout\;
\io2|ALT_INV_LessThan17~0_combout\ <= NOT \io2|LessThan17~0_combout\;
\io2|ALT_INV_ps2DataOut~1_combout\ <= NOT \io2|ps2DataOut~1_combout\;
\io2|ALT_INV_kbWRParity~0_combout\ <= NOT \io2|kbWRParity~0_combout\;
\io2|ALT_INV_Mux1~1_combout\ <= NOT \io2|Mux1~1_combout\;
\io2|ALT_INV_ps2WriteByte\(4) <= NOT \io2|ps2WriteByte\(4);
\io2|ALT_INV_Mux1~0_combout\ <= NOT \io2|Mux1~0_combout\;
\io2|ALT_INV_ps2WriteByte\(3) <= NOT \io2|ps2WriteByte\(3);
\io2|ALT_INV_ps2WriteByte\(2) <= NOT \io2|ps2WriteByte\(2);
\io2|ALT_INV_ps2WriteByte\(1) <= NOT \io2|ps2WriteByte\(1);
\io2|ALT_INV_ps2WriteByte\(0) <= NOT \io2|ps2WriteByte\(0);
\io2|ALT_INV_ps2DataOut~0_combout\ <= NOT \io2|ps2DataOut~0_combout\;
\io2|ALT_INV_Equal27~0_combout\ <= NOT \io2|Equal27~0_combout\;
\io2|ALT_INV_ps2WriteClkCount\(2) <= NOT \io2|ps2WriteClkCount\(2);
\io2|ALT_INV_ps2WriteClkCount\(1) <= NOT \io2|ps2WriteClkCount\(1);
\io2|ALT_INV_ps2WriteClkCount\(0) <= NOT \io2|ps2WriteClkCount\(0);
\io2|ALT_INV_kbWRParity~q\ <= NOT \io2|kbWRParity~q\;
\io2|ALT_INV_ps2WriteClkCount\(4) <= NOT \io2|ps2WriteClkCount\(4);
\io2|ALT_INV_ps2WriteClkCount\(3) <= NOT \io2|ps2WriteClkCount\(3);
\io2|ALT_INV_kbd_ctl~3_combout\ <= NOT \io2|kbd_ctl~3_combout\;
\io2|ALT_INV_Equal11~7_combout\ <= NOT \io2|Equal11~7_combout\;
\io2|ALT_INV_Equal11~6_combout\ <= NOT \io2|Equal11~6_combout\;
\io2|ALT_INV_kbd_ctl~2_combout\ <= NOT \io2|kbd_ctl~2_combout\;
\io2|ALT_INV_LessThan16~1_combout\ <= NOT \io2|LessThan16~1_combout\;
\io2|ALT_INV_LessThan16~0_combout\ <= NOT \io2|LessThan16~0_combout\;
\io2|ALT_INV_Equal11~5_combout\ <= NOT \io2|Equal11~5_combout\;
\io2|ALT_INV_Equal11~4_combout\ <= NOT \io2|Equal11~4_combout\;
\io2|ALT_INV_Equal11~3_combout\ <= NOT \io2|Equal11~3_combout\;
\io2|ALT_INV_Equal11~2_combout\ <= NOT \io2|Equal11~2_combout\;
\io2|ALT_INV_kbd_ctl~1_combout\ <= NOT \io2|kbd_ctl~1_combout\;
\io2|ALT_INV_LessThan15~1_combout\ <= NOT \io2|LessThan15~1_combout\;
\io2|ALT_INV_LessThan15~0_combout\ <= NOT \io2|LessThan15~0_combout\;
\io2|ALT_INV_kbd_ctl~0_combout\ <= NOT \io2|kbd_ctl~0_combout\;
\io2|ALT_INV_LessThan14~3_combout\ <= NOT \io2|LessThan14~3_combout\;
\io2|ALT_INV_LessThan14~2_combout\ <= NOT \io2|LessThan14~2_combout\;
\io2|ALT_INV_LessThan14~1_combout\ <= NOT \io2|LessThan14~1_combout\;
\io2|ALT_INV_LessThan14~0_combout\ <= NOT \io2|LessThan14~0_combout\;
\io2|ALT_INV_Equal11~1_combout\ <= NOT \io2|Equal11~1_combout\;
\io2|ALT_INV_Equal11~0_combout\ <= NOT \io2|Equal11~0_combout\;
\io2|ALT_INV_n_kbWR~q\ <= NOT \io2|n_kbWR~q\;
\cpu1|u0|ALT_INV_DO~19_combout\ <= NOT \cpu1|u0|DO~19_combout\;
\sd1|ALT_INV_din_latched\(5) <= NOT \sd1|din_latched\(5);
\sd1|ALT_INV_data_sig\(4) <= NOT \sd1|data_sig\(4);
\sd1|ALT_INV_cmd_out\(52) <= NOT \sd1|cmd_out\(52);
\sd1|ALT_INV_Selector116~0_combout\ <= NOT \sd1|Selector116~0_combout\;
\sd1|ALT_INV_return_state.poll_cmd~q\ <= NOT \sd1|return_state.poll_cmd~q\;
\sd1|ALT_INV_return_state.cardsel~q\ <= NOT \sd1|return_state.cardsel~q\;
\sd1|ALT_INV_block_read~0_combout\ <= NOT \sd1|block_read~0_combout\;
\sd1|ALT_INV_wr_cmd_reg~2_combout\ <= NOT \sd1|wr_cmd_reg~2_combout\;
\sd1|ALT_INV_block_start_ack~q\ <= NOT \sd1|block_start_ack~q\;
\sd1|ALT_INV_block_write~0_combout\ <= NOT \sd1|block_write~0_combout\;
\sd1|ALT_INV_wr_cmd_reg~1_combout\ <= NOT \sd1|wr_cmd_reg~1_combout\;
\sd1|ALT_INV_wr_cmd_reg~0_combout\ <= NOT \sd1|wr_cmd_reg~0_combout\;
\sd1|ALT_INV_return_state.send_regreq~0_combout\ <= NOT \sd1|return_state.send_regreq~0_combout\;
\io2|ALT_INV_LessThan9~3_combout\ <= NOT \io2|LessThan9~3_combout\;
\io2|ALT_INV_LessThan9~2_combout\ <= NOT \io2|LessThan9~2_combout\;
\io2|ALT_INV_LessThan9~1_combout\ <= NOT \io2|LessThan9~1_combout\;
\io2|ALT_INV_LessThan9~0_combout\ <= NOT \io2|LessThan9~0_combout\;
\io2|ALT_INV_param2[6]~2_combout\ <= NOT \io2|param2[6]~2_combout\;
\io2|ALT_INV_param2~1_combout\ <= NOT \io2|param2~1_combout\;
\io2|ALT_INV_param1~12_combout\ <= NOT \io2|param1~12_combout\;
\io2|ALT_INV_Selector25~0_combout\ <= NOT \io2|Selector25~0_combout\;
\io2|ALT_INV_cursorVertRestore[0]~4_combout\ <= NOT \io2|cursorVertRestore[0]~4_combout\;
\io2|ALT_INV_cursorVertRestore[1]~3_combout\ <= NOT \io2|cursorVertRestore[1]~3_combout\;
\io2|ALT_INV_display_store~41_combout\ <= NOT \io2|display_store~41_combout\;
\io2|ALT_INV_cursorVertRestore[1]~2_combout\ <= NOT \io2|cursorVertRestore[1]~2_combout\;
\cpu1|u0|ALT_INV_TmpAddr\(3) <= NOT \cpu1|u0|TmpAddr\(3);
\cpu1|u0|Regs|ALT_INV_Mux40~5_combout\ <= NOT \cpu1|u0|Regs|Mux40~5_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(11) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(11);
\cpu1|u0|ALT_INV_A~14_combout\ <= NOT \cpu1|u0|A~14_combout\;
\cpu1|u0|ALT_INV_PC\(3) <= NOT \cpu1|u0|PC\(3);
\cpu1|u0|ALT_INV_SP\(3) <= NOT \cpu1|u0|SP\(3);
\cpu1|ALT_INV_DI_Reg\(3) <= NOT \cpu1|DI_Reg\(3);
\cpu1|u0|ALT_INV_TmpAddr\(2) <= NOT \cpu1|u0|TmpAddr\(2);
\cpu1|u0|Regs|ALT_INV_Mux40~4_combout\ <= NOT \cpu1|u0|Regs|Mux40~4_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(12) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(12);
\cpu1|u0|ALT_INV_A~12_combout\ <= NOT \cpu1|u0|A~12_combout\;
\cpu1|u0|ALT_INV_PC\(2) <= NOT \cpu1|u0|PC\(2);
\cpu1|u0|ALT_INV_SP\(2) <= NOT \cpu1|u0|SP\(2);
\cpu1|ALT_INV_DI_Reg\(2) <= NOT \cpu1|DI_Reg\(2);
\cpu1|u0|ALT_INV_TmpAddr\(1) <= NOT \cpu1|u0|TmpAddr\(1);
\cpu1|u0|Regs|ALT_INV_Mux40~3_combout\ <= NOT \cpu1|u0|Regs|Mux40~3_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(13) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(13);
\cpu1|u0|ALT_INV_A~10_combout\ <= NOT \cpu1|u0|A~10_combout\;
\cpu1|u0|ALT_INV_PC\(1) <= NOT \cpu1|u0|PC\(1);
\cpu1|u0|ALT_INV_SP\(1) <= NOT \cpu1|u0|SP\(1);
\cpu1|ALT_INV_DI_Reg\(1) <= NOT \cpu1|DI_Reg\(1);
\cpu1|u0|ALT_INV_Equal57~0_combout\ <= NOT \cpu1|u0|Equal57~0_combout\;
\cpu1|u0|ALT_INV_Equal0~2_combout\ <= NOT \cpu1|u0|Equal0~2_combout\;
\cpu1|u0|ALT_INV_Equal0~1_combout\ <= NOT \cpu1|u0|Equal0~1_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[1]~6_combout\ <= NOT \cpu1|u0|mcode|TStates[1]~6_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[1]~5_combout\ <= NOT \cpu1|u0|mcode|TStates[1]~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux201~0_combout\ <= NOT \cpu1|u0|mcode|Mux201~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~6_combout\ <= NOT \cpu1|u0|mcode|Mux202~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~5_combout\ <= NOT \cpu1|u0|mcode|Mux202~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~4_combout\ <= NOT \cpu1|u0|mcode|Mux202~4_combout\;
\cpu1|u0|ALT_INV_TState\(1) <= NOT \cpu1|u0|TState\(1);
\cpu1|u0|ALT_INV_Equal0~0_combout\ <= NOT \cpu1|u0|Equal0~0_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[0]~4_combout\ <= NOT \cpu1|u0|mcode|TStates[0]~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux92~3_combout\ <= NOT \cpu1|u0|mcode|Mux92~3_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[0]~3_combout\ <= NOT \cpu1|u0|mcode|TStates[0]~3_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[0]~2_combout\ <= NOT \cpu1|u0|mcode|TStates[0]~2_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[0]~1_combout\ <= NOT \cpu1|u0|mcode|TStates[0]~1_combout\;
\cpu1|u0|mcode|ALT_INV_TStates[0]~0_combout\ <= NOT \cpu1|u0|mcode|TStates[0]~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~3_combout\ <= NOT \cpu1|u0|mcode|Mux202~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~2_combout\ <= NOT \cpu1|u0|mcode|Mux202~2_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~8_combout\ <= NOT \cpu1|u0|alu|Q_t~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~1_combout\ <= NOT \cpu1|u0|mcode|Mux202~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux202~0_combout\ <= NOT \cpu1|u0|mcode|Mux202~0_combout\;
\cpu1|u0|ALT_INV_TState\(0) <= NOT \cpu1|u0|TState\(0);
\cpu1|u0|ALT_INV_A[7]~7_combout\ <= NOT \cpu1|u0|A[7]~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux287~5_combout\ <= NOT \cpu1|u0|mcode|Mux287~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux287~4_combout\ <= NOT \cpu1|u0|mcode|Mux287~4_combout\;
\cpu1|u0|ALT_INV_A[7]~6_combout\ <= NOT \cpu1|u0|A[7]~6_combout\;
\cpu1|u0|ALT_INV_A[7]~5_combout\ <= NOT \cpu1|u0|A[7]~5_combout\;
\cpu1|u0|ALT_INV_A[7]~4_combout\ <= NOT \cpu1|u0|A[7]~4_combout\;
\cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\ <= NOT \cpu1|u0|NextIs_XY_Fetch~1_combout\;
\cpu1|u0|ALT_INV_process_1~0_combout\ <= NOT \cpu1|u0|process_1~0_combout\;
\cpu1|u0|ALT_INV_XY_Ind~q\ <= NOT \cpu1|u0|XY_Ind~q\;
\cpu1|u0|ALT_INV_NextIs_XY_Fetch~0_combout\ <= NOT \cpu1|u0|NextIs_XY_Fetch~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux266~0_combout\ <= NOT \cpu1|u0|mcode|Mux266~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux265~0_combout\ <= NOT \cpu1|u0|mcode|Mux265~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~1_combout\ <= NOT \cpu1|u0|alu|Mux7~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux206~2_combout\ <= NOT \cpu1|u0|mcode|Mux206~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux206~1_combout\ <= NOT \cpu1|u0|mcode|Mux206~1_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\;
\cpu1|u0|ALT_INV_PC[2]~1_combout\ <= NOT \cpu1|u0|PC[2]~1_combout\;
\cpu1|u0|ALT_INV_A~3_combout\ <= NOT \cpu1|u0|A~3_combout\;
\cpu1|u0|ALT_INV_process_0~1_combout\ <= NOT \cpu1|u0|process_0~1_combout\;
\cpu1|u0|ALT_INV_IStatus\(0) <= NOT \cpu1|u0|IStatus\(0);
\cpu1|u0|ALT_INV_IStatus\(1) <= NOT \cpu1|u0|IStatus\(1);
\cpu1|u0|mcode|ALT_INV_Mux113~1_combout\ <= NOT \cpu1|u0|mcode|Mux113~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux198~0_combout\ <= NOT \cpu1|u0|mcode|Mux198~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux112~1_combout\ <= NOT \cpu1|u0|mcode|Mux112~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux92~2_combout\ <= NOT \cpu1|u0|mcode|Mux92~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux113~0_combout\ <= NOT \cpu1|u0|mcode|Mux113~0_combout\;
\cpu1|u0|ALT_INV_PC[8]~0_combout\ <= NOT \cpu1|u0|PC[8]~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux287~3_combout\ <= NOT \cpu1|u0|mcode|Mux287~3_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~7_combout\ <= NOT \cpu1|u0|alu|Q_t~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux287~2_combout\ <= NOT \cpu1|u0|mcode|Mux287~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux287~1_combout\ <= NOT \cpu1|u0|mcode|Mux287~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux112~0_combout\ <= NOT \cpu1|u0|mcode|Mux112~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~0_combout\ <= NOT \cpu1|u0|alu|Mux7~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux79~0_combout\ <= NOT \cpu1|u0|mcode|Mux79~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux287~0_combout\ <= NOT \cpu1|u0|mcode|Mux287~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux294~0_combout\ <= NOT \cpu1|u0|mcode|Mux294~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux279~0_combout\ <= NOT \cpu1|u0|mcode|Mux279~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux86~2_combout\ <= NOT \cpu1|u0|mcode|Mux86~2_combout\;
\cpu1|u0|ALT_INV_process_0~0_combout\ <= NOT \cpu1|u0|process_0~0_combout\;
\cpu1|u0|ALT_INV_TState\(2) <= NOT \cpu1|u0|TState\(2);
\cpu1|u0|ALT_INV_TmpAddr\(0) <= NOT \cpu1|u0|TmpAddr\(0);
\cpu1|u0|Regs|ALT_INV_Mux40~2_combout\ <= NOT \cpu1|u0|Regs|Mux40~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux40~1_combout\ <= NOT \cpu1|u0|Regs|Mux40~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux40~0_combout\ <= NOT \cpu1|u0|Regs|Mux40~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(2) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(2);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(1) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(1);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(0) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(0);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(6) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(6);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(5) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(5);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(4) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(4);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(3) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(3);
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(14) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(14);
\cpu1|u0|ALT_INV_A~2_combout\ <= NOT \cpu1|u0|A~2_combout\;
\cpu1|u0|ALT_INV_A[7]~1_combout\ <= NOT \cpu1|u0|A[7]~1_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~8_combout\ <= NOT \cpu1|u0|mcode|Mux77~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~7_combout\ <= NOT \cpu1|u0|mcode|Mux77~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~6_combout\ <= NOT \cpu1|u0|mcode|Mux77~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~5_combout\ <= NOT \cpu1|u0|mcode|Mux77~5_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~6_combout\ <= NOT \cpu1|u0|alu|Q_t~6_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To~6_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To~6_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To~5_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To~5_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To~4_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~7_combout\ <= NOT \cpu1|u0|mcode|Mux209~7_combout\;
\cpu1|u0|ALT_INV_A[7]~0_combout\ <= NOT \cpu1|u0|A[7]~0_combout\;
\cpu1|u0|ALT_INV_RegAddrA~0_combout\ <= NOT \cpu1|u0|RegAddrA~0_combout\;
\cpu1|u0|ALT_INV_XY_State\(0) <= NOT \cpu1|u0|XY_State\(0);
\cpu1|u0|ALT_INV_XY_State\(1) <= NOT \cpu1|u0|XY_State\(1);
\cpu1|u0|mcode|ALT_INV_Set_Addr_To~3_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux75~0_combout\ <= NOT \cpu1|u0|mcode|Mux75~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~4_combout\ <= NOT \cpu1|u0|mcode|Mux77~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~3_combout\ <= NOT \cpu1|u0|mcode|Mux77~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~2_combout\ <= NOT \cpu1|u0|mcode|Mux77~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~1_combout\ <= NOT \cpu1|u0|mcode|Mux77~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~0_combout\ <= NOT \cpu1|u0|mcode|Mux77~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~5_combout\ <= NOT \cpu1|u0|alu|Q_t~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux102~1_combout\ <= NOT \cpu1|u0|mcode|Mux102~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux245~0_combout\ <= NOT \cpu1|u0|mcode|Mux245~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux261~1_combout\ <= NOT \cpu1|u0|mcode|Mux261~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux261~0_combout\ <= NOT \cpu1|u0|mcode|Mux261~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux208~0_combout\ <= NOT \cpu1|u0|mcode|Mux208~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~6_combout\ <= NOT \cpu1|u0|mcode|Mux209~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~5_combout\ <= NOT \cpu1|u0|mcode|Mux209~5_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~4_combout\ <= NOT \cpu1|u0|alu|Q_t~4_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~3_combout\ <= NOT \cpu1|u0|alu|Q_t~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~4_combout\ <= NOT \cpu1|u0|mcode|Mux209~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~3_combout\ <= NOT \cpu1|u0|mcode|Mux209~3_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To~2_combout\;
\cpu1|u0|ALT_INV_Equal4~1_combout\ <= NOT \cpu1|u0|Equal4~1_combout\;
\cpu1|u0|ALT_INV_Equal4~0_combout\ <= NOT \cpu1|u0|Equal4~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux102~0_combout\ <= NOT \cpu1|u0|mcode|Mux102~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux92~1_combout\ <= NOT \cpu1|u0|mcode|Mux92~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux206~0_combout\ <= NOT \cpu1|u0|mcode|Mux206~0_combout\;
\cpu1|u0|ALT_INV_Equal3~0_combout\ <= NOT \cpu1|u0|Equal3~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux86~1_combout\ <= NOT \cpu1|u0|mcode|Mux86~1_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux260~1_combout\ <= NOT \cpu1|u0|mcode|Mux260~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~9_combout\ <= NOT \cpu1|u0|mcode|Mux76~9_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~8_combout\ <= NOT \cpu1|u0|mcode|Mux76~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux57~4_combout\ <= NOT \cpu1|u0|mcode|Mux57~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~7_combout\ <= NOT \cpu1|u0|mcode|Mux76~7_combout\;
\cpu1|u0|ALT_INV_IntCycle~q\ <= NOT \cpu1|u0|IntCycle~q\;
\cpu1|u0|mcode|ALT_INV_Mux64~0_combout\ <= NOT \cpu1|u0|mcode|Mux64~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux260~0_combout\ <= NOT \cpu1|u0|mcode|Mux260~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~6_combout\ <= NOT \cpu1|u0|mcode|Mux76~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~5_combout\ <= NOT \cpu1|u0|mcode|Mux76~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~4_combout\ <= NOT \cpu1|u0|mcode|Mux76~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~3_combout\ <= NOT \cpu1|u0|mcode|Mux76~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux221~0_combout\ <= NOT \cpu1|u0|mcode|Mux221~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux92~0_combout\ <= NOT \cpu1|u0|mcode|Mux92~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~2_combout\ <= NOT \cpu1|u0|mcode|Mux76~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~1_combout\ <= NOT \cpu1|u0|mcode|Mux76~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux57~3_combout\ <= NOT \cpu1|u0|mcode|Mux57~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux46~0_combout\ <= NOT \cpu1|u0|mcode|Mux46~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux76~0_combout\ <= NOT \cpu1|u0|mcode|Mux76~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux45~1_combout\ <= NOT \cpu1|u0|mcode|Mux45~1_combout\;
\cpu1|u0|ALT_INV_F\(2) <= NOT \cpu1|u0|F\(2);
\cpu1|u0|ALT_INV_F\(7) <= NOT \cpu1|u0|F\(7);
\cpu1|u0|mcode|ALT_INV_Mux45~0_combout\ <= NOT \cpu1|u0|mcode|Mux45~0_combout\;
\cpu1|u0|ALT_INV_F\(6) <= NOT \cpu1|u0|F\(6);
\cpu1|u0|ALT_INV_F\(0) <= NOT \cpu1|u0|F\(0);
\cpu1|u0|alu|ALT_INV_Q_t~2_combout\ <= NOT \cpu1|u0|alu|Q_t~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~2_combout\ <= NOT \cpu1|u0|mcode|Mux209~2_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~1_combout\ <= NOT \cpu1|u0|alu|Q_t~1_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~0_combout\ <= NOT \cpu1|u0|alu|Q_t~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~1_combout\ <= NOT \cpu1|u0|mcode|Mux209~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux57~2_combout\ <= NOT \cpu1|u0|mcode|Mux57~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux209~0_combout\ <= NOT \cpu1|u0|mcode|Mux209~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux86~0_combout\ <= NOT \cpu1|u0|mcode|Mux86~0_combout\;
\cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\ <= NOT \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\;
\cpu1|u0|mcode|ALT_INV_Equal8~0_combout\ <= NOT \cpu1|u0|mcode|Equal8~0_combout\;
\cpu1|u0|ALT_INV_ISet\(0) <= NOT \cpu1|u0|ISet\(0);
\cpu1|u0|ALT_INV_ISet\(1) <= NOT \cpu1|u0|ISet\(1);
\cpu1|u0|mcode|ALT_INV_Mux57~1_combout\ <= NOT \cpu1|u0|mcode|Mux57~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux131~0_combout\ <= NOT \cpu1|u0|mcode|Mux131~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux57~0_combout\ <= NOT \cpu1|u0|mcode|Mux57~0_combout\;
\cpu1|u0|ALT_INV_MCycle\(0) <= NOT \cpu1|u0|MCycle\(0);
\cpu1|u0|ALT_INV_MCycle\(1) <= NOT \cpu1|u0|MCycle\(1);
\cpu1|u0|ALT_INV_MCycle\(2) <= NOT \cpu1|u0|MCycle\(2);
\cpu1|u0|ALT_INV_PC\(0) <= NOT \cpu1|u0|PC\(0);
\cpu1|u0|ALT_INV_SP\(0) <= NOT \cpu1|u0|SP\(0);
\cpu1|ALT_INV_DI_Reg\(0) <= NOT \cpu1|DI_Reg\(0);
\sd1|ALT_INV_data_sig\(7) <= NOT \sd1|data_sig\(7);
\sd1|ALT_INV_cmd_out\(55) <= NOT \sd1|cmd_out\(55);
\sd1|ALT_INV_cmd_mode~q\ <= NOT \sd1|cmd_mode~q\;
\sd1|ALT_INV_sdCS~q\ <= NOT \sd1|sdCS~q\;
\sd1|ALT_INV_sclk_sig~q\ <= NOT \sd1|sclk_sig~q\;
\io4|ALT_INV_n_rts~q\ <= NOT \io4|n_rts~q\;
\io4|ALT_INV_txd~q\ <= NOT \io4|txd~q\;
\io1|ALT_INV_n_rts~q\ <= NOT \io1|n_rts~q\;
\io1|ALT_INV_txd~q\ <= NOT \io1|txd~q\;
\ALT_INV_n_monRomCS~0_combout\ <= NOT \n_monRomCS~0_combout\;
\ALT_INV_n_RomActive~q\ <= NOT \n_RomActive~q\;
\cpu1|ALT_INV_RD_n~q\ <= NOT \cpu1|RD_n~q\;
\ALT_INV_n_memWR~0_combout\ <= NOT \n_memWR~0_combout\;
\cpu1|ALT_INV_MREQ_n~q\ <= NOT \cpu1|MREQ_n~q\;
\cpu1|ALT_INV_WR_n~q\ <= NOT \cpu1|WR_n~q\;
\MemoryManagement|ALT_INV_mmu_entry[3].frame\(5) <= NOT \MemoryManagement|mmu_entry[3].frame\(5);
\MemoryManagement|ALT_INV_mmu_entry[2].frame\(5) <= NOT \MemoryManagement|mmu_entry[2].frame\(5);
\MemoryManagement|ALT_INV_mmu_entry[1].frame\(5) <= NOT \MemoryManagement|mmu_entry[1].frame\(5);
\MemoryManagement|ALT_INV_mmu_entry[0].frame\(5) <= NOT \MemoryManagement|mmu_entry[0].frame\(5);
\MemoryManagement|ALT_INV_mmu_entry[3].frame\(4) <= NOT \MemoryManagement|mmu_entry[3].frame\(4);
\MemoryManagement|ALT_INV_mmu_entry[2].frame\(4) <= NOT \MemoryManagement|mmu_entry[2].frame\(4);
\MemoryManagement|ALT_INV_mmu_entry[1].frame\(4) <= NOT \MemoryManagement|mmu_entry[1].frame\(4);
\MemoryManagement|ALT_INV_mmu_entry[0].frame\(4) <= NOT \MemoryManagement|mmu_entry[0].frame\(4);
\MemoryManagement|ALT_INV_mmu_entry[3].frame\(3) <= NOT \MemoryManagement|mmu_entry[3].frame\(3);
\MemoryManagement|ALT_INV_mmu_entry[2].frame\(3) <= NOT \MemoryManagement|mmu_entry[2].frame\(3);
\MemoryManagement|ALT_INV_mmu_entry[1].frame\(3) <= NOT \MemoryManagement|mmu_entry[1].frame\(3);
\MemoryManagement|ALT_INV_mmu_entry[0].frame\(3) <= NOT \MemoryManagement|mmu_entry[0].frame\(3);
\MemoryManagement|ALT_INV_mmu_entry[3].frame\(2) <= NOT \MemoryManagement|mmu_entry[3].frame\(2);
\MemoryManagement|ALT_INV_mmu_entry[2].frame\(2) <= NOT \MemoryManagement|mmu_entry[2].frame\(2);
\MemoryManagement|ALT_INV_mmu_entry[1].frame\(2) <= NOT \MemoryManagement|mmu_entry[1].frame\(2);
\MemoryManagement|ALT_INV_mmu_entry[0].frame\(2) <= NOT \MemoryManagement|mmu_entry[0].frame\(2);
\MemoryManagement|ALT_INV_mmu_entry[3].frame\(1) <= NOT \MemoryManagement|mmu_entry[3].frame\(1);
\MemoryManagement|ALT_INV_mmu_entry[2].frame\(1) <= NOT \MemoryManagement|mmu_entry[2].frame\(1);
\MemoryManagement|ALT_INV_mmu_entry[1].frame\(1) <= NOT \MemoryManagement|mmu_entry[1].frame\(1);
\MemoryManagement|ALT_INV_mmu_entry[0].frame\(1) <= NOT \MemoryManagement|mmu_entry[0].frame\(1);
\MemoryManagement|ALT_INV_mmu_entry[3].frame\(0) <= NOT \MemoryManagement|mmu_entry[3].frame\(0);
\MemoryManagement|ALT_INV_mmu_entry[2].frame\(0) <= NOT \MemoryManagement|mmu_entry[2].frame\(0);
\MemoryManagement|ALT_INV_mmu_entry[1].frame\(0) <= NOT \MemoryManagement|mmu_entry[1].frame\(0);
\MemoryManagement|ALT_INV_mmu_entry[0].frame\(0) <= NOT \MemoryManagement|mmu_entry[0].frame\(0);
\cpu1|u0|ALT_INV_A\(7) <= NOT \cpu1|u0|A\(7);
\cpu1|u0|ALT_INV_A\(6) <= NOT \cpu1|u0|A\(6);
\cpu1|u0|ALT_INV_A\(5) <= NOT \cpu1|u0|A\(5);
\cpu1|u0|ALT_INV_A\(4) <= NOT \cpu1|u0|A\(4);
\cpu1|u0|ALT_INV_A\(3) <= NOT \cpu1|u0|A\(3);
\cpu1|u0|ALT_INV_A\(2) <= NOT \cpu1|u0|A\(2);
\cpu1|u0|ALT_INV_A\(1) <= NOT \cpu1|u0|A\(1);
\cpu1|u0|ALT_INV_A\(0) <= NOT \cpu1|u0|A\(0);
\cpu1|u0|ALT_INV_A[14]~49_combout\ <= NOT \cpu1|u0|A[14]~49_combout\;
\cpu1|u0|mcode|ALT_INV_Mux78~5_combout\ <= NOT \cpu1|u0|mcode|Mux78~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux262~2_combout\ <= NOT \cpu1|u0|mcode|Mux262~2_combout\;
\io1|ALT_INV_n_rts~7_combout\ <= NOT \io1|n_rts~7_combout\;
\io4|ALT_INV_n_rts~7_combout\ <= NOT \io4|n_rts~7_combout\;
\cpu1|u0|ALT_INV_F~54_combout\ <= NOT \cpu1|u0|F~54_combout\;
\cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\ <= NOT \cpu1|u0|Save_Mux[6]~21_combout\;
\cpu1|u0|alu|ALT_INV_Mux21~0_combout\ <= NOT \cpu1|u0|alu|Mux21~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~14_combout\ <= NOT \cpu1|u0|alu|Mux24~14_combout\;
\cpu1|u0|alu|ALT_INV_Mux23~5_combout\ <= NOT \cpu1|u0|alu|Mux23~5_combout\;
\cpu1|u0|alu|ALT_INV_Mux23~1_combout\ <= NOT \cpu1|u0|alu|Mux23~1_combout\;
\cpu1|u0|ALT_INV_F~50_combout\ <= NOT \cpu1|u0|F~50_combout\;
\io2|ALT_INV_dispAttWRData~31_combout\ <= NOT \io2|dispAttWRData~31_combout\;
\io2|ALT_INV_Selector9~4_combout\ <= NOT \io2|Selector9~4_combout\;
\io2|ALT_INV_Selector19~12_combout\ <= NOT \io2|Selector19~12_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~75_combout\ <= NOT \cpu1|u0|alu|Q_t~75_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~44_combout\ <= NOT \cpu1|u0|mcode|Mux88~44_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~40_combout\ <= NOT \cpu1|u0|mcode|Mux88~40_combout\;
\cpu1|u0|mcode|ALT_INV_Mux230~2_combout\ <= NOT \cpu1|u0|mcode|Mux230~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux228~8_combout\ <= NOT \cpu1|u0|mcode|Mux228~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux282~2_combout\ <= NOT \cpu1|u0|mcode|Mux282~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~9_combout\ <= NOT \cpu1|u0|mcode|Mux63~9_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~36_combout\ <= NOT \cpu1|u0|mcode|Mux88~36_combout\;
\cpu1|u0|mcode|ALT_INV_Mux245~7_combout\ <= NOT \cpu1|u0|mcode|Mux245~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux245~3_combout\ <= NOT \cpu1|u0|mcode|Mux245~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux228~4_combout\ <= NOT \cpu1|u0|mcode|Mux228~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux255~2_combout\ <= NOT \cpu1|u0|mcode|Mux255~2_combout\;
\cpu1|u0|ALT_INV_F~46_combout\ <= NOT \cpu1|u0|F~46_combout\;
\cpu1|u0|mcode|ALT_INV_Mux271~3_combout\ <= NOT \cpu1|u0|mcode|Mux271~3_combout\;
\io2|ALT_INV_n_kbWR~3_combout\ <= NOT \io2|n_kbWR~3_combout\;
\sd1|ALT_INV_cmd_out\(8) <= NOT \sd1|cmd_out\(8);
\sd1|ALT_INV_cmd_out\(10) <= NOT \sd1|cmd_out\(10);
\sd1|ALT_INV_cmd_out\(12) <= NOT \sd1|cmd_out\(12);
\sd1|ALT_INV_cmd_out\(14) <= NOT \sd1|cmd_out\(14);
\sd1|ALT_INV_cmd_out\(17) <= NOT \sd1|cmd_out\(17);
\sd1|ALT_INV_cmd_out\(18) <= NOT \sd1|cmd_out\(18);
\sd1|ALT_INV_cmd_out\(19) <= NOT \sd1|cmd_out\(19);
\sd1|ALT_INV_cmd_out\(20) <= NOT \sd1|cmd_out\(20);
\sd1|ALT_INV_cmd_out\(21) <= NOT \sd1|cmd_out\(21);
\sd1|ALT_INV_cmd_out\(22) <= NOT \sd1|cmd_out\(22);
\sd1|ALT_INV_cmd_out\(23) <= NOT \sd1|cmd_out\(23);
\sd1|ALT_INV_cmd_out\(24) <= NOT \sd1|cmd_out\(24);
\sd1|ALT_INV_cmd_out\(25) <= NOT \sd1|cmd_out\(25);
\sd1|ALT_INV_cmd_out\(26) <= NOT \sd1|cmd_out\(26);
\sd1|ALT_INV_cmd_out\(27) <= NOT \sd1|cmd_out\(27);
\sd1|ALT_INV_cmd_out\(28) <= NOT \sd1|cmd_out\(28);
\sd1|ALT_INV_cmd_out\(29) <= NOT \sd1|cmd_out\(29);
\sd1|ALT_INV_cmd_out\(30) <= NOT \sd1|cmd_out\(30);
\sd1|ALT_INV_cmd_out\(31) <= NOT \sd1|cmd_out\(31);
\sd1|ALT_INV_cmd_out\(32) <= NOT \sd1|cmd_out\(32);
\sd1|ALT_INV_cmd_out\(33) <= NOT \sd1|cmd_out\(33);
\sd1|ALT_INV_cmd_out\(34) <= NOT \sd1|cmd_out\(34);
\sd1|ALT_INV_cmd_out\(35) <= NOT \sd1|cmd_out\(35);
\sd1|ALT_INV_cmd_out\(36) <= NOT \sd1|cmd_out\(36);
\sd1|ALT_INV_cmd_out\(37) <= NOT \sd1|cmd_out\(37);
\sd1|ALT_INV_recv_data\(16) <= NOT \sd1|recv_data\(16);
\sd1|ALT_INV_cmd_out\(39) <= NOT \sd1|cmd_out\(39);
\sd1|ALT_INV_recv_data\(17) <= NOT \sd1|recv_data\(17);
\sd1|ALT_INV_recv_data\(18) <= NOT \sd1|recv_data\(18);
\sd1|ALT_INV_recv_data\(19) <= NOT \sd1|recv_data\(19);
\sd1|ALT_INV_recv_data\(20) <= NOT \sd1|recv_data\(20);
\sd1|ALT_INV_recv_data\(21) <= NOT \sd1|recv_data\(21);
\sd1|ALT_INV_recv_data\(22) <= NOT \sd1|recv_data\(22);
\sd1|ALT_INV_recv_data\(23) <= NOT \sd1|recv_data\(23);
\io2|ALT_INV_horizCount\(0) <= NOT \io2|horizCount\(0);
\sd1|ALT_INV_recv_data\(25) <= NOT \sd1|recv_data\(25);
\io2|ALT_INV_horizCount\(1) <= NOT \io2|horizCount\(1);
\sd1|ALT_INV_recv_data\(26) <= NOT \sd1|recv_data\(26);
\io2|ALT_INV_horizCount\(2) <= NOT \io2|horizCount\(2);
\sd1|ALT_INV_recv_data\(27) <= NOT \sd1|recv_data\(27);
\io2|ALT_INV_horizCount\(3) <= NOT \io2|horizCount\(3);
\io2|ALT_INV_Add1~29_sumout\ <= NOT \io2|Add1~29_sumout\;
\sd1|ALT_INV_recv_data\(28) <= NOT \sd1|recv_data\(28);
\io2|ALT_INV_horizCount\(4) <= NOT \io2|horizCount\(4);
\io2|ALT_INV_Add3~33_sumout\ <= NOT \io2|Add3~33_sumout\;
\io2|ALT_INV_Add0~33_sumout\ <= NOT \io2|Add0~33_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\io2|keyRom|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \io2|keyRom|altsyncram_component|auto_generated|q_a\(5);
\io2|ALT_INV_kbWatchdogTimer\(22) <= NOT \io2|kbWatchdogTimer\(22);
\io2|ALT_INV_kbWatchdogTimer\(23) <= NOT \io2|kbWatchdogTimer\(23);
\io2|ALT_INV_kbWatchdogTimer\(24) <= NOT \io2|kbWatchdogTimer\(24);
\io2|ALT_INV_kbWatchdogTimer\(25) <= NOT \io2|kbWatchdogTimer\(25);
\io2|ALT_INV_kbWatchdogTimer\(17) <= NOT \io2|kbWatchdogTimer\(17);
\io2|ALT_INV_kbWatchdogTimer\(18) <= NOT \io2|kbWatchdogTimer\(18);
\io2|ALT_INV_kbWatchdogTimer\(14) <= NOT \io2|kbWatchdogTimer\(14);
\io2|ALT_INV_kbWatchdogTimer\(15) <= NOT \io2|kbWatchdogTimer\(15);
\io2|ALT_INV_kbWatchdogTimer\(16) <= NOT \io2|kbWatchdogTimer\(16);
\io2|ALT_INV_kbWatchdogTimer\(12) <= NOT \io2|kbWatchdogTimer\(12);
\io2|ALT_INV_kbWatchdogTimer\(10) <= NOT \io2|kbWatchdogTimer\(10);
\io2|ALT_INV_kbWatchdogTimer\(11) <= NOT \io2|kbWatchdogTimer\(11);
\io2|ALT_INV_kbWatchdogTimer\(13) <= NOT \io2|kbWatchdogTimer\(13);
\io2|ALT_INV_kbWatchdogTimer\(7) <= NOT \io2|kbWatchdogTimer\(7);
\io2|ALT_INV_kbWatchdogTimer\(8) <= NOT \io2|kbWatchdogTimer\(8);
\io2|ALT_INV_kbWatchdogTimer\(9) <= NOT \io2|kbWatchdogTimer\(9);
\io2|ALT_INV_kbWatchdogTimer\(0) <= NOT \io2|kbWatchdogTimer\(0);
\io2|ALT_INV_kbWatchdogTimer\(2) <= NOT \io2|kbWatchdogTimer\(2);
\io2|ALT_INV_kbWatchdogTimer\(4) <= NOT \io2|kbWatchdogTimer\(4);
\io2|ALT_INV_kbWatchdogTimer\(5) <= NOT \io2|kbWatchdogTimer\(5);
\io2|ALT_INV_kbWatchdogTimer\(6) <= NOT \io2|kbWatchdogTimer\(6);
\io2|ALT_INV_kbWatchdogTimer\(3) <= NOT \io2|kbWatchdogTimer\(3);
\io2|ALT_INV_kbWatchdogTimer\(1) <= NOT \io2|kbWatchdogTimer\(1);
\io2|ALT_INV_kbWatchdogTimer\(19) <= NOT \io2|kbWatchdogTimer\(19);
\io2|ALT_INV_kbWatchdogTimer\(20) <= NOT \io2|kbWatchdogTimer\(20);
\io2|ALT_INV_kbWatchdogTimer\(21) <= NOT \io2|kbWatchdogTimer\(21);
\io2|ALT_INV_param4\(1) <= NOT \io2|param4\(1);
\io2|ALT_INV_Add33~21_sumout\ <= NOT \io2|Add33~21_sumout\;
\io2|ALT_INV_param4\(2) <= NOT \io2|param4\(2);
\io2|ALT_INV_Add33~17_sumout\ <= NOT \io2|Add33~17_sumout\;
\io2|ALT_INV_param4\(3) <= NOT \io2|param4\(3);
\io2|ALT_INV_Add33~13_sumout\ <= NOT \io2|Add33~13_sumout\;
\io2|ALT_INV_param4\(4) <= NOT \io2|param4\(4);
\io2|ALT_INV_Add33~9_sumout\ <= NOT \io2|Add33~9_sumout\;
\io2|ALT_INV_param4\(0) <= NOT \io2|param4\(0);
\io2|ALT_INV_param4\(5) <= NOT \io2|param4\(5);
\io2|ALT_INV_Add33~5_sumout\ <= NOT \io2|Add33~5_sumout\;
\io2|ALT_INV_param4\(6) <= NOT \io2|param4\(6);
\io2|ALT_INV_Add33~1_sumout\ <= NOT \io2|Add33~1_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~53_sumout\;
\io2|ALT_INV_Add3~29_sumout\ <= NOT \io2|Add3~29_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~53_sumout\;
\io2|ALT_INV_Add0~29_sumout\ <= NOT \io2|Add0~29_sumout\;
ALT_INV_intClkCount(13) <= NOT intClkCount(13);
ALT_INV_intClkCount(12) <= NOT intClkCount(12);
ALT_INV_intClkCount(11) <= NOT intClkCount(11);
ALT_INV_intClkCount(10) <= NOT intClkCount(10);
ALT_INV_intClkCount(1) <= NOT intClkCount(1);
ALT_INV_intClkCount(2) <= NOT intClkCount(2);
ALT_INV_intClkCount(3) <= NOT intClkCount(3);
ALT_INV_intClkCount(4) <= NOT intClkCount(4);
ALT_INV_intClkCount(5) <= NOT intClkCount(5);
ALT_INV_intClkCount(6) <= NOT intClkCount(6);
ALT_INV_intClkCount(7) <= NOT intClkCount(7);
ALT_INV_intClkCount(8) <= NOT intClkCount(8);
ALT_INV_intClkCount(0) <= NOT intClkCount(0);
ALT_INV_intClkCount(9) <= NOT intClkCount(9);
ALT_INV_intClkCount(14) <= NOT intClkCount(14);
ALT_INV_intClkCount(15) <= NOT intClkCount(15);
ALT_INV_intClkCount(16) <= NOT intClkCount(16);
ALT_INV_intClkCount(19) <= NOT intClkCount(19);
ALT_INV_intClkCount(18) <= NOT intClkCount(18);
ALT_INV_intClkCount(17) <= NOT intClkCount(17);
\io2|ALT_INV_ps2Byte\(2) <= NOT \io2|ps2Byte\(2);
\io2|ALT_INV_ps2Byte\(7) <= NOT \io2|ps2Byte\(7);
\io2|ALT_INV_ps2Byte\(1) <= NOT \io2|ps2Byte\(1);
\io2|ALT_INV_ps2Byte\(3) <= NOT \io2|ps2Byte\(3);
\io2|ALT_INV_ps2Byte\(0) <= NOT \io2|ps2Byte\(0);
\io2|ALT_INV_ps2Byte\(6) <= NOT \io2|ps2Byte\(6);
\io2|ALT_INV_ps2Byte\(5) <= NOT \io2|ps2Byte\(5);
\io2|ALT_INV_ps2Byte\(4) <= NOT \io2|ps2Byte\(4);
\io2|ALT_INV_kbWriteTimer\(2) <= NOT \io2|kbWriteTimer\(2);
\io2|ALT_INV_kbWriteTimer\(1) <= NOT \io2|kbWriteTimer\(1);
\io2|ALT_INV_kbWriteTimer\(0) <= NOT \io2|kbWriteTimer\(0);
\io2|ALT_INV_kbWriteTimer\(11) <= NOT \io2|kbWriteTimer\(11);
\io2|ALT_INV_kbWriteTimer\(12) <= NOT \io2|kbWriteTimer\(12);
\io2|ALT_INV_kbWriteTimer\(10) <= NOT \io2|kbWriteTimer\(10);
\io2|ALT_INV_kbWriteTimer\(4) <= NOT \io2|kbWriteTimer\(4);
\io2|ALT_INV_kbWriteTimer\(3) <= NOT \io2|kbWriteTimer\(3);
\io2|ALT_INV_kbWriteTimer\(5) <= NOT \io2|kbWriteTimer\(5);
\io2|ALT_INV_kbWriteTimer\(6) <= NOT \io2|kbWriteTimer\(6);
\io2|ALT_INV_kbWriteTimer\(8) <= NOT \io2|kbWriteTimer\(8);
\io2|ALT_INV_kbWriteTimer\(7) <= NOT \io2|kbWriteTimer\(7);
\io2|ALT_INV_kbWriteTimer\(9) <= NOT \io2|kbWriteTimer\(9);
\io2|ALT_INV_kbWriteTimer\(22) <= NOT \io2|kbWriteTimer\(22);
\io2|ALT_INV_kbWriteTimer\(23) <= NOT \io2|kbWriteTimer\(23);
\io2|ALT_INV_kbWriteTimer\(24) <= NOT \io2|kbWriteTimer\(24);
\io2|ALT_INV_kbWriteTimer\(25) <= NOT \io2|kbWriteTimer\(25);
\io2|ALT_INV_kbWriteTimer\(17) <= NOT \io2|kbWriteTimer\(17);
\io2|ALT_INV_kbWriteTimer\(18) <= NOT \io2|kbWriteTimer\(18);
\io2|ALT_INV_kbWriteTimer\(19) <= NOT \io2|kbWriteTimer\(19);
\io2|ALT_INV_kbWriteTimer\(20) <= NOT \io2|kbWriteTimer\(20);
\io2|ALT_INV_kbWriteTimer\(21) <= NOT \io2|kbWriteTimer\(21);
\io2|ALT_INV_kbWriteTimer\(16) <= NOT \io2|kbWriteTimer\(16);
\io2|ALT_INV_kbWriteTimer\(15) <= NOT \io2|kbWriteTimer\(15);
\io2|ALT_INV_kbWriteTimer\(14) <= NOT \io2|kbWriteTimer\(14);
\io2|ALT_INV_kbWriteTimer\(13) <= NOT \io2|kbWriteTimer\(13);
\sd1|ALT_INV_recv_data\(30) <= NOT \sd1|recv_data\(30);
\io2|ALT_INV_cursBlinkCount\(0) <= NOT \io2|cursBlinkCount\(0);
\io2|ALT_INV_cursBlinkCount\(1) <= NOT \io2|cursBlinkCount\(1);
\io2|ALT_INV_cursBlinkCount\(4) <= NOT \io2|cursBlinkCount\(4);
\io2|ALT_INV_cursBlinkCount\(5) <= NOT \io2|cursBlinkCount\(5);
\io2|ALT_INV_cursBlinkCount\(2) <= NOT \io2|cursBlinkCount\(2);
\io2|ALT_INV_cursBlinkCount\(3) <= NOT \io2|cursBlinkCount\(3);
\io2|ALT_INV_param3\(1) <= NOT \io2|param3\(1);
\io2|ALT_INV_Add31~21_sumout\ <= NOT \io2|Add31~21_sumout\;
\io2|ALT_INV_param3\(2) <= NOT \io2|param3\(2);
\io2|ALT_INV_Add31~17_sumout\ <= NOT \io2|Add31~17_sumout\;
\io2|ALT_INV_param3\(3) <= NOT \io2|param3\(3);
\io2|ALT_INV_Add31~13_sumout\ <= NOT \io2|Add31~13_sumout\;
\io2|ALT_INV_param3\(4) <= NOT \io2|param3\(4);
\io2|ALT_INV_Add31~9_sumout\ <= NOT \io2|Add31~9_sumout\;
\io2|ALT_INV_param3\(0) <= NOT \io2|param3\(0);
\io2|ALT_INV_param3\(5) <= NOT \io2|param3\(5);
\io2|ALT_INV_Add31~5_sumout\ <= NOT \io2|Add31~5_sumout\;
\io2|ALT_INV_param3\(6) <= NOT \io2|param3\(6);
\io2|ALT_INV_Add31~1_sumout\ <= NOT \io2|Add31~1_sumout\;
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(5);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(7);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(4);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(7) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(3) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(4) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(5) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(6) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(2) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2);
\io2|ALT_INV_startAddr\(6) <= NOT \io2|startAddr\(6);
\io2|ALT_INV_startAddr\(5) <= NOT \io2|startAddr\(5);
\io2|ALT_INV_startAddr\(4) <= NOT \io2|startAddr\(4);
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~45_sumout\;
\io2|ALT_INV_startAddr\(10) <= NOT \io2|startAddr\(10);
\io2|ALT_INV_Add1~25_sumout\ <= NOT \io2|Add1~25_sumout\;
\io2|ALT_INV_startAddr\(9) <= NOT \io2|startAddr\(9);
\io2|ALT_INV_Add1~21_sumout\ <= NOT \io2|Add1~21_sumout\;
\io2|ALT_INV_startAddr\(8) <= NOT \io2|startAddr\(8);
\io2|ALT_INV_Add1~17_sumout\ <= NOT \io2|Add1~17_sumout\;
\io2|ALT_INV_startAddr\(7) <= NOT \io2|startAddr\(7);
\io2|ALT_INV_Add1~13_sumout\ <= NOT \io2|Add1~13_sumout\;
\io2|ALT_INV_Add1~9_sumout\ <= NOT \io2|Add1~9_sumout\;
\io2|ALT_INV_Add1~5_sumout\ <= NOT \io2|Add1~5_sumout\;
\io2|ALT_INV_Add1~1_sumout\ <= NOT \io2|Add1~1_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~45_sumout\;
\io2|ALT_INV_Add28~21_sumout\ <= NOT \io2|Add28~21_sumout\;
\io2|ALT_INV_Add28~17_sumout\ <= NOT \io2|Add28~17_sumout\;
\io2|ALT_INV_Add28~13_sumout\ <= NOT \io2|Add28~13_sumout\;
\io2|ALT_INV_Add28~9_sumout\ <= NOT \io2|Add28~9_sumout\;
\io2|ALT_INV_Add28~5_sumout\ <= NOT \io2|Add28~5_sumout\;
\io2|ALT_INV_Add28~1_sumout\ <= NOT \io2|Add28~1_sumout\;
\brg4|ALT_INV_Add0~41_sumout\ <= NOT \brg4|Add0~41_sumout\;
\brg4|ALT_INV_Add0~37_sumout\ <= NOT \brg4|Add0~37_sumout\;
\brg4|ALT_INV_Add0~33_sumout\ <= NOT \brg4|Add0~33_sumout\;
\brg4|ALT_INV_Add0~29_sumout\ <= NOT \brg4|Add0~29_sumout\;
\brg4|ALT_INV_Add0~25_sumout\ <= NOT \brg4|Add0~25_sumout\;
\brg1|ALT_INV_Add0~41_sumout\ <= NOT \brg1|Add0~41_sumout\;
\brg1|ALT_INV_Add0~37_sumout\ <= NOT \brg1|Add0~37_sumout\;
\brg1|ALT_INV_Add0~33_sumout\ <= NOT \brg1|Add0~33_sumout\;
\brg1|ALT_INV_Add0~29_sumout\ <= NOT \brg1|Add0~29_sumout\;
\brg1|ALT_INV_Add0~25_sumout\ <= NOT \brg1|Add0~25_sumout\;
\sd1|ALT_INV_recv_data\(3) <= NOT \sd1|recv_data\(3);
\sd1|ALT_INV_recv_data\(4) <= NOT \sd1|recv_data\(4);
\cpu1|u0|alu|ALT_INV_Add0~21_sumout\ <= NOT \cpu1|u0|alu|Add0~21_sumout\;
\sd1|ALT_INV_recv_data\(6) <= NOT \sd1|recv_data\(6);
\sd1|ALT_INV_recv_data\(2) <= NOT \sd1|recv_data\(2);
\sd1|ALT_INV_recv_data\(7) <= NOT \sd1|recv_data\(7);
\sd1|ALT_INV_recv_data\(5) <= NOT \sd1|recv_data\(5);
\sd1|ALT_INV_recv_data\(1) <= NOT \sd1|recv_data\(1);
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a2\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a3\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a4\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a5\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a6\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\;
\io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\;
\io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \io1|rxBuffer_rtl_0|auto_generated|ram_block1a3\;
\io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a1\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a2\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a3\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a4\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a5\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a6\;
\io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\sd1|ALT_INV_Add2~17_sumout\ <= NOT \sd1|Add2~17_sumout\;
\sd1|ALT_INV_Add2~13_sumout\ <= NOT \sd1|Add2~13_sumout\;
\sd1|ALT_INV_Add2~1_sumout\ <= NOT \sd1|Add2~1_sumout\;
\sd1|ALT_INV_Add1~37_sumout\ <= NOT \sd1|Add1~37_sumout\;
\sd1|ALT_INV_Add1~33_sumout\ <= NOT \sd1|Add1~33_sumout\;
\sd1|ALT_INV_Add1~29_sumout\ <= NOT \sd1|Add1~29_sumout\;
\sd1|ALT_INV_Add1~25_sumout\ <= NOT \sd1|Add1~25_sumout\;
\sd1|ALT_INV_Add1~21_sumout\ <= NOT \sd1|Add1~21_sumout\;
\sd1|ALT_INV_Add1~17_sumout\ <= NOT \sd1|Add1~17_sumout\;
\sd1|ALT_INV_Add1~13_sumout\ <= NOT \sd1|Add1~13_sumout\;
\sd1|ALT_INV_Add1~9_sumout\ <= NOT \sd1|Add1~9_sumout\;
\sd1|ALT_INV_Add1~5_sumout\ <= NOT \sd1|Add1~5_sumout\;
\sd1|ALT_INV_Add1~1_sumout\ <= NOT \sd1|Add1~1_sumout\;
\sd1|ALT_INV_recv_data\(0) <= NOT \sd1|recv_data\(0);
\sd1|ALT_INV_Add0~29_sumout\ <= NOT \sd1|Add0~29_sumout\;
\sd1|ALT_INV_Add0~25_sumout\ <= NOT \sd1|Add0~25_sumout\;
\sd1|ALT_INV_Add0~21_sumout\ <= NOT \sd1|Add0~21_sumout\;
\sd1|ALT_INV_Add0~17_sumout\ <= NOT \sd1|Add0~17_sumout\;
\sd1|ALT_INV_Add0~13_sumout\ <= NOT \sd1|Add0~13_sumout\;
\sd1|ALT_INV_Add0~9_sumout\ <= NOT \sd1|Add0~9_sumout\;
\sd1|ALT_INV_Add0~5_sumout\ <= NOT \sd1|Add0~5_sumout\;
\sd1|ALT_INV_Add0~1_sumout\ <= NOT \sd1|Add0~1_sumout\;
\sd1|ALT_INV_recv_data\(31) <= NOT \sd1|recv_data\(31);
\io2|ALT_INV_Add42~17_sumout\ <= NOT \io2|Add42~17_sumout\;
\io2|ALT_INV_Add42~13_sumout\ <= NOT \io2|Add42~13_sumout\;
\io2|ALT_INV_Add42~9_sumout\ <= NOT \io2|Add42~9_sumout\;
\io2|ALT_INV_Add44~29_sumout\ <= NOT \io2|Add44~29_sumout\;
\io2|ALT_INV_Add42~5_sumout\ <= NOT \io2|Add42~5_sumout\;
\io2|ALT_INV_Add44~25_sumout\ <= NOT \io2|Add44~25_sumout\;
\io2|ALT_INV_cursBlinkCount\(22) <= NOT \io2|cursBlinkCount\(22);
\io2|ALT_INV_cursBlinkCount\(21) <= NOT \io2|cursBlinkCount\(21);
\io2|ALT_INV_cursBlinkCount\(20) <= NOT \io2|cursBlinkCount\(20);
\io2|ALT_INV_cursBlinkCount\(19) <= NOT \io2|cursBlinkCount\(19);
\io2|ALT_INV_cursBlinkCount\(12) <= NOT \io2|cursBlinkCount\(12);
\io2|ALT_INV_cursBlinkCount\(13) <= NOT \io2|cursBlinkCount\(13);
\io2|ALT_INV_cursBlinkCount\(14) <= NOT \io2|cursBlinkCount\(14);
\io2|ALT_INV_cursBlinkCount\(11) <= NOT \io2|cursBlinkCount\(11);
\io2|ALT_INV_cursBlinkCount\(9) <= NOT \io2|cursBlinkCount\(9);
\io2|ALT_INV_cursBlinkCount\(8) <= NOT \io2|cursBlinkCount\(8);
\io2|ALT_INV_cursBlinkCount\(7) <= NOT \io2|cursBlinkCount\(7);
\io2|ALT_INV_cursBlinkCount\(10) <= NOT \io2|cursBlinkCount\(10);
\io2|ALT_INV_cursBlinkCount\(6) <= NOT \io2|cursBlinkCount\(6);
\io2|ALT_INV_cursBlinkCount\(15) <= NOT \io2|cursBlinkCount\(15);
\io2|ALT_INV_cursBlinkCount\(16) <= NOT \io2|cursBlinkCount\(16);
\io2|ALT_INV_cursBlinkCount\(17) <= NOT \io2|cursBlinkCount\(17);
\io2|ALT_INV_cursBlinkCount\(18) <= NOT \io2|cursBlinkCount\(18);
\io2|ALT_INV_cursBlinkCount\(23) <= NOT \io2|cursBlinkCount\(23);
\io2|ALT_INV_cursBlinkCount\(24) <= NOT \io2|cursBlinkCount\(24);
\io2|ALT_INV_cursBlinkCount\(25) <= NOT \io2|cursBlinkCount\(25);
\io2|ALT_INV_Add48~25_sumout\ <= NOT \io2|Add48~25_sumout\;
\io2|ALT_INV_Add50~25_sumout\ <= NOT \io2|Add50~25_sumout\;
\io2|ALT_INV_Add45~25_sumout\ <= NOT \io2|Add45~25_sumout\;
\io2|ALT_INV_Add47~25_sumout\ <= NOT \io2|Add47~25_sumout\;
\io2|ALT_INV_Add48~21_sumout\ <= NOT \io2|Add48~21_sumout\;
\io2|ALT_INV_Add50~21_sumout\ <= NOT \io2|Add50~21_sumout\;
\io2|ALT_INV_Add45~21_sumout\ <= NOT \io2|Add45~21_sumout\;
\io2|ALT_INV_Add47~21_sumout\ <= NOT \io2|Add47~21_sumout\;
\io2|ALT_INV_Add48~17_sumout\ <= NOT \io2|Add48~17_sumout\;
\io2|ALT_INV_Add50~17_sumout\ <= NOT \io2|Add50~17_sumout\;
\io2|ALT_INV_Add45~17_sumout\ <= NOT \io2|Add45~17_sumout\;
\io2|ALT_INV_Add47~17_sumout\ <= NOT \io2|Add47~17_sumout\;
\io2|ALT_INV_Add48~13_sumout\ <= NOT \io2|Add48~13_sumout\;
\io2|ALT_INV_Add50~13_sumout\ <= NOT \io2|Add50~13_sumout\;
\io2|ALT_INV_Add45~13_sumout\ <= NOT \io2|Add45~13_sumout\;
\io2|ALT_INV_Add47~13_sumout\ <= NOT \io2|Add47~13_sumout\;
\io2|ALT_INV_Add48~9_sumout\ <= NOT \io2|Add48~9_sumout\;
\io2|ALT_INV_Add50~9_sumout\ <= NOT \io2|Add50~9_sumout\;
\io2|ALT_INV_Add45~9_sumout\ <= NOT \io2|Add45~9_sumout\;
\io2|ALT_INV_Add47~9_sumout\ <= NOT \io2|Add47~9_sumout\;
\io2|ALT_INV_Add48~5_sumout\ <= NOT \io2|Add48~5_sumout\;
\io2|ALT_INV_Add50~5_sumout\ <= NOT \io2|Add50~5_sumout\;
\io2|ALT_INV_Add45~5_sumout\ <= NOT \io2|Add45~5_sumout\;
\io2|ALT_INV_Add47~5_sumout\ <= NOT \io2|Add47~5_sumout\;
\io2|ALT_INV_param2\(1) <= NOT \io2|param2\(1);
\io2|ALT_INV_param2\(2) <= NOT \io2|param2\(2);
\io2|ALT_INV_param2\(3) <= NOT \io2|param2\(3);
\io2|ALT_INV_param2\(4) <= NOT \io2|param2\(4);
\io2|ALT_INV_param2\(0) <= NOT \io2|param2\(0);
\io2|ALT_INV_param2\(5) <= NOT \io2|param2\(5);
\io2|ALT_INV_param2\(6) <= NOT \io2|param2\(6);
\io2|ALT_INV_Add46~29_sumout\ <= NOT \io2|Add46~29_sumout\;
\io2|ALT_INV_Add46~25_sumout\ <= NOT \io2|Add46~25_sumout\;
\io2|ALT_INV_Add46~21_sumout\ <= NOT \io2|Add46~21_sumout\;
\io2|ALT_INV_Add46~17_sumout\ <= NOT \io2|Add46~17_sumout\;
\io2|ALT_INV_Add46~13_sumout\ <= NOT \io2|Add46~13_sumout\;
\io2|ALT_INV_Add46~9_sumout\ <= NOT \io2|Add46~9_sumout\;
\io2|ALT_INV_Add46~5_sumout\ <= NOT \io2|Add46~5_sumout\;
\io2|ALT_INV_Add48~1_sumout\ <= NOT \io2|Add48~1_sumout\;
\io2|ALT_INV_Add50~1_sumout\ <= NOT \io2|Add50~1_sumout\;
\io2|ALT_INV_Add46~1_sumout\ <= NOT \io2|Add46~1_sumout\;
\io2|ALT_INV_Add45~1_sumout\ <= NOT \io2|Add45~1_sumout\;
\io2|ALT_INV_Add47~1_sumout\ <= NOT \io2|Add47~1_sumout\;
\io2|ALT_INV_Add42~1_sumout\ <= NOT \io2|Add42~1_sumout\;
\io2|ALT_INV_Add44~21_sumout\ <= NOT \io2|Add44~21_sumout\;
\io2|ALT_INV_Add44~17_sumout\ <= NOT \io2|Add44~17_sumout\;
\io2|ALT_INV_Add44~13_sumout\ <= NOT \io2|Add44~13_sumout\;
\io2|ALT_INV_Add44~9_sumout\ <= NOT \io2|Add44~9_sumout\;
\io2|ALT_INV_Add44~5_sumout\ <= NOT \io2|Add44~5_sumout\;
\io2|ALT_INV_Add44~1_sumout\ <= NOT \io2|Add44~1_sumout\;
\io2|ALT_INV_horizCount\(5) <= NOT \io2|horizCount\(5);
\io2|ALT_INV_vertLineCount\(0) <= NOT \io2|vertLineCount\(0);
\io2|ALT_INV_dispAttWRData\(3) <= NOT \io2|dispAttWRData\(3);
\io2|ALT_INV_dispAttWRData\(6) <= NOT \io2|dispAttWRData\(6);
\io2|ALT_INV_dispAttWRData\(5) <= NOT \io2|dispAttWRData\(5);
\io2|ALT_INV_dispAttWRData\(7) <= NOT \io2|dispAttWRData\(7);
\io2|ALT_INV_Mux0~4_combout\ <= NOT \io2|Mux0~4_combout\;
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(1);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(2);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(3);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(6);
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(0);
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\;
\io2|ALT_INV_Add3~25_sumout\ <= NOT \io2|Add3~25_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~41_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\;
\io2|ALT_INV_Add3~21_sumout\ <= NOT \io2|Add3~21_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\;
\io2|ALT_INV_Add3~17_sumout\ <= NOT \io2|Add3~17_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\;
\io2|ALT_INV_Add3~13_sumout\ <= NOT \io2|Add3~13_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\;
\io2|ALT_INV_Add3~9_sumout\ <= NOT \io2|Add3~9_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~25_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\;
\io2|ALT_INV_Add3~5_sumout\ <= NOT \io2|Add3~5_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\;
\io2|ALT_INV_Add3~1_sumout\ <= NOT \io2|Add3~1_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~13_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~9_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\;
\io2|ALT_INV_Add0~25_sumout\ <= NOT \io2|Add0~25_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\;
\io2|ALT_INV_Add0~21_sumout\ <= NOT \io2|Add0~21_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~37_sumout\;
\io2|ALT_INV_Add0~17_sumout\ <= NOT \io2|Add0~17_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~33_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\;
\io2|ALT_INV_Add0~13_sumout\ <= NOT \io2|Add0~13_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\;
\io2|ALT_INV_Add0~9_sumout\ <= NOT \io2|Add0~9_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\;
\io2|ALT_INV_Add0~5_sumout\ <= NOT \io2|Add0~5_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\io2|ALT_INV_Add0~1_sumout\ <= NOT \io2|Add0~1_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\io2|ALT_INV_paramCount\(0) <= NOT \io2|paramCount\(0);
\io2|ALT_INV_dispAttWRData\(4) <= NOT \io2|dispAttWRData\(4);
\io2|ALT_INV_param1\(1) <= NOT \io2|param1\(1);
\io2|ALT_INV_param1\(2) <= NOT \io2|param1\(2);
\io2|ALT_INV_param1\(3) <= NOT \io2|param1\(3);
\io2|ALT_INV_param1\(5) <= NOT \io2|param1\(5);
\io2|ALT_INV_param1\(6) <= NOT \io2|param1\(6);
\io2|ALT_INV_param1\(4) <= NOT \io2|param1\(4);
\io2|ALT_INV_param1\(0) <= NOT \io2|param1\(0);
\brg4|ALT_INV_counter\(1) <= NOT \brg4|counter\(1);
\brg4|ALT_INV_counter\(4) <= NOT \brg4|counter\(4);
\brg4|ALT_INV_counter\(5) <= NOT \brg4|counter\(5);
\brg4|ALT_INV_counter\(6) <= NOT \brg4|counter\(6);
\brg4|ALT_INV_counter\(0) <= NOT \brg4|counter\(0);
\brg4|ALT_INV_counter\(7) <= NOT \brg4|counter\(7);
\brg4|ALT_INV_counter\(8) <= NOT \brg4|counter\(8);
\brg4|ALT_INV_counter\(3) <= NOT \brg4|counter\(3);
\brg4|ALT_INV_counter\(9) <= NOT \brg4|counter\(9);
\brg4|ALT_INV_counter\(10) <= NOT \brg4|counter\(10);
\brg4|ALT_INV_counter\(2) <= NOT \brg4|counter\(2);
\brg1|ALT_INV_counter\(0) <= NOT \brg1|counter\(0);
\brg1|ALT_INV_counter\(10) <= NOT \brg1|counter\(10);
\brg1|ALT_INV_counter\(5) <= NOT \brg1|counter\(5);
\brg1|ALT_INV_counter\(4) <= NOT \brg1|counter\(4);
\brg1|ALT_INV_counter\(3) <= NOT \brg1|counter\(3);
\brg1|ALT_INV_counter\(6) <= NOT \brg1|counter\(6);
\brg1|ALT_INV_counter\(7) <= NOT \brg1|counter\(7);
\brg1|ALT_INV_counter\(9) <= NOT \brg1|counter\(9);
\brg1|ALT_INV_counter\(1) <= NOT \brg1|counter\(1);
\brg1|ALT_INV_counter\(8) <= NOT \brg1|counter\(8);
\brg1|ALT_INV_counter\(2) <= NOT \brg1|counter\(2);
\cpu1|u0|ALT_INV_Add8~61_sumout\ <= NOT \cpu1|u0|Add8~61_sumout\;
\cpu1|u0|ALT_INV_Add5~61_sumout\ <= NOT \cpu1|u0|Add5~61_sumout\;
\cpu1|u0|ALT_INV_Add3~61_sumout\ <= NOT \cpu1|u0|Add3~61_sumout\;
\cpu1|u0|ALT_INV_Add4~57_sumout\ <= NOT \cpu1|u0|Add4~57_sumout\;
\cpu1|u0|ALT_INV_Add2~61_sumout\ <= NOT \cpu1|u0|Add2~61_sumout\;
\cpu1|u0|ALT_INV_Add7~61_sumout\ <= NOT \cpu1|u0|Add7~61_sumout\;
\cpu1|u0|ALT_INV_Add8~57_sumout\ <= NOT \cpu1|u0|Add8~57_sumout\;
\cpu1|u0|ALT_INV_Add5~57_sumout\ <= NOT \cpu1|u0|Add5~57_sumout\;
\cpu1|u0|ALT_INV_Add3~57_sumout\ <= NOT \cpu1|u0|Add3~57_sumout\;
\cpu1|u0|ALT_INV_Add4~53_sumout\ <= NOT \cpu1|u0|Add4~53_sumout\;
\cpu1|u0|ALT_INV_Add2~57_sumout\ <= NOT \cpu1|u0|Add2~57_sumout\;
\cpu1|u0|ALT_INV_Add7~57_sumout\ <= NOT \cpu1|u0|Add7~57_sumout\;
\cpu1|u0|ALT_INV_Add8~53_sumout\ <= NOT \cpu1|u0|Add8~53_sumout\;
\cpu1|u0|ALT_INV_Add5~53_sumout\ <= NOT \cpu1|u0|Add5~53_sumout\;
\cpu1|u0|ALT_INV_Add3~53_sumout\ <= NOT \cpu1|u0|Add3~53_sumout\;
\cpu1|u0|ALT_INV_Add4~49_sumout\ <= NOT \cpu1|u0|Add4~49_sumout\;
\cpu1|u0|ALT_INV_Add2~53_sumout\ <= NOT \cpu1|u0|Add2~53_sumout\;
\cpu1|u0|ALT_INV_Add7~53_sumout\ <= NOT \cpu1|u0|Add7~53_sumout\;
\cpu1|u0|ALT_INV_Add8~49_sumout\ <= NOT \cpu1|u0|Add8~49_sumout\;
\cpu1|u0|ALT_INV_Add5~49_sumout\ <= NOT \cpu1|u0|Add5~49_sumout\;
\cpu1|u0|ALT_INV_Add3~49_sumout\ <= NOT \cpu1|u0|Add3~49_sumout\;
\cpu1|u0|ALT_INV_Add4~45_sumout\ <= NOT \cpu1|u0|Add4~45_sumout\;
\cpu1|u0|ALT_INV_Add2~49_sumout\ <= NOT \cpu1|u0|Add2~49_sumout\;
\cpu1|u0|ALT_INV_Add7~49_sumout\ <= NOT \cpu1|u0|Add7~49_sumout\;
\cpu1|u0|ALT_INV_Add8~45_sumout\ <= NOT \cpu1|u0|Add8~45_sumout\;
\cpu1|u0|ALT_INV_Add5~45_sumout\ <= NOT \cpu1|u0|Add5~45_sumout\;
\cpu1|u0|ALT_INV_Add3~45_sumout\ <= NOT \cpu1|u0|Add3~45_sumout\;
\cpu1|u0|ALT_INV_Add4~41_sumout\ <= NOT \cpu1|u0|Add4~41_sumout\;
\cpu1|u0|ALT_INV_Add2~45_sumout\ <= NOT \cpu1|u0|Add2~45_sumout\;
\cpu1|u0|ALT_INV_Add7~45_sumout\ <= NOT \cpu1|u0|Add7~45_sumout\;
\cpu1|u0|ALT_INV_Add8~41_sumout\ <= NOT \cpu1|u0|Add8~41_sumout\;
\cpu1|u0|ALT_INV_Add5~41_sumout\ <= NOT \cpu1|u0|Add5~41_sumout\;
\cpu1|u0|ALT_INV_Add3~41_sumout\ <= NOT \cpu1|u0|Add3~41_sumout\;
\cpu1|u0|ALT_INV_Add4~37_sumout\ <= NOT \cpu1|u0|Add4~37_sumout\;
\cpu1|u0|ALT_INV_Add2~41_sumout\ <= NOT \cpu1|u0|Add2~41_sumout\;
\cpu1|u0|ALT_INV_Add7~41_sumout\ <= NOT \cpu1|u0|Add7~41_sumout\;
\cpu1|u0|ALT_INV_Add8~37_sumout\ <= NOT \cpu1|u0|Add8~37_sumout\;
\cpu1|u0|ALT_INV_Add5~37_sumout\ <= NOT \cpu1|u0|Add5~37_sumout\;
\cpu1|u0|ALT_INV_Add3~37_sumout\ <= NOT \cpu1|u0|Add3~37_sumout\;
\cpu1|u0|ALT_INV_Add4~33_sumout\ <= NOT \cpu1|u0|Add4~33_sumout\;
\cpu1|u0|ALT_INV_Add2~37_sumout\ <= NOT \cpu1|u0|Add2~37_sumout\;
\cpu1|u0|ALT_INV_Add7~37_sumout\ <= NOT \cpu1|u0|Add7~37_sumout\;
\cpu1|u0|ALT_INV_Add8~33_sumout\ <= NOT \cpu1|u0|Add8~33_sumout\;
\cpu1|u0|ALT_INV_Add5~33_sumout\ <= NOT \cpu1|u0|Add5~33_sumout\;
\cpu1|u0|ALT_INV_Add3~33_sumout\ <= NOT \cpu1|u0|Add3~33_sumout\;
\cpu1|u0|ALT_INV_Add4~29_sumout\ <= NOT \cpu1|u0|Add4~29_sumout\;
\cpu1|u0|ALT_INV_Add2~33_sumout\ <= NOT \cpu1|u0|Add2~33_sumout\;
\cpu1|u0|ALT_INV_Add7~33_sumout\ <= NOT \cpu1|u0|Add7~33_sumout\;
\cpu1|u0|ALT_INV_Add5~29_sumout\ <= NOT \cpu1|u0|Add5~29_sumout\;
\cpu1|u0|ALT_INV_Add8~29_sumout\ <= NOT \cpu1|u0|Add8~29_sumout\;
\cpu1|u0|ALT_INV_Add2~29_sumout\ <= NOT \cpu1|u0|Add2~29_sumout\;
\cpu1|u0|ALT_INV_Add4~25_sumout\ <= NOT \cpu1|u0|Add4~25_sumout\;
\cpu1|u0|ALT_INV_Add3~29_sumout\ <= NOT \cpu1|u0|Add3~29_sumout\;
\cpu1|u0|ALT_INV_Add7~29_sumout\ <= NOT \cpu1|u0|Add7~29_sumout\;
\cpu1|u0|ALT_INV_Add5~25_sumout\ <= NOT \cpu1|u0|Add5~25_sumout\;
\cpu1|u0|ALT_INV_Add8~25_sumout\ <= NOT \cpu1|u0|Add8~25_sumout\;
\cpu1|u0|ALT_INV_Add2~25_sumout\ <= NOT \cpu1|u0|Add2~25_sumout\;
\cpu1|u0|ALT_INV_Add4~21_sumout\ <= NOT \cpu1|u0|Add4~21_sumout\;
\cpu1|u0|ALT_INV_Add3~25_sumout\ <= NOT \cpu1|u0|Add3~25_sumout\;
\cpu1|u0|ALT_INV_Add7~25_sumout\ <= NOT \cpu1|u0|Add7~25_sumout\;
\cpu1|u0|ALT_INV_Add5~21_sumout\ <= NOT \cpu1|u0|Add5~21_sumout\;
\cpu1|u0|ALT_INV_Add8~21_sumout\ <= NOT \cpu1|u0|Add8~21_sumout\;
\cpu1|u0|ALT_INV_Add2~21_sumout\ <= NOT \cpu1|u0|Add2~21_sumout\;
\cpu1|u0|ALT_INV_Add4~17_sumout\ <= NOT \cpu1|u0|Add4~17_sumout\;
\cpu1|u0|ALT_INV_Add3~21_sumout\ <= NOT \cpu1|u0|Add3~21_sumout\;
\cpu1|u0|ALT_INV_Add7~21_sumout\ <= NOT \cpu1|u0|Add7~21_sumout\;
\cpu1|u0|ALT_INV_Add5~17_sumout\ <= NOT \cpu1|u0|Add5~17_sumout\;
\cpu1|u0|ALT_INV_Add8~17_sumout\ <= NOT \cpu1|u0|Add8~17_sumout\;
\cpu1|u0|ALT_INV_Add2~17_sumout\ <= NOT \cpu1|u0|Add2~17_sumout\;
\cpu1|u0|ALT_INV_Add4~13_sumout\ <= NOT \cpu1|u0|Add4~13_sumout\;
\cpu1|u0|ALT_INV_Add3~17_sumout\ <= NOT \cpu1|u0|Add3~17_sumout\;
\cpu1|u0|ALT_INV_Add7~17_sumout\ <= NOT \cpu1|u0|Add7~17_sumout\;
\cpu1|u0|ALT_INV_Add5~13_sumout\ <= NOT \cpu1|u0|Add5~13_sumout\;
\cpu1|u0|ALT_INV_Add8~13_sumout\ <= NOT \cpu1|u0|Add8~13_sumout\;
\cpu1|u0|ALT_INV_Add2~13_sumout\ <= NOT \cpu1|u0|Add2~13_sumout\;
\cpu1|u0|ALT_INV_Add4~9_sumout\ <= NOT \cpu1|u0|Add4~9_sumout\;
\cpu1|u0|ALT_INV_Add3~13_sumout\ <= NOT \cpu1|u0|Add3~13_sumout\;
\cpu1|u0|ALT_INV_Add7~13_sumout\ <= NOT \cpu1|u0|Add7~13_sumout\;
\cpu1|u0|ALT_INV_Add5~9_sumout\ <= NOT \cpu1|u0|Add5~9_sumout\;
\cpu1|u0|ALT_INV_Add8~9_sumout\ <= NOT \cpu1|u0|Add8~9_sumout\;
\cpu1|u0|ALT_INV_Add2~9_sumout\ <= NOT \cpu1|u0|Add2~9_sumout\;
\cpu1|u0|ALT_INV_Add4~5_sumout\ <= NOT \cpu1|u0|Add4~5_sumout\;
\cpu1|u0|ALT_INV_Add3~9_sumout\ <= NOT \cpu1|u0|Add3~9_sumout\;
\cpu1|u0|ALT_INV_Add7~9_sumout\ <= NOT \cpu1|u0|Add7~9_sumout\;
\cpu1|u0|ALT_INV_Add5~5_sumout\ <= NOT \cpu1|u0|Add5~5_sumout\;
\cpu1|u0|ALT_INV_Add8~5_sumout\ <= NOT \cpu1|u0|Add8~5_sumout\;
\cpu1|u0|ALT_INV_Add2~5_sumout\ <= NOT \cpu1|u0|Add2~5_sumout\;
\cpu1|u0|ALT_INV_Add4~1_sumout\ <= NOT \cpu1|u0|Add4~1_sumout\;
\cpu1|u0|ALT_INV_Add3~5_sumout\ <= NOT \cpu1|u0|Add3~5_sumout\;
\cpu1|u0|ALT_INV_Add7~5_sumout\ <= NOT \cpu1|u0|Add7~5_sumout\;
\cpu1|u0|ALT_INV_Add5~1_sumout\ <= NOT \cpu1|u0|Add5~1_sumout\;
\cpu1|u0|ALT_INV_Add8~1_sumout\ <= NOT \cpu1|u0|Add8~1_sumout\;
\io2|ALT_INV_dataOut\(3) <= NOT \io2|dataOut\(3);
\io4|ALT_INV_dataOut\(3) <= NOT \io4|dataOut\(3);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(4);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(6);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(3);
\cpu1|u0|alu|ALT_INV_Add0~13_sumout\ <= NOT \cpu1|u0|alu|Add0~13_sumout\;
\cpu1|u0|alu|ALT_INV_Add0~9_sumout\ <= NOT \cpu1|u0|alu|Add0~9_sumout\;
\cpu1|u0|alu|ALT_INV_Add0~5_sumout\ <= NOT \cpu1|u0|alu|Add0~5_sumout\;
\cpu1|u0|alu|ALT_INV_Add1~13_sumout\ <= NOT \cpu1|u0|alu|Add1~13_sumout\;
\cpu1|u0|alu|ALT_INV_Add1~9_sumout\ <= NOT \cpu1|u0|alu|Add1~9_sumout\;
\cpu1|u0|alu|ALT_INV_Add5~25_sumout\ <= NOT \cpu1|u0|alu|Add5~25_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~29_sumout\ <= NOT \cpu1|u0|alu|Add3~29_sumout\;
\cpu1|u0|alu|ALT_INV_Add5~21_sumout\ <= NOT \cpu1|u0|alu|Add5~21_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~25_sumout\ <= NOT \cpu1|u0|alu|Add3~25_sumout\;
\cpu1|u0|alu|ALT_INV_Add5~17_sumout\ <= NOT \cpu1|u0|alu|Add5~17_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~21_sumout\ <= NOT \cpu1|u0|alu|Add3~21_sumout\;
\cpu1|u0|alu|ALT_INV_Add5~13_sumout\ <= NOT \cpu1|u0|alu|Add5~13_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~17_sumout\ <= NOT \cpu1|u0|alu|Add3~17_sumout\;
\cpu1|u0|ALT_INV_BusB\(2) <= NOT \cpu1|u0|BusB\(2);
\cpu1|u0|ALT_INV_BusB\(3) <= NOT \cpu1|u0|BusB\(3);
\cpu1|u0|ALT_INV_BusB\(1) <= NOT \cpu1|u0|BusB\(1);
\cpu1|u0|ALT_INV_BusB\(5) <= NOT \cpu1|u0|BusB\(5);
\cpu1|u0|alu|ALT_INV_Add1~5_sumout\ <= NOT \cpu1|u0|alu|Add1~5_sumout\;
\cpu1|u0|ALT_INV_BusB\(6) <= NOT \cpu1|u0|BusB\(6);
\io2|ALT_INV_dataOut\(4) <= NOT \io2|dataOut\(4);
\io4|ALT_INV_dataOut\(4) <= NOT \io4|dataOut\(4);
\io1|ALT_INV_dataOut\(4) <= NOT \io1|dataOut\(4);
\cpu1|u0|ALT_INV_BusA\(4) <= NOT \cpu1|u0|BusA\(4);
\cpu1|u0|alu|ALT_INV_Add5~9_sumout\ <= NOT \cpu1|u0|alu|Add5~9_sumout\;
\cpu1|u0|alu|ALT_INV_Add5~5_sumout\ <= NOT \cpu1|u0|alu|Add5~5_sumout\;
\cpu1|u0|alu|ALT_INV_Add5~1_sumout\ <= NOT \cpu1|u0|alu|Add5~1_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~13_sumout\ <= NOT \cpu1|u0|alu|Add3~13_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~9_sumout\ <= NOT \cpu1|u0|alu|Add3~9_sumout\;
\cpu1|u0|alu|ALT_INV_Add3~5_sumout\ <= NOT \cpu1|u0|alu|Add3~5_sumout\;
\cpu1|u0|ALT_INV_BusA\(5) <= NOT \cpu1|u0|BusA\(5);
\cpu1|u0|alu|ALT_INV_Add3~1_sumout\ <= NOT \cpu1|u0|alu|Add3~1_sumout\;
\cpu1|u0|ALT_INV_BusA\(2) <= NOT \cpu1|u0|BusA\(2);
\cpu1|u0|ALT_INV_BusA\(3) <= NOT \cpu1|u0|BusA\(3);
\cpu1|u0|ALT_INV_BusA\(6) <= NOT \cpu1|u0|BusA\(6);
\cpu1|u0|alu|ALT_INV_Add1~1_sumout\ <= NOT \cpu1|u0|alu|Add1~1_sumout\;
\cpu1|u0|ALT_INV_BusB\(7) <= NOT \cpu1|u0|BusB\(7);
\io2|ALT_INV_dataOut\(6) <= NOT \io2|dataOut\(6);
\io4|ALT_INV_dataOut\(6) <= NOT \io4|dataOut\(6);
\io1|ALT_INV_dataOut\(6) <= NOT \io1|dataOut\(6);
\io2|ALT_INV_dataOut\(2) <= NOT \io2|dataOut\(2);
\io1|ALT_INV_dataOut\(2) <= NOT \io1|dataOut\(2);
\io4|ALT_INV_dataOut\(2) <= NOT \io4|dataOut\(2);
\io4|ALT_INV_dataOut\(7) <= NOT \io4|dataOut\(7);
\io1|ALT_INV_dataOut\(7) <= NOT \io1|dataOut\(7);
\io2|ALT_INV_dataOut\(5) <= NOT \io2|dataOut\(5);
\io4|ALT_INV_dataOut\(5) <= NOT \io4|dataOut\(5);
\io1|ALT_INV_dataOut\(5) <= NOT \io1|dataOut\(5);
\cpu1|u0|ALT_INV_Add2~1_sumout\ <= NOT \cpu1|u0|Add2~1_sumout\;
\cpu1|u0|ALT_INV_Add3~1_sumout\ <= NOT \cpu1|u0|Add3~1_sumout\;
\cpu1|u0|ALT_INV_Add7~1_sumout\ <= NOT \cpu1|u0|Add7~1_sumout\;
\cpu1|u0|ALT_INV_BusB\(4) <= NOT \cpu1|u0|BusB\(4);
\cpu1|u0|ALT_INV_BusA\(7) <= NOT \cpu1|u0|BusA\(7);
\cpu1|u0|ALT_INV_BusA\(1) <= NOT \cpu1|u0|BusA\(1);
\cpu1|u0|alu|ALT_INV_Add0~1_sumout\ <= NOT \cpu1|u0|alu|Add0~1_sumout\;
\cpu1|u0|ALT_INV_BusA\(0) <= NOT \cpu1|u0|BusA\(0);
\cpu1|u0|ALT_INV_BusB\(0) <= NOT \cpu1|u0|BusB\(0);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(1);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(2);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(5);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(7);
\rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \rom1|altsyncram_component|auto_generated|q_a\(0);
\io2|ALT_INV_vertLineCount\(4) <= NOT \io2|vertLineCount\(4);
\io2|ALT_INV_vertLineCount\(5) <= NOT \io2|vertLineCount\(5);
\io2|ALT_INV_vertLineCount\(7) <= NOT \io2|vertLineCount\(7);
\io2|ALT_INV_vertLineCount\(8) <= NOT \io2|vertLineCount\(8);
\io2|ALT_INV_vertLineCount\(2) <= NOT \io2|vertLineCount\(2);
\io2|ALT_INV_vertLineCount\(3) <= NOT \io2|vertLineCount\(3);
\io2|ALT_INV_vertLineCount\(6) <= NOT \io2|vertLineCount\(6);
\io2|ALT_INV_vertLineCount\(1) <= NOT \io2|vertLineCount\(1);
\io2|ALT_INV_vertLineCount\(9) <= NOT \io2|vertLineCount\(9);
\io2|ALT_INV_horizCount\(7) <= NOT \io2|horizCount\(7);
\io2|ALT_INV_horizCount\(6) <= NOT \io2|horizCount\(6);
\io2|ALT_INV_horizCount\(11) <= NOT \io2|horizCount\(11);
\io2|ALT_INV_horizCount\(10) <= NOT \io2|horizCount\(10);
\io2|ALT_INV_horizCount\(8) <= NOT \io2|horizCount\(8);
\io2|ALT_INV_horizCount\(9) <= NOT \io2|horizCount\(9);
\io2|ALT_INV_dispAttWRData\(2) <= NOT \io2|dispAttWRData\(2);
\io2|ALT_INV_dispAttWRData\(1) <= NOT \io2|dispAttWRData\(1);
\io2|ALT_INV_charHoriz\(0) <= NOT \io2|charHoriz\(0);
\io2|ALT_INV_charHoriz\(2) <= NOT \io2|charHoriz\(2);
\io2|ALT_INV_charHoriz\(1) <= NOT \io2|charHoriz\(1);
\io2|ALT_INV_charHoriz\(3) <= NOT \io2|charHoriz\(3);
\io2|ALT_INV_charHoriz\(5) <= NOT \io2|charHoriz\(5);
\io2|ALT_INV_charHoriz\(4) <= NOT \io2|charHoriz\(4);
\io2|ALT_INV_charHoriz\(6) <= NOT \io2|charHoriz\(6);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(2) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(3) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(0) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0);
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(1) <= NOT \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(1) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1);
\io2|ALT_INV_Mux0~0_combout\ <= NOT \io2|Mux0~0_combout\;
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(0) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0);
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0);
\io2|ALT_INV_dispAttWRData\(0) <= NOT \io2|dispAttWRData\(0);
\io4|ALT_INV_Add2~21_sumout\ <= NOT \io4|Add2~21_sumout\;
\io4|ALT_INV_Add2~17_sumout\ <= NOT \io4|Add2~17_sumout\;
\io4|ALT_INV_Add1~21_sumout\ <= NOT \io4|Add1~21_sumout\;
\io4|ALT_INV_Add1~17_sumout\ <= NOT \io4|Add1~17_sumout\;
\io4|ALT_INV_Add2~13_sumout\ <= NOT \io4|Add2~13_sumout\;
\io4|ALT_INV_Add2~9_sumout\ <= NOT \io4|Add2~9_sumout\;
\io4|ALT_INV_Add2~5_sumout\ <= NOT \io4|Add2~5_sumout\;
\io4|ALT_INV_Add2~1_sumout\ <= NOT \io4|Add2~1_sumout\;
\io4|ALT_INV_Add1~13_sumout\ <= NOT \io4|Add1~13_sumout\;
\io4|ALT_INV_Add1~9_sumout\ <= NOT \io4|Add1~9_sumout\;
\io4|ALT_INV_Add1~5_sumout\ <= NOT \io4|Add1~5_sumout\;
\io4|ALT_INV_Add1~1_sumout\ <= NOT \io4|Add1~1_sumout\;
\brg4|ALT_INV_baud_clk~q\ <= NOT \brg4|baud_clk~q\;
\io1|ALT_INV_Add2~21_sumout\ <= NOT \io1|Add2~21_sumout\;
\io1|ALT_INV_Add2~17_sumout\ <= NOT \io1|Add2~17_sumout\;
\io1|ALT_INV_Add1~21_sumout\ <= NOT \io1|Add1~21_sumout\;
\io1|ALT_INV_Add1~17_sumout\ <= NOT \io1|Add1~17_sumout\;
\io1|ALT_INV_Add2~13_sumout\ <= NOT \io1|Add2~13_sumout\;
\io1|ALT_INV_Add2~9_sumout\ <= NOT \io1|Add2~9_sumout\;
\io1|ALT_INV_Add2~5_sumout\ <= NOT \io1|Add2~5_sumout\;
\io1|ALT_INV_Add2~1_sumout\ <= NOT \io1|Add2~1_sumout\;
\io1|ALT_INV_Add1~13_sumout\ <= NOT \io1|Add1~13_sumout\;
\io1|ALT_INV_Add1~9_sumout\ <= NOT \io1|Add1~9_sumout\;
\io1|ALT_INV_Add1~5_sumout\ <= NOT \io1|Add1~5_sumout\;
\io1|ALT_INV_Add1~1_sumout\ <= NOT \io1|Add1~1_sumout\;
\brg1|ALT_INV_baud_clk~q\ <= NOT \brg1|baud_clk~q\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\;
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\cpu1|u0|ALT_INV_TmpAddr\(15) <= NOT \cpu1|u0|TmpAddr\(15);
\cpu1|u0|ALT_INV_Add1~61_sumout\ <= NOT \cpu1|u0|Add1~61_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(14) <= NOT \cpu1|u0|TmpAddr\(14);
\cpu1|u0|ALT_INV_Add1~57_sumout\ <= NOT \cpu1|u0|Add1~57_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(13) <= NOT \cpu1|u0|TmpAddr\(13);
\cpu1|u0|ALT_INV_Add1~53_sumout\ <= NOT \cpu1|u0|Add1~53_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(12) <= NOT \cpu1|u0|TmpAddr\(12);
\cpu1|u0|ALT_INV_Add1~49_sumout\ <= NOT \cpu1|u0|Add1~49_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(11) <= NOT \cpu1|u0|TmpAddr\(11);
\cpu1|u0|ALT_INV_Add1~45_sumout\ <= NOT \cpu1|u0|Add1~45_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(10) <= NOT \cpu1|u0|TmpAddr\(10);
\cpu1|u0|ALT_INV_Add1~41_sumout\ <= NOT \cpu1|u0|Add1~41_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(9) <= NOT \cpu1|u0|TmpAddr\(9);
\cpu1|u0|ALT_INV_Add1~37_sumout\ <= NOT \cpu1|u0|Add1~37_sumout\;
\cpu1|u0|ALT_INV_TmpAddr\(8) <= NOT \cpu1|u0|TmpAddr\(8);
\cpu1|u0|ALT_INV_Add1~33_sumout\ <= NOT \cpu1|u0|Add1~33_sumout\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\;
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\cpu1|u0|ALT_INV_Add1~29_sumout\ <= NOT \cpu1|u0|Add1~29_sumout\;
\cpu1|u0|ALT_INV_R\(6) <= NOT \cpu1|u0|R\(6);
\cpu1|u0|ALT_INV_Add1~25_sumout\ <= NOT \cpu1|u0|Add1~25_sumout\;
\cpu1|u0|ALT_INV_R\(5) <= NOT \cpu1|u0|R\(5);
\cpu1|u0|ALT_INV_Add1~21_sumout\ <= NOT \cpu1|u0|Add1~21_sumout\;
\cpu1|u0|ALT_INV_R\(4) <= NOT \cpu1|u0|R\(4);
\cpu1|u0|ALT_INV_Add1~17_sumout\ <= NOT \cpu1|u0|Add1~17_sumout\;
\cpu1|u0|ALT_INV_R\(3) <= NOT \cpu1|u0|R\(3);
\cpu1|u0|ALT_INV_Add1~13_sumout\ <= NOT \cpu1|u0|Add1~13_sumout\;
\cpu1|u0|ALT_INV_R\(2) <= NOT \cpu1|u0|R\(2);
\cpu1|u0|ALT_INV_Add1~9_sumout\ <= NOT \cpu1|u0|Add1~9_sumout\;
\cpu1|u0|ALT_INV_R\(1) <= NOT \cpu1|u0|R\(1);
\cpu1|u0|ALT_INV_Add1~5_sumout\ <= NOT \cpu1|u0|Add1~5_sumout\;
\cpu1|u0|ALT_INV_R\(0) <= NOT \cpu1|u0|R\(0);
\cpu1|u0|ALT_INV_IR\(3) <= NOT \cpu1|u0|IR\(3);
\cpu1|u0|ALT_INV_IR\(4) <= NOT \cpu1|u0|IR\(4);
\cpu1|u0|ALT_INV_IR\(6) <= NOT \cpu1|u0|IR\(6);
\cpu1|u0|ALT_INV_IR\(0) <= NOT \cpu1|u0|IR\(0);
\cpu1|u0|ALT_INV_IR\(2) <= NOT \cpu1|u0|IR\(2);
\cpu1|u0|ALT_INV_IR\(7) <= NOT \cpu1|u0|IR\(7);
\cpu1|u0|ALT_INV_IR\(5) <= NOT \cpu1|u0|IR\(5);
\cpu1|u0|ALT_INV_IR\(1) <= NOT \cpu1|u0|IR\(1);
\cpu1|u0|ALT_INV_Add1~1_sumout\ <= NOT \cpu1|u0|Add1~1_sumout\;
\cpu1|u0|ALT_INV_A\(15) <= NOT \cpu1|u0|A\(15);
\cpu1|u0|ALT_INV_A\(14) <= NOT \cpu1|u0|A\(14);
\cpu1|u0|ALT_INV_A\(13) <= NOT \cpu1|u0|A\(13);
\cpu1|u0|ALT_INV_A\(12) <= NOT \cpu1|u0|A\(12);
\cpu1|u0|ALT_INV_A\(11) <= NOT \cpu1|u0|A\(11);
\io2|ALT_INV_ps2WriteByte2[1]~DUPLICATE_q\ <= NOT \io2|ps2WriteByte2[1]~DUPLICATE_q\;
\io2|ALT_INV_ps2Caps~DUPLICATE_q\ <= NOT \io2|ps2Caps~DUPLICATE_q\;
\io2|ALT_INV_ps2ConvertedByte[4]~DUPLICATE_q\ <= NOT \io2|ps2ConvertedByte[4]~DUPLICATE_q\;
\io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\ <= NOT \io2|ps2ClkCount[2]~DUPLICATE_q\;
\io2|ALT_INV_ps2PrevClk~DUPLICATE_q\ <= NOT \io2|ps2PrevClk~DUPLICATE_q\;
\io2|ALT_INV_ps2WriteClkCount[2]~DUPLICATE_q\ <= NOT \io2|ps2WriteClkCount[2]~DUPLICATE_q\;
\io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\ <= NOT \io2|ps2WriteClkCount[1]~DUPLICATE_q\;
\io2|ALT_INV_n_kbWR~DUPLICATE_q\ <= NOT \io2|n_kbWR~DUPLICATE_q\;
\cpu1|u0|ALT_INV_F[5]~DUPLICATE_q\ <= NOT \cpu1|u0|F[5]~DUPLICATE_q\;
\io2|ALT_INV_kbInPointer[1]~DUPLICATE_q\ <= NOT \io2|kbInPointer[1]~DUPLICATE_q\;
\io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\ <= NOT \io2|kbInPointer[0]~DUPLICATE_q\;
\io2|ALT_INV_kbInPointer[2]~DUPLICATE_q\ <= NOT \io2|kbInPointer[2]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_DO[7]~DUPLICATE_q\ <= NOT \cpu1|u0|DO[7]~DUPLICATE_q\;
\io2|ALT_INV_pixelCount[1]~DUPLICATE_q\ <= NOT \io2|pixelCount[1]~DUPLICATE_q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][4]~DUPLICATE_q\ <= NOT \cpu1|u0|Regs|RegsH[4][4]~DUPLICATE_q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][3]~DUPLICATE_q\ <= NOT \cpu1|u0|Regs|RegsH[6][3]~DUPLICATE_q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][3]~DUPLICATE_q\ <= NOT \cpu1|u0|Regs|RegsH[4][3]~DUPLICATE_q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][2]~DUPLICATE_q\ <= NOT \cpu1|u0|Regs|RegsH[3][2]~DUPLICATE_q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][2]~DUPLICATE_q\ <= NOT \cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][1]~DUPLICATE_q\ <= NOT \cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_Alternate~DUPLICATE_q\ <= NOT \cpu1|u0|Alternate~DUPLICATE_q\;
\cpu1|u0|ALT_INV_IntE_FF2~DUPLICATE_q\ <= NOT \cpu1|u0|IntE_FF2~DUPLICATE_q\;
\cpu1|u0|ALT_INV_Pre_XY_F_M[0]~DUPLICATE_q\ <= NOT \cpu1|u0|Pre_XY_F_M[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\ <= NOT \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ALU_Op_r[2]~DUPLICATE_q\ <= NOT \cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ALU_Op_r[0]~DUPLICATE_q\ <= NOT \cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_Auto_Wait_t1~DUPLICATE_q\ <= NOT \cpu1|u0|Auto_Wait_t1~DUPLICATE_q\;
\sd1|ALT_INV_led_on_count[7]~DUPLICATE_q\ <= NOT \sd1|led_on_count[7]~DUPLICATE_q\;
\sd1|ALT_INV_led_on_count[0]~DUPLICATE_q\ <= NOT \sd1|led_on_count[0]~DUPLICATE_q\;
\sd1|ALT_INV_led_on_count[3]~DUPLICATE_q\ <= NOT \sd1|led_on_count[3]~DUPLICATE_q\;
\sd1|ALT_INV_state.cmd0~DUPLICATE_q\ <= NOT \sd1|state.cmd0~DUPLICATE_q\;
\sd1|ALT_INV_state.cmd58~DUPLICATE_q\ <= NOT \sd1|state.cmd58~DUPLICATE_q\;
\sd1|ALT_INV_state.send_regreq~DUPLICATE_q\ <= NOT \sd1|state.send_regreq~DUPLICATE_q\;
\sd1|ALT_INV_state.send_cmd~DUPLICATE_q\ <= NOT \sd1|state.send_cmd~DUPLICATE_q\;
\sd1|ALT_INV_state.init~DUPLICATE_q\ <= NOT \sd1|state.init~DUPLICATE_q\;
\io2|ALT_INV_charVert[1]~DUPLICATE_q\ <= NOT \io2|charVert[1]~DUPLICATE_q\;
\io2|ALT_INV_charScanLine[1]~DUPLICATE_q\ <= NOT \io2|charScanLine[1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\ <= NOT \cpu1|u0|DO[5]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\ <= NOT \cpu1|u0|DO[4]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\ <= NOT \cpu1|u0|DO[3]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\ <= NOT \cpu1|u0|DO[1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_DO[0]~DUPLICATE_q\ <= NOT \cpu1|u0|DO[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\ <= NOT \cpu1|u0|ACC[5]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ACC[4]~DUPLICATE_q\ <= NOT \cpu1|u0|ACC[4]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ACC[3]~DUPLICATE_q\ <= NOT \cpu1|u0|ACC[3]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\ <= NOT \cpu1|u0|ACC[2]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_PC[9]~DUPLICATE_q\ <= NOT \cpu1|u0|PC[9]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_SP[9]~DUPLICATE_q\ <= NOT \cpu1|u0|SP[9]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_I[0]~DUPLICATE_q\ <= NOT \cpu1|u0|I[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\ <= NOT \cpu1|u0|ACC[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\ <= NOT \cpu1|u0|TState[1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\ <= NOT \cpu1|u0|TState[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_TState[2]~DUPLICATE_q\ <= NOT \cpu1|u0|TState[2]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_XY_State[0]~DUPLICATE_q\ <= NOT \cpu1|u0|XY_State[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\ <= NOT \cpu1|u0|IntCycle~DUPLICATE_q\;
\cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\ <= NOT \cpu1|u0|F[7]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\ <= NOT \cpu1|u0|F[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ISet[0]~DUPLICATE_q\ <= NOT \cpu1|u0|ISet[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\ <= NOT \cpu1|u0|ISet[1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\ <= NOT \cpu1|u0|MCycle[0]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\ <= NOT \cpu1|u0|MCycle[1]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\ <= NOT \cpu1|u0|MCycle[2]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_PC[0]~DUPLICATE_q\ <= NOT \cpu1|u0|PC[0]~DUPLICATE_q\;
\sd1|ALT_INV_sclk_sig~DUPLICATE_q\ <= NOT \sd1|sclk_sig~DUPLICATE_q\;
\io2|ALT_INV_kbWatchdogTimer[1]~DUPLICATE_q\ <= NOT \io2|kbWatchdogTimer[1]~DUPLICATE_q\;
\io2|ALT_INV_kbWatchdogTimer[21]~DUPLICATE_q\ <= NOT \io2|kbWatchdogTimer[21]~DUPLICATE_q\;
\ALT_INV_intClkCount[13]~DUPLICATE_q\ <= NOT \intClkCount[13]~DUPLICATE_q\;
\ALT_INV_intClkCount[11]~DUPLICATE_q\ <= NOT \intClkCount[11]~DUPLICATE_q\;
\ALT_INV_intClkCount[3]~DUPLICATE_q\ <= NOT \intClkCount[3]~DUPLICATE_q\;
\ALT_INV_intClkCount[4]~DUPLICATE_q\ <= NOT \intClkCount[4]~DUPLICATE_q\;
\ALT_INV_intClkCount[5]~DUPLICATE_q\ <= NOT \intClkCount[5]~DUPLICATE_q\;
\ALT_INV_intClkCount[6]~DUPLICATE_q\ <= NOT \intClkCount[6]~DUPLICATE_q\;
\ALT_INV_intClkCount[7]~DUPLICATE_q\ <= NOT \intClkCount[7]~DUPLICATE_q\;
\ALT_INV_intClkCount[0]~DUPLICATE_q\ <= NOT \intClkCount[0]~DUPLICATE_q\;
\ALT_INV_intClkCount[9]~DUPLICATE_q\ <= NOT \intClkCount[9]~DUPLICATE_q\;
\ALT_INV_intClkCount[16]~DUPLICATE_q\ <= NOT \intClkCount[16]~DUPLICATE_q\;
\ALT_INV_intClkCount[19]~DUPLICATE_q\ <= NOT \intClkCount[19]~DUPLICATE_q\;
\ALT_INV_intClkCount[18]~DUPLICATE_q\ <= NOT \intClkCount[18]~DUPLICATE_q\;
\io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\ <= NOT \io2|ps2Byte[1]~DUPLICATE_q\;
\io2|ALT_INV_ps2Byte[5]~DUPLICATE_q\ <= NOT \io2|ps2Byte[5]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[1]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[1]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[0]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[0]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[12]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[12]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[10]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[10]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[5]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[5]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[8]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[8]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[7]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[7]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[9]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[9]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[19]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[19]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[16]~DUPLICATE_q\;
\io2|ALT_INV_kbWriteTimer[15]~DUPLICATE_q\ <= NOT \io2|kbWriteTimer[15]~DUPLICATE_q\;
\io2|ALT_INV_cursBlinkCount[13]~DUPLICATE_q\ <= NOT \io2|cursBlinkCount[13]~DUPLICATE_q\;
\io2|ALT_INV_cursBlinkCount[14]~DUPLICATE_q\ <= NOT \io2|cursBlinkCount[14]~DUPLICATE_q\;
\io2|ALT_INV_cursBlinkCount[11]~DUPLICATE_q\ <= NOT \io2|cursBlinkCount[11]~DUPLICATE_q\;
\io2|ALT_INV_cursBlinkCount[18]~DUPLICATE_q\ <= NOT \io2|cursBlinkCount[18]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\ <= NOT \cpu1|u0|BusB[6]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[4]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[5]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[2]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[3]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[6]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[6]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[7]~DUPLICATE_q\;
\cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\ <= NOT \cpu1|u0|BusA[0]~DUPLICATE_q\;
\io2|ALT_INV_vertLineCount[3]~DUPLICATE_q\ <= NOT \io2|vertLineCount[3]~DUPLICATE_q\;
\io2|ALT_INV_horizCount[6]~DUPLICATE_q\ <= NOT \io2|horizCount[6]~DUPLICATE_q\;
\ALT_INV_clk~inputCLKENA0_outclk\ <= NOT \clk~inputCLKENA0_outclk\;
\ALT_INV_cpuClock~CLKENA0_outclk\ <= NOT \cpuClock~CLKENA0_outclk\;
\ALT_INV_rxd4~input_o\ <= NOT \rxd4~input_o\;
\ALT_INV_rxd1~input_o\ <= NOT \rxd1~input_o\;
\ALT_INV_sdCardMISO~input_o\ <= NOT \sdCardMISO~input_o\;
\ALT_INV_cts1~input_o\ <= NOT \cts1~input_o\;
\ALT_INV_n_reset~input_o\ <= NOT \n_reset~input_o\;
\ALT_INV_ps2Clk~input_o\ <= NOT \ps2Clk~input_o\;
\ALT_INV_sramData[7]~input_o\ <= NOT \sramData[7]~input_o\;
\ALT_INV_sramData[6]~input_o\ <= NOT \sramData[6]~input_o\;
\ALT_INV_sramData[5]~input_o\ <= NOT \sramData[5]~input_o\;
\ALT_INV_sramData[4]~input_o\ <= NOT \sramData[4]~input_o\;
\ALT_INV_sramData[3]~input_o\ <= NOT \sramData[3]~input_o\;
\ALT_INV_sramData[2]~input_o\ <= NOT \sramData[2]~input_o\;
\ALT_INV_sramData[1]~input_o\ <= NOT \sramData[1]~input_o\;
\ALT_INV_sramData[0]~input_o\ <= NOT \sramData[0]~input_o\;
\io4|ALT_INV_rxReadPointer[0]~8_wirecell_combout\ <= NOT \io4|rxReadPointer[0]~8_wirecell_combout\;
\io1|ALT_INV_rxReadPointer[0]~8_wirecell_combout\ <= NOT \io1|rxReadPointer[0]~8_wirecell_combout\;
\io2|ALT_INV_kbReadPointer[0]~5_wirecell_combout\ <= NOT \io2|kbReadPointer[0]~5_wirecell_combout\;
\cpu1|u0|mcode|ALT_INV_Mux230~6_combout\ <= NOT \cpu1|u0|mcode|Mux230~6_combout\;
\cpu1|u0|ALT_INV_RegAddrA[2]~16_combout\ <= NOT \cpu1|u0|RegAddrA[2]~16_combout\;
\cpu1|u0|ALT_INV_RegAddrA~15_combout\ <= NOT \cpu1|u0|RegAddrA~15_combout\;
\cpu1|u0|ALT_INV_RegAddrA~14_combout\ <= NOT \cpu1|u0|RegAddrA~14_combout\;
\cpu1|u0|ALT_INV_RegAddrA~13_combout\ <= NOT \cpu1|u0|RegAddrA~13_combout\;
\cpu1|u0|ALT_INV_RegAddrA[2]~12_combout\ <= NOT \cpu1|u0|RegAddrA[2]~12_combout\;
\cpu1|u0|ALT_INV_RegAddrA[2]~11_combout\ <= NOT \cpu1|u0|RegAddrA[2]~11_combout\;
\cpu1|u0|ALT_INV_IncDecZ~3_combout\ <= NOT \cpu1|u0|IncDecZ~3_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~74_combout\ <= NOT \cpu1|u0|alu|Q_t~74_combout\;
\cpu1|u0|ALT_INV_IR~14_combout\ <= NOT \cpu1|u0|IR~14_combout\;
\cpu1|u0|ALT_INV_Save_Mux[6]~20_combout\ <= NOT \cpu1|u0|Save_Mux[6]~20_combout\;
\cpu1|u0|ALT_INV_Save_Mux[6]~19_combout\ <= NOT \cpu1|u0|Save_Mux[6]~19_combout\;
\cpu1|u0|ALT_INV_IR~13_combout\ <= NOT \cpu1|u0|IR~13_combout\;
\cpu1|u0|ALT_INV_IR~12_combout\ <= NOT \cpu1|u0|IR~12_combout\;
\cpu1|u0|ALT_INV_IR~11_combout\ <= NOT \cpu1|u0|IR~11_combout\;
\cpu1|u0|mcode|ALT_INV_Mux273~2_combout\ <= NOT \cpu1|u0|mcode|Mux273~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux274~4_combout\ <= NOT \cpu1|u0|mcode|Mux274~4_combout\;
\cpu1|u0|ALT_INV_A[7]~48_combout\ <= NOT \cpu1|u0|A[7]~48_combout\;
\cpu1|u0|mcode|ALT_INV_Mux271~2_combout\ <= NOT \cpu1|u0|mcode|Mux271~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux271~1_combout\ <= NOT \cpu1|u0|mcode|Mux271~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux271~0_combout\ <= NOT \cpu1|u0|mcode|Mux271~0_combout\;
\cpu1|u0|ALT_INV_IncDecZ~2_combout\ <= NOT \cpu1|u0|IncDecZ~2_combout\;
\cpu1|u0|ALT_INV_IncDecZ~1_combout\ <= NOT \cpu1|u0|IncDecZ~1_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~13_combout\ <= NOT \cpu1|u0|alu|Mux24~13_combout\;
\ALT_INV_cpuDataIn[4]~25_combout\ <= NOT \cpuDataIn[4]~25_combout\;
\ALT_INV_cpuDataIn[6]~24_combout\ <= NOT \cpuDataIn[6]~24_combout\;
\ALT_INV_cpuDataIn[7]~23_combout\ <= NOT \cpuDataIn[7]~23_combout\;
\ALT_INV_cpuDataIn[5]~22_combout\ <= NOT \cpuDataIn[5]~22_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~10_combout\ <= NOT \cpu1|u0|mcode|Mux77~10_combout\;
\cpu1|u0|mcode|ALT_INV_Mux77~9_combout\ <= NOT \cpu1|u0|mcode|Mux77~9_combout\;
\sd1|ALT_INV_Selector57~1_combout\ <= NOT \sd1|Selector57~1_combout\;
\sd1|ALT_INV_Selector56~0_combout\ <= NOT \sd1|Selector56~0_combout\;
\sd1|ALT_INV_cmd_out\(1) <= NOT \sd1|cmd_out\(1);
\sd1|ALT_INV_cmd_out\(2) <= NOT \sd1|cmd_out\(2);
\sd1|ALT_INV_Selector54~0_combout\ <= NOT \sd1|Selector54~0_combout\;
\sd1|ALT_INV_cmd_out\(3) <= NOT \sd1|cmd_out\(3);
\sd1|ALT_INV_cmd_out\(4) <= NOT \sd1|cmd_out\(4);
\sd1|ALT_INV_cmd_out\(5) <= NOT \sd1|cmd_out\(5);
\sd1|ALT_INV_Selector51~0_combout\ <= NOT \sd1|Selector51~0_combout\;
\sd1|ALT_INV_cmd_out\(6) <= NOT \sd1|cmd_out\(6);
\sd1|ALT_INV_cmd_out\(7) <= NOT \sd1|cmd_out\(7);
\sd1|ALT_INV_address\(0) <= NOT \sd1|address\(0);
\sd1|ALT_INV_address\(1) <= NOT \sd1|address\(1);
\sd1|ALT_INV_cmd_out\(9) <= NOT \sd1|cmd_out\(9);
\sd1|ALT_INV_address\(2) <= NOT \sd1|address\(2);
\sd1|ALT_INV_address\(3) <= NOT \sd1|address\(3);
\sd1|ALT_INV_cmd_out\(11) <= NOT \sd1|cmd_out\(11);
\sd1|ALT_INV_address\(4) <= NOT \sd1|address\(4);
\sd1|ALT_INV_address\(5) <= NOT \sd1|address\(5);
\sd1|ALT_INV_cmd_out\(13) <= NOT \sd1|cmd_out\(13);
\sd1|ALT_INV_address\(6) <= NOT \sd1|address\(6);
\sd1|ALT_INV_address\(7) <= NOT \sd1|address\(7);
\sd1|ALT_INV_Selector42~0_combout\ <= NOT \sd1|Selector42~0_combout\;
\sd1|ALT_INV_cmd_out\(15) <= NOT \sd1|cmd_out\(15);
\sd1|ALT_INV_address\(8) <= NOT \sd1|address\(8);
\sd1|ALT_INV_cmd_out[9]~2_combout\ <= NOT \sd1|cmd_out[9]~2_combout\;
\sd1|ALT_INV_cmd_out\(16) <= NOT \sd1|cmd_out\(16);
\sd1|ALT_INV_address\(9) <= NOT \sd1|address\(9);
\sd1|ALT_INV_address\(10) <= NOT \sd1|address\(10);
\sd1|ALT_INV_address\(11) <= NOT \sd1|address\(11);
\sd1|ALT_INV_address\(12) <= NOT \sd1|address\(12);
\sd1|ALT_INV_address\(13) <= NOT \sd1|address\(13);
\sd1|ALT_INV_address\(14) <= NOT \sd1|address\(14);
\sd1|ALT_INV_address\(15) <= NOT \sd1|address\(15);
\sd1|ALT_INV_address\(16) <= NOT \sd1|address\(16);
\sd1|ALT_INV_address~9_combout\ <= NOT \sd1|address~9_combout\;
\sd1|ALT_INV_address\(17) <= NOT \sd1|address\(17);
\sd1|ALT_INV_address~8_combout\ <= NOT \sd1|address~8_combout\;
\sd1|ALT_INV_address\(18) <= NOT \sd1|address\(18);
\sd1|ALT_INV_address\(19) <= NOT \sd1|address\(19);
\sd1|ALT_INV_address~6_combout\ <= NOT \sd1|address~6_combout\;
\sd1|ALT_INV_address\(20) <= NOT \sd1|address\(20);
\sd1|ALT_INV_address\(21) <= NOT \sd1|address\(21);
\sd1|ALT_INV_address~4_combout\ <= NOT \sd1|address~4_combout\;
\sd1|ALT_INV_address\(22) <= NOT \sd1|address\(22);
\sd1|ALT_INV_address\(23) <= NOT \sd1|address\(23);
\sd1|ALT_INV_address[24]~1_combout\ <= NOT \sd1|address[24]~1_combout\;
\sd1|ALT_INV_address\(24) <= NOT \sd1|address\(24);
\sd1|ALT_INV_address\(25) <= NOT \sd1|address\(25);
\sd1|ALT_INV_address\(26) <= NOT \sd1|address\(26);
\sd1|ALT_INV_address\(27) <= NOT \sd1|address\(27);
\sd1|ALT_INV_address\(28) <= NOT \sd1|address\(28);
\sd1|ALT_INV_address\(29) <= NOT \sd1|address\(29);
\sd1|ALT_INV_Selector20~0_combout\ <= NOT \sd1|Selector20~0_combout\;
\sd1|ALT_INV_address\(30) <= NOT \sd1|address\(30);
\sd1|ALT_INV_sdhc~q\ <= NOT \sd1|sdhc~q\;
\sd1|ALT_INV_cmd_out\(38) <= NOT \sd1|cmd_out\(38);
\sd1|ALT_INV_address\(31) <= NOT \sd1|address\(31);
\sd1|ALT_INV_Selector18~0_combout\ <= NOT \sd1|Selector18~0_combout\;
\sd1|ALT_INV_Selector17~0_combout\ <= NOT \sd1|Selector17~0_combout\;
\sd1|ALT_INV_cmd_out\(40) <= NOT \sd1|cmd_out\(40);
\sd1|ALT_INV_Selector16~0_combout\ <= NOT \sd1|Selector16~0_combout\;
\sd1|ALT_INV_cmd_out\(41) <= NOT \sd1|cmd_out\(41);
\sd1|ALT_INV_Selector15~0_combout\ <= NOT \sd1|Selector15~0_combout\;
\sd1|ALT_INV_cmd_out\(42) <= NOT \sd1|cmd_out\(42);
\sd1|ALT_INV_cmd_out\(43) <= NOT \sd1|cmd_out\(43);
\sd1|ALT_INV_Selector13~0_combout\ <= NOT \sd1|Selector13~0_combout\;
\sd1|ALT_INV_Selector57~0_combout\ <= NOT \sd1|Selector57~0_combout\;
\sd1|ALT_INV_WideOr29~1_combout\ <= NOT \sd1|WideOr29~1_combout\;
\sd1|ALT_INV_cmd_out\(44) <= NOT \sd1|cmd_out\(44);
\sd1|ALT_INV_cmd_out\(45) <= NOT \sd1|cmd_out\(45);
\sd1|ALT_INV_cmd_out\(46) <= NOT \sd1|cmd_out\(46);
\io4|ALT_INV_txBuffer[7]~2_combout\ <= NOT \io4|txBuffer[7]~2_combout\;
\io4|ALT_INV_txByteLatch\(7) <= NOT \io4|txByteLatch\(7);
\io1|ALT_INV_txBuffer[7]~3_combout\ <= NOT \io1|txBuffer[7]~3_combout\;
\io1|ALT_INV_txByteLatch\(7) <= NOT \io1|txByteLatch\(7);
\io1|ALT_INV_txBuffer[7]~2_combout\ <= NOT \io1|txBuffer[7]~2_combout\;
\sd1|ALT_INV_Selector135~2_combout\ <= NOT \sd1|Selector135~2_combout\;
\sd1|ALT_INV_Selector135~1_combout\ <= NOT \sd1|Selector135~1_combout\;
\sd1|ALT_INV_Selector135~0_combout\ <= NOT \sd1|Selector135~0_combout\;
\sd1|ALT_INV_din_latched\(0) <= NOT \sd1|din_latched\(0);
\sd1|ALT_INV_Equal14~0_combout\ <= NOT \sd1|Equal14~0_combout\;
\sd1|ALT_INV_fsm~1_combout\ <= NOT \sd1|fsm~1_combout\;
\sd1|ALT_INV_cmd_out\(47) <= NOT \sd1|cmd_out\(47);
\io4|ALT_INV_txByteLatch\(6) <= NOT \io4|txByteLatch\(6);
\io4|ALT_INV_txBuffer\(7) <= NOT \io4|txBuffer\(7);
\io1|ALT_INV_txByteLatch\(6) <= NOT \io1|txByteLatch\(6);
\io1|ALT_INV_txBuffer\(7) <= NOT \io1|txBuffer\(7);
\sd1|ALT_INV_din_latched\(1) <= NOT \sd1|din_latched\(1);
\sd1|ALT_INV_data_sig\(0) <= NOT \sd1|data_sig\(0);
\sd1|ALT_INV_cmd_out\(48) <= NOT \sd1|cmd_out\(48);
\io4|ALT_INV_txByteLatch\(5) <= NOT \io4|txByteLatch\(5);
\io4|ALT_INV_txBuffer\(6) <= NOT \io4|txBuffer\(6);
\io1|ALT_INV_txByteLatch\(5) <= NOT \io1|txByteLatch\(5);
\io1|ALT_INV_txBuffer\(6) <= NOT \io1|txBuffer\(6);
\io2|ALT_INV_kbd_ctl~11_combout\ <= NOT \io2|kbd_ctl~11_combout\;
\io2|ALT_INV_kbd_ctl~10_combout\ <= NOT \io2|kbd_ctl~10_combout\;
\io2|ALT_INV_kbd_ctl~9_combout\ <= NOT \io2|kbd_ctl~9_combout\;
\io2|ALT_INV_keyAddr~1_combout\ <= NOT \io2|keyAddr~1_combout\;
\io2|ALT_INV_kbd_ctl~8_combout\ <= NOT \io2|kbd_ctl~8_combout\;
\io2|ALT_INV_Equal15~1_combout\ <= NOT \io2|Equal15~1_combout\;
\io2|ALT_INV_Equal10~0_combout\ <= NOT \io2|Equal10~0_combout\;
\sd1|ALT_INV_din_latched\(2) <= NOT \sd1|din_latched\(2);
\sd1|ALT_INV_data_sig\(1) <= NOT \sd1|data_sig\(1);
\sd1|ALT_INV_cmd_out\(49) <= NOT \sd1|cmd_out\(49);
\io4|ALT_INV_Equal3~0_combout\ <= NOT \io4|Equal3~0_combout\;
\io4|ALT_INV_txByteLatch\(4) <= NOT \io4|txByteLatch\(4);
\io4|ALT_INV_txBuffer\(5) <= NOT \io4|txBuffer\(5);
\io1|ALT_INV_Equal3~0_combout\ <= NOT \io1|Equal3~0_combout\;
\io1|ALT_INV_txByteLatch\(4) <= NOT \io1|txByteLatch\(4);
\io1|ALT_INV_txBuffer\(5) <= NOT \io1|txBuffer\(5);
\io2|ALT_INV_keyAddr\(8) <= NOT \io2|keyAddr\(8);
\io2|ALT_INV_ps2WriteByte2~8_combout\ <= NOT \io2|ps2WriteByte2~8_combout\;
\io2|ALT_INV_ps2WriteByte2~6_combout\ <= NOT \io2|ps2WriteByte2~6_combout\;
\io2|ALT_INV_ps2WriteByte2~5_combout\ <= NOT \io2|ps2WriteByte2~5_combout\;
\io2|ALT_INV_Equal21~1_combout\ <= NOT \io2|Equal21~1_combout\;
\io2|ALT_INV_ps2Num~q\ <= NOT \io2|ps2Num~q\;
\io2|ALT_INV_ps2WriteByte2~2_combout\ <= NOT \io2|ps2WriteByte2~2_combout\;
\io2|ALT_INV_ps2WriteByte2~1_combout\ <= NOT \io2|ps2WriteByte2~1_combout\;
\io2|ALT_INV_Equal20~2_combout\ <= NOT \io2|Equal20~2_combout\;
\io2|ALT_INV_ps2Scroll~q\ <= NOT \io2|ps2Scroll~q\;
\sd1|ALT_INV_din_latched\(3) <= NOT \sd1|din_latched\(3);
\sd1|ALT_INV_data_sig\(2) <= NOT \sd1|data_sig\(2);
\sd1|ALT_INV_cmd_out\(50) <= NOT \sd1|cmd_out\(50);
\io2|ALT_INV_param4[6]~0_combout\ <= NOT \io2|param4[6]~0_combout\;
\io2|ALT_INV_paramCount~7_combout\ <= NOT \io2|paramCount~7_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~36_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[139]~36_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[139]~35_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[139]~34_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~36_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[139]~36_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[139]~35_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[139]~34_combout\;
\io4|ALT_INV_txByteLatch\(3) <= NOT \io4|txByteLatch\(3);
\io4|ALT_INV_txBuffer\(4) <= NOT \io4|txBuffer\(4);
\io1|ALT_INV_txByteLatch\(3) <= NOT \io1|txByteLatch\(3);
\io1|ALT_INV_txBuffer\(4) <= NOT \io1|txBuffer\(4);
\io2|ALT_INV_Equal22~1_combout\ <= NOT \io2|Equal22~1_combout\;
\io2|ALT_INV_Equal18~1_combout\ <= NOT \io2|Equal18~1_combout\;
\io2|ALT_INV_Equal25~0_combout\ <= NOT \io2|Equal25~0_combout\;
\io2|ALT_INV_Equal9~0_combout\ <= NOT \io2|Equal9~0_combout\;
\io2|ALT_INV_ps2ClkFilter\(3) <= NOT \io2|ps2ClkFilter\(3);
\io2|ALT_INV_ps2ClkFilter\(2) <= NOT \io2|ps2ClkFilter\(2);
\io2|ALT_INV_ps2ClkFilter\(0) <= NOT \io2|ps2ClkFilter\(0);
\io2|ALT_INV_ps2ClkFilter\(5) <= NOT \io2|ps2ClkFilter\(5);
\io2|ALT_INV_ps2ClkFilter\(4) <= NOT \io2|ps2ClkFilter\(4);
\io2|ALT_INV_ps2ClkFilter\(1) <= NOT \io2|ps2ClkFilter\(1);
\io2|ALT_INV_ps2WriteByte2\(3) <= NOT \io2|ps2WriteByte2\(3);
\io2|ALT_INV_ps2WriteByte2\(2) <= NOT \io2|ps2WriteByte2\(2);
\io2|ALT_INV_ps2WriteByte2\(1) <= NOT \io2|ps2WriteByte2\(1);
\io2|ALT_INV_ps2WriteByte~4_combout\ <= NOT \io2|ps2WriteByte~4_combout\;
\io2|ALT_INV_ps2WriteByte[0]~3_combout\ <= NOT \io2|ps2WriteByte[0]~3_combout\;
\io2|ALT_INV_ps2WriteByte2\(0) <= NOT \io2|ps2WriteByte2\(0);
\io2|ALT_INV_Add23~0_combout\ <= NOT \io2|Add23~0_combout\;
\io2|ALT_INV_ps2WriteClkCount[0]~1_combout\ <= NOT \io2|ps2WriteClkCount[0]~1_combout\;
\io2|ALT_INV_kbWRParity~2_combout\ <= NOT \io2|kbWRParity~2_combout\;
\io2|ALT_INV_ps2WriteClkCount~0_combout\ <= NOT \io2|ps2WriteClkCount~0_combout\;
\io2|ALT_INV_kbWriteTimer~0_combout\ <= NOT \io2|kbWriteTimer~0_combout\;
\io2|ALT_INV_kbWatchdogTimer[18]~0_combout\ <= NOT \io2|kbWatchdogTimer[18]~0_combout\;
\io2|ALT_INV_LessThan27~6_combout\ <= NOT \io2|LessThan27~6_combout\;
\io2|ALT_INV_LessThan27~5_combout\ <= NOT \io2|LessThan27~5_combout\;
\io2|ALT_INV_LessThan27~4_combout\ <= NOT \io2|LessThan27~4_combout\;
\io2|ALT_INV_LessThan27~3_combout\ <= NOT \io2|LessThan27~3_combout\;
\io2|ALT_INV_LessThan27~2_combout\ <= NOT \io2|LessThan27~2_combout\;
\io2|ALT_INV_LessThan27~1_combout\ <= NOT \io2|LessThan27~1_combout\;
\io2|ALT_INV_LessThan27~0_combout\ <= NOT \io2|LessThan27~0_combout\;
\io2|ALT_INV_n_kbWR~2_combout\ <= NOT \io2|n_kbWR~2_combout\;
\io2|ALT_INV_n_kbWR~1_combout\ <= NOT \io2|n_kbWR~1_combout\;
\io2|ALT_INV_Equal23~1_combout\ <= NOT \io2|Equal23~1_combout\;
\io2|ALT_INV_ps2WriteByte~1_combout\ <= NOT \io2|ps2WriteByte~1_combout\;
\io2|ALT_INV_Equal19~1_combout\ <= NOT \io2|Equal19~1_combout\;
\io2|ALT_INV_Equal29~0_combout\ <= NOT \io2|Equal29~0_combout\;
\io2|ALT_INV_ps2PreviousByte[0]~1_combout\ <= NOT \io2|ps2PreviousByte[0]~1_combout\;
\io2|ALT_INV_ps2PreviousByte[0]~0_combout\ <= NOT \io2|ps2PreviousByte[0]~0_combout\;
\sd1|ALT_INV_din_latched\(4) <= NOT \sd1|din_latched\(4);
\sd1|ALT_INV_data_sig\(3) <= NOT \sd1|data_sig\(3);
\sd1|ALT_INV_cmd_out\(51) <= NOT \sd1|cmd_out\(51);
\io2|ALT_INV_param3[6]~2_combout\ <= NOT \io2|param3[6]~2_combout\;
\io2|ALT_INV_param3~1_combout\ <= NOT \io2|param3~1_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~33_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[140]~33_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~32_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[140]~32_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~33_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[140]~33_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~32_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[140]~32_combout\;
\ALT_INV_comb~5_combout\ <= NOT \comb~5_combout\;
\io2|ALT_INV_Add29~1_combout\ <= NOT \io2|Add29~1_combout\;
\io2|ALT_INV_Add29~0_combout\ <= NOT \io2|Add29~0_combout\;
\io4|ALT_INV_Equal2~0_combout\ <= NOT \io4|Equal2~0_combout\;
\io4|ALT_INV_rxFilter\(3) <= NOT \io4|rxFilter\(3);
\io4|ALT_INV_rxFilter\(2) <= NOT \io4|rxFilter\(2);
\io4|ALT_INV_rxFilter\(0) <= NOT \io4|rxFilter\(0);
\io4|ALT_INV_rxFilter\(5) <= NOT \io4|rxFilter\(5);
\io4|ALT_INV_rxFilter\(4) <= NOT \io4|rxFilter\(4);
\io4|ALT_INV_rxFilter\(1) <= NOT \io4|rxFilter\(1);
\brg4|ALT_INV_process_1~0_combout\ <= NOT \brg4|process_1~0_combout\;
\brg4|ALT_INV_BaudReg\(1) <= NOT \brg4|BaudReg\(1);
\brg4|ALT_INV_BaudReg\(2) <= NOT \brg4|BaudReg\(2);
\brg4|ALT_INV_BaudReg\(0) <= NOT \brg4|BaudReg\(0);
\io4|ALT_INV_txByteLatch\(2) <= NOT \io4|txByteLatch\(2);
\io4|ALT_INV_txBuffer\(3) <= NOT \io4|txBuffer\(3);
\io1|ALT_INV_Equal2~0_combout\ <= NOT \io1|Equal2~0_combout\;
\io1|ALT_INV_rxFilter\(3) <= NOT \io1|rxFilter\(3);
\io1|ALT_INV_rxFilter\(2) <= NOT \io1|rxFilter\(2);
\io1|ALT_INV_rxFilter\(0) <= NOT \io1|rxFilter\(0);
\io1|ALT_INV_rxFilter\(5) <= NOT \io1|rxFilter\(5);
\io1|ALT_INV_rxFilter\(4) <= NOT \io1|rxFilter\(4);
\io1|ALT_INV_rxFilter\(1) <= NOT \io1|rxFilter\(1);
\io2|ALT_INV_dispCharWRData[1]~0_combout\ <= NOT \io2|dispCharWRData[1]~0_combout\;
\io2|ALT_INV_dispState~33_combout\ <= NOT \io2|dispState~33_combout\;
\io2|ALT_INV_Selector36~0_combout\ <= NOT \io2|Selector36~0_combout\;
\io2|ALT_INV_Selector34~2_combout\ <= NOT \io2|Selector34~2_combout\;
\io2|ALT_INV_cursorVertRestore[1]~1_combout\ <= NOT \io2|cursorVertRestore[1]~1_combout\;
\io2|ALT_INV_Selector34~1_combout\ <= NOT \io2|Selector34~1_combout\;
\io2|ALT_INV_Selector34~0_combout\ <= NOT \io2|Selector34~0_combout\;
\io2|ALT_INV_dispAttWRData~29_combout\ <= NOT \io2|dispAttWRData~29_combout\;
\io2|ALT_INV_Equal49~0_combout\ <= NOT \io2|Equal49~0_combout\;
\io2|ALT_INV_dispAttWRData~28_combout\ <= NOT \io2|dispAttWRData~28_combout\;
\io2|ALT_INV_dispAttWRData~26_combout\ <= NOT \io2|dispAttWRData~26_combout\;
\io2|ALT_INV_dispAttWRData~25_combout\ <= NOT \io2|dispAttWRData~25_combout\;
\io2|ALT_INV_attInverse~6_combout\ <= NOT \io2|attInverse~6_combout\;
\io2|ALT_INV_attInverse~5_combout\ <= NOT \io2|attInverse~5_combout\;
\io2|ALT_INV_dispAttWRData~23_combout\ <= NOT \io2|dispAttWRData~23_combout\;
\io2|ALT_INV_dispAttWRData~22_combout\ <= NOT \io2|dispAttWRData~22_combout\;
\io2|ALT_INV_dispAttWRData~21_combout\ <= NOT \io2|dispAttWRData~21_combout\;
\io2|ALT_INV_attBold~q\ <= NOT \io2|attBold~q\;
\io2|ALT_INV_dispAttWRData~19_combout\ <= NOT \io2|dispAttWRData~19_combout\;
\io2|ALT_INV_Add4~2_combout\ <= NOT \io2|Add4~2_combout\;
\io2|ALT_INV_Add4~1_combout\ <= NOT \io2|Add4~1_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~31_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[135]~31_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~30_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[135]~30_combout\;
\io2|ALT_INV_Add4~0_combout\ <= NOT \io2|Add4~0_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~29_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[133]~29_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~28_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[133]~28_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~27_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[131]~27_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~26_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[131]~26_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~31_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[137]~31_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~30_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[137]~30_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~29_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[135]~29_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[135]~28_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~27_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[133]~27_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~26_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~25_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[131]~25_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~24_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[131]~24_combout\;
\io2|ALT_INV_Selector65~0_combout\ <= NOT \io2|Selector65~0_combout\;
\io2|ALT_INV_paramCount[2]~4_combout\ <= NOT \io2|paramCount[2]~4_combout\;
\io2|ALT_INV_paramCount~3_combout\ <= NOT \io2|paramCount~3_combout\;
\io2|ALT_INV_paramCount[2]~1_combout\ <= NOT \io2|paramCount[2]~1_combout\;
\io2|ALT_INV_paramCount[2]~0_combout\ <= NOT \io2|paramCount[2]~0_combout\;
\io2|ALT_INV_param1~11_combout\ <= NOT \io2|param1~11_combout\;
\io2|ALT_INV_escState.processingAdditionalParams~4_combout\ <= NOT \io2|escState.processingAdditionalParams~4_combout\;
\io2|ALT_INV_escState.processingAdditionalParams~3_combout\ <= NOT \io2|escState.processingAdditionalParams~3_combout\;
\io2|ALT_INV_escState.processingAdditionalParams~2_combout\ <= NOT \io2|escState.processingAdditionalParams~2_combout\;
\io2|ALT_INV_Selector32~1_combout\ <= NOT \io2|Selector32~1_combout\;
\io2|ALT_INV_Selector32~0_combout\ <= NOT \io2|Selector32~0_combout\;
\io2|ALT_INV_escState~10_combout\ <= NOT \io2|escState~10_combout\;
\io2|ALT_INV_escState~9_combout\ <= NOT \io2|escState~9_combout\;
\io2|ALT_INV_cursorVertRestore~0_combout\ <= NOT \io2|cursorVertRestore~0_combout\;
\io2|ALT_INV_Equal36~1_combout\ <= NOT \io2|Equal36~1_combout\;
\io2|ALT_INV_display_store~40_combout\ <= NOT \io2|display_store~40_combout\;
\io2|ALT_INV_dispAttWRData~17_combout\ <= NOT \io2|dispAttWRData~17_combout\;
\io2|ALT_INV_dispAttWRData~16_combout\ <= NOT \io2|dispAttWRData~16_combout\;
\io2|ALT_INV_dispAttWRData~15_combout\ <= NOT \io2|dispAttWRData~15_combout\;
\io2|ALT_INV_dispAttWRData~14_combout\ <= NOT \io2|dispAttWRData~14_combout\;
\io2|ALT_INV_display_store~39_combout\ <= NOT \io2|display_store~39_combout\;
\io2|ALT_INV_param1[6]~3_combout\ <= NOT \io2|param1[6]~3_combout\;
\io2|ALT_INV_param1[6]~2_combout\ <= NOT \io2|param1[6]~2_combout\;
\io2|ALT_INV_param1~1_combout\ <= NOT \io2|param1~1_combout\;
\io2|ALT_INV_display_store~38_combout\ <= NOT \io2|display_store~38_combout\;
\io2|ALT_INV_display_store~37_combout\ <= NOT \io2|display_store~37_combout\;
\io2|ALT_INV_display_store~36_combout\ <= NOT \io2|display_store~36_combout\;
\io2|ALT_INV_Equal32~0_combout\ <= NOT \io2|Equal32~0_combout\;
\io4|ALT_INV_Add6~0_combout\ <= NOT \io4|Add6~0_combout\;
\io4|ALT_INV_Equal5~2_combout\ <= NOT \io4|Equal5~2_combout\;
\io4|ALT_INV_Equal5~1_combout\ <= NOT \io4|Equal5~1_combout\;
\io4|ALT_INV_rxState.stopBit~0_combout\ <= NOT \io4|rxState.stopBit~0_combout\;
\io4|ALT_INV_rxState~11_combout\ <= NOT \io4|rxState~11_combout\;
\io4|ALT_INV_rxdFiltered~q\ <= NOT \io4|rxdFiltered~q\;
\io4|ALT_INV_rxState.idle~q\ <= NOT \io4|rxState.idle~q\;
\io4|ALT_INV_rxState~10_combout\ <= NOT \io4|rxState~10_combout\;
\io4|ALT_INV_rxBitCount\(0) <= NOT \io4|rxBitCount\(0);
\io4|ALT_INV_rxBitCount\(1) <= NOT \io4|rxBitCount\(1);
\io4|ALT_INV_rxBitCount\(2) <= NOT \io4|rxBitCount\(2);
\io4|ALT_INV_rxBitCount\(3) <= NOT \io4|rxBitCount\(3);
\io4|ALT_INV_rxState.dataBit~q\ <= NOT \io4|rxState.dataBit~q\;
\brg4|ALT_INV_reload\(3) <= NOT \brg4|reload\(3);
\brg4|ALT_INV_Equal0~3_combout\ <= NOT \brg4|Equal0~3_combout\;
\brg4|ALT_INV_reload\(0) <= NOT \brg4|reload\(0);
\io4|ALT_INV_txByteLatch\(1) <= NOT \io4|txByteLatch\(1);
\io4|ALT_INV_txBuffer\(2) <= NOT \io4|txBuffer\(2);
\io1|ALT_INV_Add6~0_combout\ <= NOT \io1|Add6~0_combout\;
\io1|ALT_INV_Equal5~2_combout\ <= NOT \io1|Equal5~2_combout\;
\io1|ALT_INV_Equal5~1_combout\ <= NOT \io1|Equal5~1_combout\;
\io1|ALT_INV_rxState.stopBit~0_combout\ <= NOT \io1|rxState.stopBit~0_combout\;
\io1|ALT_INV_rxState~11_combout\ <= NOT \io1|rxState~11_combout\;
\io1|ALT_INV_rxdFiltered~q\ <= NOT \io1|rxdFiltered~q\;
\io1|ALT_INV_rxState.idle~q\ <= NOT \io1|rxState.idle~q\;
\io1|ALT_INV_rxState~10_combout\ <= NOT \io1|rxState~10_combout\;
\io1|ALT_INV_rxBitCount\(0) <= NOT \io1|rxBitCount\(0);
\io1|ALT_INV_rxBitCount\(1) <= NOT \io1|rxBitCount\(1);
\io1|ALT_INV_rxBitCount\(2) <= NOT \io1|rxBitCount\(2);
\io1|ALT_INV_rxBitCount\(3) <= NOT \io1|rxBitCount\(3);
\io1|ALT_INV_rxState.dataBit~q\ <= NOT \io1|rxState.dataBit~q\;
\cpu1|u0|ALT_INV_DO~17_combout\ <= NOT \cpu1|u0|DO~17_combout\;
\brg1|ALT_INV_reload\(3) <= NOT \brg1|reload\(3);
\brg1|ALT_INV_Equal0~3_combout\ <= NOT \brg1|Equal0~3_combout\;
\brg1|ALT_INV_reload\(0) <= NOT \brg1|reload\(0);
\io1|ALT_INV_txByteLatch\(1) <= NOT \io1|txByteLatch\(1);
\io1|ALT_INV_txBuffer\(2) <= NOT \io1|txBuffer\(2);
\cpu1|u0|alu|ALT_INV_Q_t~73_combout\ <= NOT \cpu1|u0|alu|Q_t~73_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~72_combout\ <= NOT \cpu1|u0|alu|Q_t~72_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~71_combout\ <= NOT \cpu1|u0|alu|Q_t~71_combout\;
\cpu1|u0|mcode|ALT_INV_Mux223~1_combout\ <= NOT \cpu1|u0|mcode|Mux223~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux223~0_combout\ <= NOT \cpu1|u0|mcode|Mux223~0_combout\;
\cpu1|u0|ALT_INV_Alternate~0_combout\ <= NOT \cpu1|u0|Alternate~0_combout\;
\ALT_INV_n_int50~q\ <= NOT \n_int50~q\;
\cpu1|u0|ALT_INV_IntE_FF2~0_combout\ <= NOT \cpu1|u0|IntE_FF2~0_combout\;
\io2|ALT_INV_kbBuffer~16_q\ <= NOT \io2|kbBuffer~16_q\;
\cpu1|u0|ALT_INV_Mux89~1_combout\ <= NOT \cpu1|u0|Mux89~1_combout\;
\cpu1|u0|ALT_INV_Mux89~0_combout\ <= NOT \cpu1|u0|Mux89~0_combout\;
\cpu1|u0|ALT_INV_Mux88~1_combout\ <= NOT \cpu1|u0|Mux88~1_combout\;
\cpu1|u0|ALT_INV_F\(3) <= NOT \cpu1|u0|F\(3);
\cpu1|u0|ALT_INV_Mux88~0_combout\ <= NOT \cpu1|u0|Mux88~0_combout\;
\cpu1|u0|ALT_INV_Mux90~1_combout\ <= NOT \cpu1|u0|Mux90~1_combout\;
\cpu1|u0|ALT_INV_Mux90~0_combout\ <= NOT \cpu1|u0|Mux90~0_combout\;
\cpu1|u0|ALT_INV_Mux86~1_combout\ <= NOT \cpu1|u0|Mux86~1_combout\;
\cpu1|u0|ALT_INV_Mux86~0_combout\ <= NOT \cpu1|u0|Mux86~0_combout\;
\cpu1|u0|ALT_INV_Mux85~1_combout\ <= NOT \cpu1|u0|Mux85~1_combout\;
\cpu1|u0|ALT_INV_Mux85~0_combout\ <= NOT \cpu1|u0|Mux85~0_combout\;
\io2|ALT_INV_kbBuffer~17_q\ <= NOT \io2|kbBuffer~17_q\;
\cpu1|u0|mcode|ALT_INV_Mux279~1_combout\ <= NOT \cpu1|u0|mcode|Mux279~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~35_combout\ <= NOT \cpu1|u0|mcode|Mux88~35_combout\;
\cpu1|u0|ALT_INV_Mux95~0_combout\ <= NOT \cpu1|u0|Mux95~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux11~2_combout\ <= NOT \cpu1|u0|Regs|Mux11~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux11~1_combout\ <= NOT \cpu1|u0|Regs|Mux11~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux11~0_combout\ <= NOT \cpu1|u0|Regs|Mux11~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux3~2_combout\ <= NOT \cpu1|u0|Regs|Mux3~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux3~1_combout\ <= NOT \cpu1|u0|Regs|Mux3~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux3~0_combout\ <= NOT \cpu1|u0|Regs|Mux3~0_combout\;
\cpu1|u0|ALT_INV_F~26_combout\ <= NOT \cpu1|u0|F~26_combout\;
\cpu1|u0|ALT_INV_F~25_combout\ <= NOT \cpu1|u0|F~25_combout\;
\cpu1|u0|ALT_INV_F~24_combout\ <= NOT \cpu1|u0|F~24_combout\;
\cpu1|u0|ALT_INV_Fp\(1) <= NOT \cpu1|u0|Fp\(1);
\cpu1|u0|ALT_INV_F~23_combout\ <= NOT \cpu1|u0|F~23_combout\;
\cpu1|u0|ALT_INV_F~22_combout\ <= NOT \cpu1|u0|F~22_combout\;
\cpu1|u0|ALT_INV_Mux94~0_combout\ <= NOT \cpu1|u0|Mux94~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux10~2_combout\ <= NOT \cpu1|u0|Regs|Mux10~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux10~1_combout\ <= NOT \cpu1|u0|Regs|Mux10~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux10~0_combout\ <= NOT \cpu1|u0|Regs|Mux10~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux2~2_combout\ <= NOT \cpu1|u0|Regs|Mux2~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux2~1_combout\ <= NOT \cpu1|u0|Regs|Mux2~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux2~0_combout\ <= NOT \cpu1|u0|Regs|Mux2~0_combout\;
\cpu1|u0|ALT_INV_process_0~8_combout\ <= NOT \cpu1|u0|process_0~8_combout\;
\cpu1|u0|ALT_INV_F~20_combout\ <= NOT \cpu1|u0|F~20_combout\;
\cpu1|u0|ALT_INV_F~19_combout\ <= NOT \cpu1|u0|F~19_combout\;
\cpu1|u0|ALT_INV_F~18_combout\ <= NOT \cpu1|u0|F~18_combout\;
\cpu1|u0|ALT_INV_F~17_combout\ <= NOT \cpu1|u0|F~17_combout\;
\cpu1|u0|ALT_INV_Fp\(4) <= NOT \cpu1|u0|Fp\(4);
\cpu1|u0|ALT_INV_F~16_combout\ <= NOT \cpu1|u0|F~16_combout\;
\cpu1|u0|ALT_INV_Mux97~0_combout\ <= NOT \cpu1|u0|Mux97~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux13~2_combout\ <= NOT \cpu1|u0|Regs|Mux13~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux13~1_combout\ <= NOT \cpu1|u0|Regs|Mux13~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux13~0_combout\ <= NOT \cpu1|u0|Regs|Mux13~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux5~2_combout\ <= NOT \cpu1|u0|Regs|Mux5~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux5~1_combout\ <= NOT \cpu1|u0|Regs|Mux5~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux5~0_combout\ <= NOT \cpu1|u0|Regs|Mux5~0_combout\;
\cpu1|u0|ALT_INV_Mux96~0_combout\ <= NOT \cpu1|u0|Mux96~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux12~2_combout\ <= NOT \cpu1|u0|Regs|Mux12~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux12~1_combout\ <= NOT \cpu1|u0|Regs|Mux12~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux12~0_combout\ <= NOT \cpu1|u0|Regs|Mux12~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux4~2_combout\ <= NOT \cpu1|u0|Regs|Mux4~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux4~1_combout\ <= NOT \cpu1|u0|Regs|Mux4~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux4~0_combout\ <= NOT \cpu1|u0|Regs|Mux4~0_combout\;
\cpu1|u0|ALT_INV_Mux93~0_combout\ <= NOT \cpu1|u0|Mux93~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux9~2_combout\ <= NOT \cpu1|u0|Regs|Mux9~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux9~1_combout\ <= NOT \cpu1|u0|Regs|Mux9~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux9~0_combout\ <= NOT \cpu1|u0|Regs|Mux9~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux1~2_combout\ <= NOT \cpu1|u0|Regs|Mux1~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux1~1_combout\ <= NOT \cpu1|u0|Regs|Mux1~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux1~0_combout\ <= NOT \cpu1|u0|Regs|Mux1~0_combout\;
\cpu1|u0|ALT_INV_Mux84~1_combout\ <= NOT \cpu1|u0|Mux84~1_combout\;
\cpu1|u0|ALT_INV_Mux84~0_combout\ <= NOT \cpu1|u0|Mux84~0_combout\;
\io2|ALT_INV_kbBuffer~19_q\ <= NOT \io2|kbBuffer~19_q\;
\io2|ALT_INV_kbBuffer~15_q\ <= NOT \io2|kbBuffer~15_q\;
\io2|ALT_INV_dataOut~4_combout\ <= NOT \io2|dataOut~4_combout\;
\io2|ALT_INV_controlReg\(6) <= NOT \io2|controlReg\(6);
\io2|ALT_INV_controlReg\(5) <= NOT \io2|controlReg\(5);
\io2|ALT_INV_dataOut~3_combout\ <= NOT \io2|dataOut~3_combout\;
\io2|ALT_INV_controlReg\(7) <= NOT \io2|controlReg\(7);
\io2|ALT_INV_kbBuffer~20_q\ <= NOT \io2|kbBuffer~20_q\;
\io4|ALT_INV_n_int~0_combout\ <= NOT \io4|n_int~0_combout\;
\io4|ALT_INV_controlReg\(7) <= NOT \io4|controlReg\(7);
\io1|ALT_INV_controlReg\(7) <= NOT \io1|controlReg\(7);
\io1|ALT_INV_Equal0~2_combout\ <= NOT \io1|Equal0~2_combout\;
\io2|ALT_INV_kbBuffer~18_q\ <= NOT \io2|kbBuffer~18_q\;
\io2|ALT_INV_kbBuffer~14_q\ <= NOT \io2|kbBuffer~14_q\;
\cpu1|u0|mcode|ALT_INV_Mux71~2_combout\ <= NOT \cpu1|u0|mcode|Mux71~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux71~1_combout\ <= NOT \cpu1|u0|mcode|Mux71~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux71~0_combout\ <= NOT \cpu1|u0|mcode|Mux71~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~70_combout\ <= NOT \cpu1|u0|alu|Q_t~70_combout\;
\cpu1|u0|mcode|ALT_INV_Mux255~0_combout\ <= NOT \cpu1|u0|mcode|Mux255~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux256~0_combout\ <= NOT \cpu1|u0|mcode|Mux256~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux72~0_combout\ <= NOT \cpu1|u0|mcode|Mux72~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux228~3_combout\ <= NOT \cpu1|u0|mcode|Mux228~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux228~2_combout\ <= NOT \cpu1|u0|mcode|Mux228~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~7_combout\ <= NOT \cpu1|u0|mcode|Mux257~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~6_combout\ <= NOT \cpu1|u0|mcode|Mux257~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~5_combout\ <= NOT \cpu1|u0|mcode|Mux257~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~4_combout\ <= NOT \cpu1|u0|mcode|Mux257~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~3_combout\ <= NOT \cpu1|u0|mcode|Mux257~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~2_combout\ <= NOT \cpu1|u0|mcode|Mux257~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~1_combout\ <= NOT \cpu1|u0|mcode|Mux257~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux257~0_combout\ <= NOT \cpu1|u0|mcode|Mux257~0_combout\;
\cpu1|u0|ALT_INV_No_BTR~0_combout\ <= NOT \cpu1|u0|No_BTR~0_combout\;
\cpu1|u0|ALT_INV_process_1~2_combout\ <= NOT \cpu1|u0|process_1~2_combout\;
\cpu1|u0|ALT_INV_Equal22~0_combout\ <= NOT \cpu1|u0|Equal22~0_combout\;
\cpu1|u0|ALT_INV_Mux87~1_combout\ <= NOT \cpu1|u0|Mux87~1_combout\;
\cpu1|u0|ALT_INV_Mux87~0_combout\ <= NOT \cpu1|u0|Mux87~0_combout\;
\cpu1|u0|ALT_INV_Mux92~0_combout\ <= NOT \cpu1|u0|Mux92~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux8~2_combout\ <= NOT \cpu1|u0|Regs|Mux8~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux8~1_combout\ <= NOT \cpu1|u0|Regs|Mux8~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux8~0_combout\ <= NOT \cpu1|u0|Regs|Mux8~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux0~2_combout\ <= NOT \cpu1|u0|Regs|Mux0~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux0~1_combout\ <= NOT \cpu1|u0|Regs|Mux0~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux0~0_combout\ <= NOT \cpu1|u0|Regs|Mux0~0_combout\;
\cpu1|u0|ALT_INV_Mux98~0_combout\ <= NOT \cpu1|u0|Mux98~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux14~2_combout\ <= NOT \cpu1|u0|Regs|Mux14~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux14~1_combout\ <= NOT \cpu1|u0|Regs|Mux14~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux14~0_combout\ <= NOT \cpu1|u0|Regs|Mux14~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux6~2_combout\ <= NOT \cpu1|u0|Regs|Mux6~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux6~1_combout\ <= NOT \cpu1|u0|Regs|Mux6~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux6~0_combout\ <= NOT \cpu1|u0|Regs|Mux6~0_combout\;
\cpu1|u0|ALT_INV_Mux99~0_combout\ <= NOT \cpu1|u0|Mux99~0_combout\;
\cpu1|u0|ALT_INV_BusA[1]~0_combout\ <= NOT \cpu1|u0|BusA[1]~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux15~2_combout\ <= NOT \cpu1|u0|Regs|Mux15~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux15~1_combout\ <= NOT \cpu1|u0|Regs|Mux15~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux15~0_combout\ <= NOT \cpu1|u0|Regs|Mux15~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux7~2_combout\ <= NOT \cpu1|u0|Regs|Mux7~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux7~1_combout\ <= NOT \cpu1|u0|Regs|Mux7~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux7~0_combout\ <= NOT \cpu1|u0|Regs|Mux7~0_combout\;
\cpu1|u0|ALT_INV_BusB[3]~4_combout\ <= NOT \cpu1|u0|BusB[3]~4_combout\;
\cpu1|u0|ALT_INV_BusB[3]~3_combout\ <= NOT \cpu1|u0|BusB[3]~3_combout\;
\cpu1|u0|ALT_INV_BusB[3]~2_combout\ <= NOT \cpu1|u0|BusB[3]~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux245~2_combout\ <= NOT \cpu1|u0|mcode|Mux245~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux245~1_combout\ <= NOT \cpu1|u0|mcode|Mux245~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~34_combout\ <= NOT \cpu1|u0|mcode|Mux88~34_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~69_combout\ <= NOT \cpu1|u0|alu|Q_t~69_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~68_combout\ <= NOT \cpu1|u0|alu|Q_t~68_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~33_combout\ <= NOT \cpu1|u0|mcode|Mux88~33_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~32_combout\ <= NOT \cpu1|u0|mcode|Mux88~32_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~31_combout\ <= NOT \cpu1|u0|mcode|Mux88~31_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~30_combout\ <= NOT \cpu1|u0|mcode|Mux88~30_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~67_combout\ <= NOT \cpu1|u0|alu|Q_t~67_combout\;
\cpu1|u0|mcode|ALT_INV_Mux246~5_combout\ <= NOT \cpu1|u0|mcode|Mux246~5_combout\;
\cpu1|u0|ALT_INV_Mux91~1_combout\ <= NOT \cpu1|u0|Mux91~1_combout\;
\cpu1|u0|ALT_INV_BusB[3]~1_combout\ <= NOT \cpu1|u0|BusB[3]~1_combout\;
\cpu1|u0|ALT_INV_Mux91~0_combout\ <= NOT \cpu1|u0|Mux91~0_combout\;
\cpu1|u0|ALT_INV_BusB[3]~0_combout\ <= NOT \cpu1|u0|BusB[3]~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux246~4_combout\ <= NOT \cpu1|u0|mcode|Mux246~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux246~3_combout\ <= NOT \cpu1|u0|mcode|Mux246~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux246~2_combout\ <= NOT \cpu1|u0|mcode|Mux246~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux246~1_combout\ <= NOT \cpu1|u0|mcode|Mux246~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux62~5_combout\ <= NOT \cpu1|u0|mcode|Mux62~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux62~4_combout\ <= NOT \cpu1|u0|mcode|Mux62~4_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~66_combout\ <= NOT \cpu1|u0|alu|Q_t~66_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~65_combout\ <= NOT \cpu1|u0|alu|Q_t~65_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~64_combout\ <= NOT \cpu1|u0|alu|Q_t~64_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~63_combout\ <= NOT \cpu1|u0|alu|Q_t~63_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~62_combout\ <= NOT \cpu1|u0|alu|Q_t~62_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~61_combout\ <= NOT \cpu1|u0|alu|Q_t~61_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~60_combout\ <= NOT \cpu1|u0|alu|Q_t~60_combout\;
\cpu1|u0|mcode|ALT_INV_Mux46~1_combout\ <= NOT \cpu1|u0|mcode|Mux46~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux62~3_combout\ <= NOT \cpu1|u0|mcode|Mux62~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux62~2_combout\ <= NOT \cpu1|u0|mcode|Mux62~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux62~1_combout\ <= NOT \cpu1|u0|mcode|Mux62~1_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~59_combout\ <= NOT \cpu1|u0|alu|Q_t~59_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~58_combout\ <= NOT \cpu1|u0|alu|Q_t~58_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~57_combout\ <= NOT \cpu1|u0|alu|Q_t~57_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~56_combout\ <= NOT \cpu1|u0|alu|Q_t~56_combout\;
\cpu1|u0|mcode|ALT_INV_Mux246~0_combout\ <= NOT \cpu1|u0|mcode|Mux246~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux247~5_combout\ <= NOT \cpu1|u0|mcode|Mux247~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~8_combout\ <= NOT \cpu1|u0|mcode|Mux63~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~7_combout\ <= NOT \cpu1|u0|mcode|Mux63~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~6_combout\ <= NOT \cpu1|u0|mcode|Mux63~6_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~55_combout\ <= NOT \cpu1|u0|alu|Q_t~55_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~5_combout\ <= NOT \cpu1|u0|mcode|Mux63~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~4_combout\ <= NOT \cpu1|u0|mcode|Mux63~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~3_combout\ <= NOT \cpu1|u0|mcode|Mux63~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~2_combout\ <= NOT \cpu1|u0|mcode|Mux63~2_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~54_combout\ <= NOT \cpu1|u0|alu|Q_t~54_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~53_combout\ <= NOT \cpu1|u0|alu|Q_t~53_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~1_combout\ <= NOT \cpu1|u0|mcode|Mux63~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux247~4_combout\ <= NOT \cpu1|u0|mcode|Mux247~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux247~3_combout\ <= NOT \cpu1|u0|mcode|Mux247~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux247~2_combout\ <= NOT \cpu1|u0|mcode|Mux247~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux247~1_combout\ <= NOT \cpu1|u0|mcode|Mux247~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux247~0_combout\ <= NOT \cpu1|u0|mcode|Mux247~0_combout\;
\cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\ <= NOT \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\;
\cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~0_combout\ <= NOT \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~9_combout\ <= NOT \cpu1|u0|mcode|Mux64~9_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~8_combout\ <= NOT \cpu1|u0|mcode|Mux64~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~7_combout\ <= NOT \cpu1|u0|mcode|Mux64~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~6_combout\ <= NOT \cpu1|u0|mcode|Mux64~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~5_combout\ <= NOT \cpu1|u0|mcode|Mux64~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux45~3_combout\ <= NOT \cpu1|u0|mcode|Mux45~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~4_combout\ <= NOT \cpu1|u0|mcode|Mux64~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~3_combout\ <= NOT \cpu1|u0|mcode|Mux64~3_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~52_combout\ <= NOT \cpu1|u0|alu|Q_t~52_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~2_combout\ <= NOT \cpu1|u0|mcode|Mux64~2_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~51_combout\ <= NOT \cpu1|u0|alu|Q_t~51_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~50_combout\ <= NOT \cpu1|u0|alu|Q_t~50_combout\;
\cpu1|u0|mcode|ALT_INV_Mux221~3_combout\ <= NOT \cpu1|u0|mcode|Mux221~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux141~0_combout\ <= NOT \cpu1|u0|mcode|Mux141~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux221~2_combout\ <= NOT \cpu1|u0|mcode|Mux221~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux282~1_combout\ <= NOT \cpu1|u0|mcode|Mux282~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux282~0_combout\ <= NOT \cpu1|u0|mcode|Mux282~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~49_combout\ <= NOT \cpu1|u0|alu|Q_t~49_combout\;
\cpu1|u0|mcode|ALT_INV_Mux121~0_combout\ <= NOT \cpu1|u0|mcode|Mux121~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux229~2_combout\ <= NOT \cpu1|u0|mcode|Mux229~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux229~1_combout\ <= NOT \cpu1|u0|mcode|Mux229~1_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~48_combout\ <= NOT \cpu1|u0|alu|Q_t~48_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~47_combout\ <= NOT \cpu1|u0|alu|Q_t~47_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~46_combout\ <= NOT \cpu1|u0|alu|Q_t~46_combout\;
\cpu1|u0|mcode|ALT_INV_Mux229~0_combout\ <= NOT \cpu1|u0|mcode|Mux229~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux281~4_combout\ <= NOT \cpu1|u0|mcode|Mux281~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux281~3_combout\ <= NOT \cpu1|u0|mcode|Mux281~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux281~2_combout\ <= NOT \cpu1|u0|mcode|Mux281~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux281~1_combout\ <= NOT \cpu1|u0|mcode|Mux281~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux281~0_combout\ <= NOT \cpu1|u0|mcode|Mux281~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~45_combout\ <= NOT \cpu1|u0|alu|Q_t~45_combout\;
\cpu1|u0|ALT_INV_ALU_Op_r~3_combout\ <= NOT \cpu1|u0|ALU_Op_r~3_combout\;
\cpu1|u0|ALT_INV_ALU_Op_r~2_combout\ <= NOT \cpu1|u0|ALU_Op_r~2_combout\;
\cpu1|u0|ALT_INV_ALU_Op_r~1_combout\ <= NOT \cpu1|u0|ALU_Op_r~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux283~1_combout\ <= NOT \cpu1|u0|mcode|Mux283~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux283~0_combout\ <= NOT \cpu1|u0|mcode|Mux283~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux99~1_combout\ <= NOT \cpu1|u0|mcode|Mux99~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux99~0_combout\ <= NOT \cpu1|u0|mcode|Mux99~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux122~1_combout\ <= NOT \cpu1|u0|mcode|Mux122~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux122~0_combout\ <= NOT \cpu1|u0|mcode|Mux122~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux230~1_combout\ <= NOT \cpu1|u0|mcode|Mux230~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux221~1_combout\ <= NOT \cpu1|u0|mcode|Mux221~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux230~0_combout\ <= NOT \cpu1|u0|mcode|Mux230~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux278~4_combout\ <= NOT \cpu1|u0|mcode|Mux278~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux94~0_combout\ <= NOT \cpu1|u0|mcode|Mux94~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~29_combout\ <= NOT \cpu1|u0|mcode|Mux88~29_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~28_combout\ <= NOT \cpu1|u0|mcode|Mux88~28_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~44_combout\ <= NOT \cpu1|u0|alu|Q_t~44_combout\;
\cpu1|u0|mcode|ALT_INV_Mux278~3_combout\ <= NOT \cpu1|u0|mcode|Mux278~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux278~2_combout\ <= NOT \cpu1|u0|mcode|Mux278~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux278~1_combout\ <= NOT \cpu1|u0|mcode|Mux278~1_combout\;
\cpu1|u0|ALT_INV_Read_To_Reg_r~4_combout\ <= NOT \cpu1|u0|Read_To_Reg_r~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux123~0_combout\ <= NOT \cpu1|u0|mcode|Mux123~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux70~0_combout\ <= NOT \cpu1|u0|mcode|Mux70~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~27_combout\ <= NOT \cpu1|u0|mcode|Mux88~27_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~26_combout\ <= NOT \cpu1|u0|mcode|Mux88~26_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~25_combout\ <= NOT \cpu1|u0|mcode|Mux88~25_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~24_combout\ <= NOT \cpu1|u0|mcode|Mux88~24_combout\;
\cpu1|u0|mcode|ALT_INV_Mux64~1_combout\ <= NOT \cpu1|u0|mcode|Mux64~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~23_combout\ <= NOT \cpu1|u0|mcode|Mux88~23_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~22_combout\ <= NOT \cpu1|u0|mcode|Mux88~22_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~21_combout\ <= NOT \cpu1|u0|mcode|Mux88~21_combout\;
\cpu1|u0|mcode|ALT_INV_Mux212~3_combout\ <= NOT \cpu1|u0|mcode|Mux212~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux212~2_combout\ <= NOT \cpu1|u0|mcode|Mux212~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux212~1_combout\ <= NOT \cpu1|u0|mcode|Mux212~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux251~5_combout\ <= NOT \cpu1|u0|mcode|Mux251~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux67~0_combout\ <= NOT \cpu1|u0|mcode|Mux67~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~20_combout\ <= NOT \cpu1|u0|mcode|Mux88~20_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~19_combout\ <= NOT \cpu1|u0|mcode|Mux88~19_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~18_combout\ <= NOT \cpu1|u0|mcode|Mux88~18_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~17_combout\ <= NOT \cpu1|u0|mcode|Mux88~17_combout\;
\cpu1|u0|mcode|ALT_INV_Mux251~4_combout\ <= NOT \cpu1|u0|mcode|Mux251~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux251~3_combout\ <= NOT \cpu1|u0|mcode|Mux251~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux251~2_combout\ <= NOT \cpu1|u0|mcode|Mux251~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux250~4_combout\ <= NOT \cpu1|u0|mcode|Mux250~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux250~3_combout\ <= NOT \cpu1|u0|mcode|Mux250~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux250~2_combout\ <= NOT \cpu1|u0|mcode|Mux250~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux250~1_combout\ <= NOT \cpu1|u0|mcode|Mux250~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux212~0_combout\ <= NOT \cpu1|u0|mcode|Mux212~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux92~5_combout\ <= NOT \cpu1|u0|mcode|Mux92~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux252~4_combout\ <= NOT \cpu1|u0|mcode|Mux252~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux68~0_combout\ <= NOT \cpu1|u0|mcode|Mux68~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~16_combout\ <= NOT \cpu1|u0|mcode|Mux88~16_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~15_combout\ <= NOT \cpu1|u0|mcode|Mux88~15_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~43_combout\ <= NOT \cpu1|u0|alu|Q_t~43_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~42_combout\ <= NOT \cpu1|u0|alu|Q_t~42_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~41_combout\ <= NOT \cpu1|u0|alu|Q_t~41_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~14_combout\ <= NOT \cpu1|u0|mcode|Mux88~14_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~13_combout\ <= NOT \cpu1|u0|mcode|Mux88~13_combout\;
\cpu1|u0|mcode|ALT_INV_Mux63~0_combout\ <= NOT \cpu1|u0|mcode|Mux63~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux252~3_combout\ <= NOT \cpu1|u0|mcode|Mux252~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux252~2_combout\ <= NOT \cpu1|u0|mcode|Mux252~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux252~1_combout\ <= NOT \cpu1|u0|mcode|Mux252~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux252~0_combout\ <= NOT \cpu1|u0|mcode|Mux252~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~12_combout\ <= NOT \cpu1|u0|mcode|Mux88~12_combout\;
\cpu1|u0|mcode|ALT_INV_Mux253~4_combout\ <= NOT \cpu1|u0|mcode|Mux253~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux69~0_combout\ <= NOT \cpu1|u0|mcode|Mux69~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~11_combout\ <= NOT \cpu1|u0|mcode|Mux88~11_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~10_combout\ <= NOT \cpu1|u0|mcode|Mux88~10_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~40_combout\ <= NOT \cpu1|u0|alu|Q_t~40_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~9_combout\ <= NOT \cpu1|u0|mcode|Mux88~9_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~8_combout\ <= NOT \cpu1|u0|mcode|Mux88~8_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~39_combout\ <= NOT \cpu1|u0|alu|Q_t~39_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~38_combout\ <= NOT \cpu1|u0|alu|Q_t~38_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~37_combout\ <= NOT \cpu1|u0|alu|Q_t~37_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~7_combout\ <= NOT \cpu1|u0|mcode|Mux88~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~6_combout\ <= NOT \cpu1|u0|mcode|Mux88~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux253~3_combout\ <= NOT \cpu1|u0|mcode|Mux253~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux251~1_combout\ <= NOT \cpu1|u0|mcode|Mux251~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux219~0_combout\ <= NOT \cpu1|u0|mcode|Mux219~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux214~0_combout\ <= NOT \cpu1|u0|mcode|Mux214~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux253~2_combout\ <= NOT \cpu1|u0|mcode|Mux253~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux253~1_combout\ <= NOT \cpu1|u0|mcode|Mux253~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux251~0_combout\ <= NOT \cpu1|u0|mcode|Mux251~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux263~2_combout\ <= NOT \cpu1|u0|mcode|Mux263~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux263~1_combout\ <= NOT \cpu1|u0|mcode|Mux263~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux79~2_combout\ <= NOT \cpu1|u0|mcode|Mux79~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux79~1_combout\ <= NOT \cpu1|u0|mcode|Mux79~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux263~0_combout\ <= NOT \cpu1|u0|mcode|Mux263~0_combout\;
\io2|ALT_INV_func_reset~q\ <= NOT \io2|func_reset~q\;
\io2|ALT_INV_kbBuffer~13_q\ <= NOT \io2|kbBuffer~13_q\;
\io2|ALT_INV_kbBuffer~12_q\ <= NOT \io2|kbBuffer~12_q\;
\io2|ALT_INV_Equal7~1_combout\ <= NOT \io2|Equal7~1_combout\;
\io2|ALT_INV_kbInPointer\(1) <= NOT \io2|kbInPointer\(1);
\io2|ALT_INV_kbReadPointer\(1) <= NOT \io2|kbReadPointer\(1);
\io2|ALT_INV_kbInPointer\(0) <= NOT \io2|kbInPointer\(0);
\io2|ALT_INV_kbReadPointer\(0) <= NOT \io2|kbReadPointer\(0);
\io2|ALT_INV_Equal7~0_combout\ <= NOT \io2|Equal7~0_combout\;
\io2|ALT_INV_kbInPointer\(2) <= NOT \io2|kbInPointer\(2);
\io2|ALT_INV_kbReadPointer\(2) <= NOT \io2|kbReadPointer\(2);
\sd1|ALT_INV_Selector143~0_combout\ <= NOT \sd1|Selector143~0_combout\;
\sd1|ALT_INV_Selector144~0_combout\ <= NOT \sd1|Selector144~0_combout\;
\sd1|ALT_INV_sd_read_flag~0_combout\ <= NOT \sd1|sd_read_flag~0_combout\;
\sd1|ALT_INV_return_state.read_block_data~q\ <= NOT \sd1|return_state.read_block_data~q\;
\io2|ALT_INV_ps2DataOut~q\ <= NOT \io2|ps2DataOut~q\;
\io2|ALT_INV_ps2ClkOut~q\ <= NOT \io2|ps2ClkOut~q\;
\sd1|ALT_INV_fsm:byte_counter[0]~1_combout\ <= NOT \sd1|fsm:byte_counter[0]~1_combout\;
\sd1|ALT_INV_WideOr31~1_combout\ <= NOT \sd1|WideOr31~1_combout\;
\sd1|ALT_INV_fsm:byte_counter[0]~0_combout\ <= NOT \sd1|fsm:byte_counter[0]~0_combout\;
\sd1|ALT_INV_Equal13~0_combout\ <= NOT \sd1|Equal13~0_combout\;
\sd1|ALT_INV_Selector100~0_combout\ <= NOT \sd1|Selector100~0_combout\;
\cpu1|u0|ALT_INV_DO\(7) <= NOT \cpu1|u0|DO\(7);
\sd1|ALT_INV_din_latched\(6) <= NOT \sd1|din_latched\(6);
\sd1|ALT_INV_data_sig\(5) <= NOT \sd1|data_sig\(5);
\sd1|ALT_INV_return_state.acmd41~q\ <= NOT \sd1|return_state.acmd41~q\;
\sd1|ALT_INV_return_state.cmd55~q\ <= NOT \sd1|return_state.cmd55~q\;
\sd1|ALT_INV_return_state.cmd8~q\ <= NOT \sd1|return_state.cmd8~q\;
\sd1|ALT_INV_cmd_out\(53) <= NOT \sd1|cmd_out\(53);
\sd1|ALT_INV_return_state.write_block_init~q\ <= NOT \sd1|return_state.write_block_init~q\;
\sd1|ALT_INV_Selector93~0_combout\ <= NOT \sd1|Selector93~0_combout\;
\sd1|ALT_INV_return_state.read_block_wait~q\ <= NOT \sd1|return_state.read_block_wait~q\;
\sd1|ALT_INV_return_state.write_block_wait~q\ <= NOT \sd1|return_state.write_block_wait~q\;
\sd1|ALT_INV_Selector72~0_combout\ <= NOT \sd1|Selector72~0_combout\;
\sd1|ALT_INV_Selector73~5_combout\ <= NOT \sd1|Selector73~5_combout\;
\sd1|ALT_INV_Selector73~4_combout\ <= NOT \sd1|Selector73~4_combout\;
\sd1|ALT_INV_Selector73~3_combout\ <= NOT \sd1|Selector73~3_combout\;
\sd1|ALT_INV_Selector73~2_combout\ <= NOT \sd1|Selector73~2_combout\;
\sd1|ALT_INV_Selector73~1_combout\ <= NOT \sd1|Selector73~1_combout\;
\sd1|ALT_INV_Selector73~0_combout\ <= NOT \sd1|Selector73~0_combout\;
\sd1|ALT_INV_fsm:bit_counter[4]~3_combout\ <= NOT \sd1|fsm:bit_counter[4]~3_combout\;
\sd1|ALT_INV_fsm:bit_counter[4]~2_combout\ <= NOT \sd1|fsm:bit_counter[4]~2_combout\;
\sd1|ALT_INV_fsm:bit_counter[4]~1_combout\ <= NOT \sd1|fsm:bit_counter[4]~1_combout\;
\sd1|ALT_INV_fsm:bit_counter[7]~1_combout\ <= NOT \sd1|fsm:bit_counter[7]~1_combout\;
\sd1|ALT_INV_fsm:bit_counter[4]~0_combout\ <= NOT \sd1|fsm:bit_counter[4]~0_combout\;
\sd1|ALT_INV_Selector74~0_combout\ <= NOT \sd1|Selector74~0_combout\;
\sd1|ALT_INV_fsm:bit_counter[7]~0_combout\ <= NOT \sd1|fsm:bit_counter[7]~0_combout\;
\sd1|ALT_INV_Selector75~5_combout\ <= NOT \sd1|Selector75~5_combout\;
\sd1|ALT_INV_Selector75~4_combout\ <= NOT \sd1|Selector75~4_combout\;
\sd1|ALT_INV_Selector75~3_combout\ <= NOT \sd1|Selector75~3_combout\;
\sd1|ALT_INV_Selector75~2_combout\ <= NOT \sd1|Selector75~2_combout\;
\sd1|ALT_INV_Selector75~1_combout\ <= NOT \sd1|Selector75~1_combout\;
\sd1|ALT_INV_Selector76~3_combout\ <= NOT \sd1|Selector76~3_combout\;
\sd1|ALT_INV_Selector76~2_combout\ <= NOT \sd1|Selector76~2_combout\;
\sd1|ALT_INV_Selector76~1_combout\ <= NOT \sd1|Selector76~1_combout\;
\sd1|ALT_INV_Selector76~0_combout\ <= NOT \sd1|Selector76~0_combout\;
\sd1|ALT_INV_Selector77~2_combout\ <= NOT \sd1|Selector77~2_combout\;
\sd1|ALT_INV_Selector77~1_combout\ <= NOT \sd1|Selector77~1_combout\;
\sd1|ALT_INV_bit_counter~2_combout\ <= NOT \sd1|bit_counter~2_combout\;
\sd1|ALT_INV_Selector78~6_combout\ <= NOT \sd1|Selector78~6_combout\;
\sd1|ALT_INV_Selector78~5_combout\ <= NOT \sd1|Selector78~5_combout\;
\sd1|ALT_INV_Selector75~0_combout\ <= NOT \sd1|Selector75~0_combout\;
\sd1|ALT_INV_response_mode~q\ <= NOT \sd1|response_mode~q\;
\sd1|ALT_INV_Selector78~4_combout\ <= NOT \sd1|Selector78~4_combout\;
\sd1|ALT_INV_Selector78~3_combout\ <= NOT \sd1|Selector78~3_combout\;
\sd1|ALT_INV_Selector78~2_combout\ <= NOT \sd1|Selector78~2_combout\;
\sd1|ALT_INV_WideOr37~combout\ <= NOT \sd1|WideOr37~combout\;
\sd1|ALT_INV_state.poll_cmd~q\ <= NOT \sd1|state.poll_cmd~q\;
\sd1|ALT_INV_WideOr31~0_combout\ <= NOT \sd1|WideOr31~0_combout\;
\sd1|ALT_INV_Selector78~1_combout\ <= NOT \sd1|Selector78~1_combout\;
\sd1|ALT_INV_Selector78~0_combout\ <= NOT \sd1|Selector78~0_combout\;
\sd1|ALT_INV_WideOr61~1_combout\ <= NOT \sd1|WideOr61~1_combout\;
\sd1|ALT_INV_WideOr61~0_combout\ <= NOT \sd1|WideOr61~0_combout\;
\sd1|ALT_INV_Selector104~0_combout\ <= NOT \sd1|Selector104~0_combout\;
\sd1|ALT_INV_Selector89~1_combout\ <= NOT \sd1|Selector89~1_combout\;
\sd1|ALT_INV_state.cardsel~q\ <= NOT \sd1|state.cardsel~q\;
\sd1|ALT_INV_block_read~q\ <= NOT \sd1|block_read~q\;
\sd1|ALT_INV_block_write~q\ <= NOT \sd1|block_write~q\;
\sd1|ALT_INV_Selector89~0_combout\ <= NOT \sd1|Selector89~0_combout\;
\sd1|ALT_INV_return_state.idle~q\ <= NOT \sd1|return_state.idle~q\;
\sd1|ALT_INV_Selector99~6_combout\ <= NOT \sd1|Selector99~6_combout\;
\sd1|ALT_INV_Selector99~5_combout\ <= NOT \sd1|Selector99~5_combout\;
\sd1|ALT_INV_return_state.rst~q\ <= NOT \sd1|return_state.rst~q\;
\sd1|ALT_INV_Selector92~6_combout\ <= NOT \sd1|Selector92~6_combout\;
\sd1|ALT_INV_bit_counter~1_combout\ <= NOT \sd1|bit_counter~1_combout\;
\sd1|ALT_INV_Selector92~5_combout\ <= NOT \sd1|Selector92~5_combout\;
\sd1|ALT_INV_Selector92~4_combout\ <= NOT \sd1|Selector92~4_combout\;
\sd1|ALT_INV_Selector99~4_combout\ <= NOT \sd1|Selector99~4_combout\;
\sd1|ALT_INV_Selector92~3_combout\ <= NOT \sd1|Selector92~3_combout\;
\sd1|ALT_INV_Selector92~2_combout\ <= NOT \sd1|Selector92~2_combout\;
\sd1|ALT_INV_Selector97~0_combout\ <= NOT \sd1|Selector97~0_combout\;
\sd1|ALT_INV_Selector92~1_combout\ <= NOT \sd1|Selector92~1_combout\;
\sd1|ALT_INV_Selector99~3_combout\ <= NOT \sd1|Selector99~3_combout\;
\sd1|ALT_INV_Selector99~2_combout\ <= NOT \sd1|Selector99~2_combout\;
\sd1|ALT_INV_WideOr46~0_combout\ <= NOT \sd1|WideOr46~0_combout\;
\sd1|ALT_INV_WideOr49~0_combout\ <= NOT \sd1|WideOr49~0_combout\;
\sd1|ALT_INV_state.read_block_data~q\ <= NOT \sd1|state.read_block_data~q\;
\sd1|ALT_INV_Selector92~0_combout\ <= NOT \sd1|Selector92~0_combout\;
\sd1|ALT_INV_sd_write_flag~1_combout\ <= NOT \sd1|sd_write_flag~1_combout\;
\sd1|ALT_INV_rd_dat_reg~0_combout\ <= NOT \sd1|rd_dat_reg~0_combout\;
\io2|ALT_INV_dispAttWRData~12_combout\ <= NOT \io2|dispAttWRData~12_combout\;
\io2|ALT_INV_dispAttWRData~11_combout\ <= NOT \io2|dispAttWRData~11_combout\;
\io2|ALT_INV_Add38~0_combout\ <= NOT \io2|Add38~0_combout\;
\io2|ALT_INV_dispAttWRData~9_combout\ <= NOT \io2|dispAttWRData~9_combout\;
\io2|ALT_INV_dispAttWRData~8_combout\ <= NOT \io2|dispAttWRData~8_combout\;
\io2|ALT_INV_dispAttWRData~7_combout\ <= NOT \io2|dispAttWRData~7_combout\;
\io2|ALT_INV_dispAttWRData~6_combout\ <= NOT \io2|dispAttWRData~6_combout\;
\io2|ALT_INV_dispAttWRData~5_combout\ <= NOT \io2|dispAttWRData~5_combout\;
\io2|ALT_INV_Selector15~7_combout\ <= NOT \io2|Selector15~7_combout\;
\io2|ALT_INV_Selector15~6_combout\ <= NOT \io2|Selector15~6_combout\;
\io2|ALT_INV_Selector15~5_combout\ <= NOT \io2|Selector15~5_combout\;
\io2|ALT_INV_Add41~2_combout\ <= NOT \io2|Add41~2_combout\;
\io2|ALT_INV_Selector15~4_combout\ <= NOT \io2|Selector15~4_combout\;
\io2|ALT_INV_Add43~3_combout\ <= NOT \io2|Add43~3_combout\;
\io2|ALT_INV_Selector15~3_combout\ <= NOT \io2|Selector15~3_combout\;
\io2|ALT_INV_Selector15~2_combout\ <= NOT \io2|Selector15~2_combout\;
\io2|ALT_INV_Selector15~1_combout\ <= NOT \io2|Selector15~1_combout\;
\io2|ALT_INV_Add49~2_combout\ <= NOT \io2|Add49~2_combout\;
\io2|ALT_INV_Selector15~0_combout\ <= NOT \io2|Selector15~0_combout\;
\io2|ALT_INV_savedCursorVert\(4) <= NOT \io2|savedCursorVert\(4);
\io2|ALT_INV_Selector16~6_combout\ <= NOT \io2|Selector16~6_combout\;
\io2|ALT_INV_Selector16~5_combout\ <= NOT \io2|Selector16~5_combout\;
\io2|ALT_INV_Add41~1_combout\ <= NOT \io2|Add41~1_combout\;
\io2|ALT_INV_Selector16~4_combout\ <= NOT \io2|Selector16~4_combout\;
\io2|ALT_INV_Add43~2_combout\ <= NOT \io2|Add43~2_combout\;
\io2|ALT_INV_Selector16~3_combout\ <= NOT \io2|Selector16~3_combout\;
\io2|ALT_INV_Selector16~2_combout\ <= NOT \io2|Selector16~2_combout\;
\io2|ALT_INV_Selector16~1_combout\ <= NOT \io2|Selector16~1_combout\;
\io2|ALT_INV_Add49~1_combout\ <= NOT \io2|Add49~1_combout\;
\io2|ALT_INV_savedCursorVert\(3) <= NOT \io2|savedCursorVert\(3);
\io2|ALT_INV_Selector16~0_combout\ <= NOT \io2|Selector16~0_combout\;
\io2|ALT_INV_Selector18~6_combout\ <= NOT \io2|Selector18~6_combout\;
\io2|ALT_INV_Selector18~5_combout\ <= NOT \io2|Selector18~5_combout\;
\io2|ALT_INV_Selector18~4_combout\ <= NOT \io2|Selector18~4_combout\;
\io2|ALT_INV_Selector18~3_combout\ <= NOT \io2|Selector18~3_combout\;
\io2|ALT_INV_Selector18~2_combout\ <= NOT \io2|Selector18~2_combout\;
\io2|ALT_INV_Selector18~1_combout\ <= NOT \io2|Selector18~1_combout\;
\io2|ALT_INV_Selector18~0_combout\ <= NOT \io2|Selector18~0_combout\;
\io2|ALT_INV_cursorVert~57_combout\ <= NOT \io2|cursorVert~57_combout\;
\io2|ALT_INV_savedCursorVert\(1) <= NOT \io2|savedCursorVert\(1);
\io2|ALT_INV_cursorVert~56_combout\ <= NOT \io2|cursorVert~56_combout\;
\io2|ALT_INV_cursorVert~55_combout\ <= NOT \io2|cursorVert~55_combout\;
\io2|ALT_INV_cursorVert~54_combout\ <= NOT \io2|cursorVert~54_combout\;
\io2|ALT_INV_cursorVert~53_combout\ <= NOT \io2|cursorVert~53_combout\;
\io2|ALT_INV_cursorVert~52_combout\ <= NOT \io2|cursorVert~52_combout\;
\io2|ALT_INV_cursorVert~51_combout\ <= NOT \io2|cursorVert~51_combout\;
\io2|ALT_INV_cursorVert~50_combout\ <= NOT \io2|cursorVert~50_combout\;
\io2|ALT_INV_cursorVert~49_combout\ <= NOT \io2|cursorVert~49_combout\;
\io2|ALT_INV_Add43~1_combout\ <= NOT \io2|Add43~1_combout\;
\io2|ALT_INV_cursorVert~48_combout\ <= NOT \io2|cursorVert~48_combout\;
\io2|ALT_INV_cursorVert~47_combout\ <= NOT \io2|cursorVert~47_combout\;
\io2|ALT_INV_Selector19~10_combout\ <= NOT \io2|Selector19~10_combout\;
\io2|ALT_INV_Selector19~9_combout\ <= NOT \io2|Selector19~9_combout\;
\io2|ALT_INV_Selector19~8_combout\ <= NOT \io2|Selector19~8_combout\;
\io2|ALT_INV_Selector19~7_combout\ <= NOT \io2|Selector19~7_combout\;
\io2|ALT_INV_Selector19~6_combout\ <= NOT \io2|Selector19~6_combout\;
\io2|ALT_INV_Selector19~5_combout\ <= NOT \io2|Selector19~5_combout\;
\io2|ALT_INV_Selector19~4_combout\ <= NOT \io2|Selector19~4_combout\;
\io2|ALT_INV_Selector19~3_combout\ <= NOT \io2|Selector19~3_combout\;
\io2|ALT_INV_Equal64~0_combout\ <= NOT \io2|Equal64~0_combout\;
\io2|ALT_INV_Equal57~1_combout\ <= NOT \io2|Equal57~1_combout\;
\io2|ALT_INV_Selector19~2_combout\ <= NOT \io2|Selector19~2_combout\;
\io2|ALT_INV_Selector19~1_combout\ <= NOT \io2|Selector19~1_combout\;
\io2|ALT_INV_Selector19~0_combout\ <= NOT \io2|Selector19~0_combout\;
\io2|ALT_INV_cursorVert~46_combout\ <= NOT \io2|cursorVert~46_combout\;
\io2|ALT_INV_cursorVert~45_combout\ <= NOT \io2|cursorVert~45_combout\;
\io2|ALT_INV_dispState~32_combout\ <= NOT \io2|dispState~32_combout\;
\io2|ALT_INV_cursorVert~44_combout\ <= NOT \io2|cursorVert~44_combout\;
\io2|ALT_INV_cursorVert~43_combout\ <= NOT \io2|cursorVert~43_combout\;
\io2|ALT_INV_cursorVert~42_combout\ <= NOT \io2|cursorVert~42_combout\;
\io2|ALT_INV_LessThan42~1_combout\ <= NOT \io2|LessThan42~1_combout\;
\io2|ALT_INV_cursorVert~41_combout\ <= NOT \io2|cursorVert~41_combout\;
\io2|ALT_INV_cursorVert~40_combout\ <= NOT \io2|cursorVert~40_combout\;
\io2|ALT_INV_savedCursorVert\(0) <= NOT \io2|savedCursorVert\(0);
\io2|ALT_INV_cursorVert~39_combout\ <= NOT \io2|cursorVert~39_combout\;
\io2|ALT_INV_cursorVert~38_combout\ <= NOT \io2|cursorVert~38_combout\;
\io2|ALT_INV_LessThan10~4_combout\ <= NOT \io2|LessThan10~4_combout\;
\io2|ALT_INV_LessThan10~3_combout\ <= NOT \io2|LessThan10~3_combout\;
\io2|ALT_INV_LessThan10~2_combout\ <= NOT \io2|LessThan10~2_combout\;
\io2|ALT_INV_LessThan10~1_combout\ <= NOT \io2|LessThan10~1_combout\;
\io2|ALT_INV_LessThan10~0_combout\ <= NOT \io2|LessThan10~0_combout\;
\io2|ALT_INV_Selector14~4_combout\ <= NOT \io2|Selector14~4_combout\;
\io2|ALT_INV_Selector14~3_combout\ <= NOT \io2|Selector14~3_combout\;
\io2|ALT_INV_savedCursorHoriz\(0) <= NOT \io2|savedCursorHoriz\(0);
\io2|ALT_INV_Selector14~2_combout\ <= NOT \io2|Selector14~2_combout\;
\io2|ALT_INV_cursorHorizRestore\(0) <= NOT \io2|cursorHorizRestore\(0);
\io2|ALT_INV_Selector12~2_combout\ <= NOT \io2|Selector12~2_combout\;
\io2|ALT_INV_Selector12~1_combout\ <= NOT \io2|Selector12~1_combout\;
\io2|ALT_INV_savedCursorHoriz\(2) <= NOT \io2|savedCursorHoriz\(2);
\io2|ALT_INV_Selector12~0_combout\ <= NOT \io2|Selector12~0_combout\;
\io2|ALT_INV_cursorHorizRestore\(2) <= NOT \io2|cursorHorizRestore\(2);
\io2|ALT_INV_Selector13~2_combout\ <= NOT \io2|Selector13~2_combout\;
\io2|ALT_INV_Selector13~1_combout\ <= NOT \io2|Selector13~1_combout\;
\io2|ALT_INV_savedCursorHoriz\(1) <= NOT \io2|savedCursorHoriz\(1);
\io2|ALT_INV_Selector13~0_combout\ <= NOT \io2|Selector13~0_combout\;
\io2|ALT_INV_Selector14~1_combout\ <= NOT \io2|Selector14~1_combout\;
\io2|ALT_INV_cursorHoriz[2]~38_combout\ <= NOT \io2|cursorHoriz[2]~38_combout\;
\io2|ALT_INV_cursorHorizRestore\(1) <= NOT \io2|cursorHorizRestore\(1);
\io2|ALT_INV_Selector11~2_combout\ <= NOT \io2|Selector11~2_combout\;
\io2|ALT_INV_Selector11~1_combout\ <= NOT \io2|Selector11~1_combout\;
\io2|ALT_INV_savedCursorHoriz\(3) <= NOT \io2|savedCursorHoriz\(3);
\io2|ALT_INV_Selector11~0_combout\ <= NOT \io2|Selector11~0_combout\;
\io2|ALT_INV_cursorHorizRestore\(3) <= NOT \io2|cursorHorizRestore\(3);
\io2|ALT_INV_Selector9~2_combout\ <= NOT \io2|Selector9~2_combout\;
\io2|ALT_INV_Selector9~1_combout\ <= NOT \io2|Selector9~1_combout\;
\io2|ALT_INV_Selector9~0_combout\ <= NOT \io2|Selector9~0_combout\;
\io2|ALT_INV_savedCursorHoriz\(5) <= NOT \io2|savedCursorHoriz\(5);
\io2|ALT_INV_cursorHorizRestore\(5) <= NOT \io2|cursorHorizRestore\(5);
\io2|ALT_INV_Selector10~3_combout\ <= NOT \io2|Selector10~3_combout\;
\io2|ALT_INV_Selector10~2_combout\ <= NOT \io2|Selector10~2_combout\;
\io2|ALT_INV_Selector10~1_combout\ <= NOT \io2|Selector10~1_combout\;
\io2|ALT_INV_Selector10~0_combout\ <= NOT \io2|Selector10~0_combout\;
\io2|ALT_INV_savedCursorHoriz\(4) <= NOT \io2|savedCursorHoriz\(4);
\io2|ALT_INV_cursorHoriz[5]~37_combout\ <= NOT \io2|cursorHoriz[5]~37_combout\;
\io2|ALT_INV_cursorHoriz[5]~36_combout\ <= NOT \io2|cursorHoriz[5]~36_combout\;
\io2|ALT_INV_cursorHorizRestore\(4) <= NOT \io2|cursorHorizRestore\(4);
\io2|ALT_INV_charHoriz~0_combout\ <= NOT \io2|charHoriz~0_combout\;
\io2|ALT_INV_pixelCount\(0) <= NOT \io2|pixelCount\(0);
\io2|ALT_INV_cursorHoriz[6]~34_combout\ <= NOT \io2|cursorHoriz[6]~34_combout\;
\io2|ALT_INV_cursorHoriz[6]~33_combout\ <= NOT \io2|cursorHoriz[6]~33_combout\;
\io2|ALT_INV_WideOr2~0_combout\ <= NOT \io2|WideOr2~0_combout\;
\io2|ALT_INV_cursorHoriz[5]~32_combout\ <= NOT \io2|cursorHoriz[5]~32_combout\;
\io2|ALT_INV_cursorHoriz[5]~31_combout\ <= NOT \io2|cursorHoriz[5]~31_combout\;
\io2|ALT_INV_cursorHoriz[5]~30_combout\ <= NOT \io2|cursorHoriz[5]~30_combout\;
\io2|ALT_INV_cursorHoriz[5]~29_combout\ <= NOT \io2|cursorHoriz[5]~29_combout\;
\io2|ALT_INV_cursorHoriz[5]~28_combout\ <= NOT \io2|cursorHoriz[5]~28_combout\;
\io2|ALT_INV_cursorHoriz[5]~27_combout\ <= NOT \io2|cursorHoriz[5]~27_combout\;
\io2|ALT_INV_display_store~35_combout\ <= NOT \io2|display_store~35_combout\;
\io2|ALT_INV_display_store~34_combout\ <= NOT \io2|display_store~34_combout\;
\io2|ALT_INV_Selector33~2_combout\ <= NOT \io2|Selector33~2_combout\;
\io2|ALT_INV_Selector33~1_combout\ <= NOT \io2|Selector33~1_combout\;
\io2|ALT_INV_Selector8~5_combout\ <= NOT \io2|Selector8~5_combout\;
\io2|ALT_INV_Selector8~4_combout\ <= NOT \io2|Selector8~4_combout\;
\io2|ALT_INV_cursorHoriz[5]~26_combout\ <= NOT \io2|cursorHoriz[5]~26_combout\;
\io2|ALT_INV_cursorHoriz[5]~25_combout\ <= NOT \io2|cursorHoriz[5]~25_combout\;
\io2|ALT_INV_cursorHoriz[5]~24_combout\ <= NOT \io2|cursorHoriz[5]~24_combout\;
\io2|ALT_INV_Equal34~2_combout\ <= NOT \io2|Equal34~2_combout\;
\io2|ALT_INV_display_store~33_combout\ <= NOT \io2|display_store~33_combout\;
\io2|ALT_INV_cursorHoriz[5]~23_combout\ <= NOT \io2|cursorHoriz[5]~23_combout\;
\io2|ALT_INV_cursorHoriz[5]~22_combout\ <= NOT \io2|cursorHoriz[5]~22_combout\;
\io2|ALT_INV_LessThan28~1_combout\ <= NOT \io2|LessThan28~1_combout\;
\io2|ALT_INV_Selector8~3_combout\ <= NOT \io2|Selector8~3_combout\;
\io2|ALT_INV_Equal31~1_combout\ <= NOT \io2|Equal31~1_combout\;
\io2|ALT_INV_savedCursorHoriz\(6) <= NOT \io2|savedCursorHoriz\(6);
\io2|ALT_INV_Selector8~2_combout\ <= NOT \io2|Selector8~2_combout\;
\io2|ALT_INV_cursorHoriz[5]~21_combout\ <= NOT \io2|cursorHoriz[5]~21_combout\;
\io2|ALT_INV_cursorHoriz[5]~20_combout\ <= NOT \io2|cursorHoriz[5]~20_combout\;
\io2|ALT_INV_cursorHoriz[5]~19_combout\ <= NOT \io2|cursorHoriz[5]~19_combout\;
\io2|ALT_INV_cursorHoriz[5]~18_combout\ <= NOT \io2|cursorHoriz[5]~18_combout\;
\io2|ALT_INV_LessThan50~0_combout\ <= NOT \io2|LessThan50~0_combout\;
\io2|ALT_INV_LessThan46~3_combout\ <= NOT \io2|LessThan46~3_combout\;
\io2|ALT_INV_LessThan46~2_combout\ <= NOT \io2|LessThan46~2_combout\;
\io2|ALT_INV_LessThan46~1_combout\ <= NOT \io2|LessThan46~1_combout\;
\io2|ALT_INV_LessThan46~0_combout\ <= NOT \io2|LessThan46~0_combout\;
\io2|ALT_INV_cursorHoriz[5]~17_combout\ <= NOT \io2|cursorHoriz[5]~17_combout\;
\io2|ALT_INV_cursorHoriz[5]~16_combout\ <= NOT \io2|cursorHoriz[5]~16_combout\;
\io2|ALT_INV_Selector8~1_combout\ <= NOT \io2|Selector8~1_combout\;
\io2|ALT_INV_Selector8~0_combout\ <= NOT \io2|Selector8~0_combout\;
\io2|ALT_INV_display_store~32_combout\ <= NOT \io2|display_store~32_combout\;
\io2|ALT_INV_Add26~0_combout\ <= NOT \io2|Add26~0_combout\;
\io2|ALT_INV_cursorHorizRestore\(6) <= NOT \io2|cursorHorizRestore\(6);
\io2|ALT_INV_Selector14~0_combout\ <= NOT \io2|Selector14~0_combout\;
\io2|ALT_INV_cursorHoriz[5]~15_combout\ <= NOT \io2|cursorHoriz[5]~15_combout\;
\io2|ALT_INV_cursorHoriz[5]~14_combout\ <= NOT \io2|cursorHoriz[5]~14_combout\;
\io2|ALT_INV_cursorHoriz[5]~13_combout\ <= NOT \io2|cursorHoriz[5]~13_combout\;
\io2|ALT_INV_cursorHoriz[5]~12_combout\ <= NOT \io2|cursorHoriz[5]~12_combout\;
\io2|ALT_INV_cursorHoriz[5]~11_combout\ <= NOT \io2|cursorHoriz[5]~11_combout\;
\io2|ALT_INV_cursorHoriz[5]~10_combout\ <= NOT \io2|cursorHoriz[5]~10_combout\;
\io2|ALT_INV_display_store~31_combout\ <= NOT \io2|display_store~31_combout\;
\io2|ALT_INV_cursorHoriz[5]~9_combout\ <= NOT \io2|cursorHoriz[5]~9_combout\;
\io2|ALT_INV_Equal44~1_combout\ <= NOT \io2|Equal44~1_combout\;
\io2|ALT_INV_cursorHoriz[5]~8_combout\ <= NOT \io2|cursorHoriz[5]~8_combout\;
\io2|ALT_INV_cursorHoriz[5]~7_combout\ <= NOT \io2|cursorHoriz[5]~7_combout\;
\io2|ALT_INV_cursorHoriz[5]~6_combout\ <= NOT \io2|cursorHoriz[5]~6_combout\;
\io2|ALT_INV_display_store~30_combout\ <= NOT \io2|display_store~30_combout\;
\io2|ALT_INV_cursorHoriz[5]~5_combout\ <= NOT \io2|cursorHoriz[5]~5_combout\;
\io2|ALT_INV_Selector33~0_combout\ <= NOT \io2|Selector33~0_combout\;
\io2|ALT_INV_Selector17~5_combout\ <= NOT \io2|Selector17~5_combout\;
\io2|ALT_INV_Selector17~4_combout\ <= NOT \io2|Selector17~4_combout\;
\io2|ALT_INV_cursorVert[3]~36_combout\ <= NOT \io2|cursorVert[3]~36_combout\;
\io2|ALT_INV_cursorVert[3]~35_combout\ <= NOT \io2|cursorVert[3]~35_combout\;
\io2|ALT_INV_cursorVert[3]~34_combout\ <= NOT \io2|cursorVert[3]~34_combout\;
\io2|ALT_INV_cursorVert[3]~33_combout\ <= NOT \io2|cursorVert[3]~33_combout\;
\io2|ALT_INV_dispState.deleteLine~q\ <= NOT \io2|dispState.deleteLine~q\;
\io2|ALT_INV_Add41~0_combout\ <= NOT \io2|Add41~0_combout\;
\io2|ALT_INV_Selector17~3_combout\ <= NOT \io2|Selector17~3_combout\;
\io2|ALT_INV_cursorVert[3]~32_combout\ <= NOT \io2|cursorVert[3]~32_combout\;
\io2|ALT_INV_cursorVert[3]~31_combout\ <= NOT \io2|cursorVert[3]~31_combout\;
\io2|ALT_INV_Equal63~1_combout\ <= NOT \io2|Equal63~1_combout\;
\io2|ALT_INV_Equal63~0_combout\ <= NOT \io2|Equal63~0_combout\;
\io2|ALT_INV_cursorVertRestore\(4) <= NOT \io2|cursorVertRestore\(4);
\io2|ALT_INV_Add52~0_combout\ <= NOT \io2|Add52~0_combout\;
\io2|ALT_INV_cursorVertRestore\(1) <= NOT \io2|cursorVertRestore\(1);
\io2|ALT_INV_cursorVertRestore\(0) <= NOT \io2|cursorVertRestore\(0);
\io2|ALT_INV_cursorVertRestore\(3) <= NOT \io2|cursorVertRestore\(3);
\io2|ALT_INV_dispState.ins3~q\ <= NOT \io2|dispState.ins3~q\;
\io2|ALT_INV_cursorVert[3]~30_combout\ <= NOT \io2|cursorVert[3]~30_combout\;
\io2|ALT_INV_cursorVertRestore\(2) <= NOT \io2|cursorVertRestore\(2);
\io2|ALT_INV_cursorVert[3]~29_combout\ <= NOT \io2|cursorVert[3]~29_combout\;
\io2|ALT_INV_cursorVert[3]~28_combout\ <= NOT \io2|cursorVert[3]~28_combout\;
\io2|ALT_INV_cursorHoriz[5]~4_combout\ <= NOT \io2|cursorHoriz[5]~4_combout\;
\io2|ALT_INV_cursorVert[3]~27_combout\ <= NOT \io2|cursorVert[3]~27_combout\;
\io2|ALT_INV_cursorVert[3]~26_combout\ <= NOT \io2|cursorVert[3]~26_combout\;
\io2|ALT_INV_dispState.insertLine~q\ <= NOT \io2|dispState.insertLine~q\;
\io2|ALT_INV_dispState.del3~q\ <= NOT \io2|dispState.del3~q\;
\io2|ALT_INV_Add43~0_combout\ <= NOT \io2|Add43~0_combout\;
\io2|ALT_INV_cursorVert[4]~25_combout\ <= NOT \io2|cursorVert[4]~25_combout\;
\io2|ALT_INV_cursorVert[4]~24_combout\ <= NOT \io2|cursorVert[4]~24_combout\;
\io2|ALT_INV_display_store~29_combout\ <= NOT \io2|display_store~29_combout\;
\io2|ALT_INV_Equal42~1_combout\ <= NOT \io2|Equal42~1_combout\;
\io2|ALT_INV_cursorVert[4]~23_combout\ <= NOT \io2|cursorVert[4]~23_combout\;
\io2|ALT_INV_cursorVert[4]~22_combout\ <= NOT \io2|cursorVert[4]~22_combout\;
\io2|ALT_INV_dispState.clearS2~q\ <= NOT \io2|dispState.clearS2~q\;
\io2|ALT_INV_dispState.clearL2~q\ <= NOT \io2|dispState.clearL2~q\;
\io2|ALT_INV_cursorVert[3]~21_combout\ <= NOT \io2|cursorVert[3]~21_combout\;
\io2|ALT_INV_dispState.dispNextLoc~q\ <= NOT \io2|dispState.dispNextLoc~q\;
\io2|ALT_INV_LessThan43~1_combout\ <= NOT \io2|LessThan43~1_combout\;
\io2|ALT_INV_LessThan43~0_combout\ <= NOT \io2|LessThan43~0_combout\;
\io2|ALT_INV_cursorVert[3]~20_combout\ <= NOT \io2|cursorVert[3]~20_combout\;
\io2|ALT_INV_Equal58~0_combout\ <= NOT \io2|Equal58~0_combout\;
\io2|ALT_INV_Equal59~0_combout\ <= NOT \io2|Equal59~0_combout\;
\io2|ALT_INV_Equal57~0_combout\ <= NOT \io2|Equal57~0_combout\;
\io2|ALT_INV_cursorVert~19_combout\ <= NOT \io2|cursorVert~19_combout\;
\io2|ALT_INV_cursorVert~18_combout\ <= NOT \io2|cursorVert~18_combout\;
\io2|ALT_INV_cursorVert~17_combout\ <= NOT \io2|cursorVert~17_combout\;
\io2|ALT_INV_LessThan28~0_combout\ <= NOT \io2|LessThan28~0_combout\;
\io2|ALT_INV_display_store~28_combout\ <= NOT \io2|display_store~28_combout\;
\io2|ALT_INV_display_store~27_combout\ <= NOT \io2|display_store~27_combout\;
\io2|ALT_INV_dispCharWRData\(4) <= NOT \io2|dispCharWRData\(4);
\io2|ALT_INV_dispCharWRData\(5) <= NOT \io2|dispCharWRData\(5);
\io2|ALT_INV_dispCharWRData\(6) <= NOT \io2|dispCharWRData\(6);
\io2|ALT_INV_dispCharWRData\(1) <= NOT \io2|dispCharWRData\(1);
\io2|ALT_INV_dispCharWRData\(2) <= NOT \io2|dispCharWRData\(2);
\io2|ALT_INV_dispCharWRData\(0) <= NOT \io2|dispCharWRData\(0);
\io2|ALT_INV_dispCharWRData\(3) <= NOT \io2|dispCharWRData\(3);
\io2|ALT_INV_dispCharWRData\(7) <= NOT \io2|dispCharWRData\(7);
\io2|ALT_INV_dispState.dispWrite~q\ <= NOT \io2|dispState.dispWrite~q\;
\io2|ALT_INV_cursorVert[4]~16_combout\ <= NOT \io2|cursorVert[4]~16_combout\;
\io2|ALT_INV_cursorHoriz~3_combout\ <= NOT \io2|cursorHoriz~3_combout\;
\io2|ALT_INV_display_store~26_combout\ <= NOT \io2|display_store~26_combout\;
\io2|ALT_INV_display_store~25_combout\ <= NOT \io2|display_store~25_combout\;
\io2|ALT_INV_display_store~24_combout\ <= NOT \io2|display_store~24_combout\;
\io2|ALT_INV_cursorHoriz~2_combout\ <= NOT \io2|cursorHoriz~2_combout\;
\io2|ALT_INV_cursorHoriz~1_combout\ <= NOT \io2|cursorHoriz~1_combout\;
\io2|ALT_INV_Equal36~0_combout\ <= NOT \io2|Equal36~0_combout\;
\io2|ALT_INV_display_store~23_combout\ <= NOT \io2|display_store~23_combout\;
\io2|ALT_INV_Equal35~1_combout\ <= NOT \io2|Equal35~1_combout\;
\io2|ALT_INV_Equal35~0_combout\ <= NOT \io2|Equal35~0_combout\;
\io2|ALT_INV_cursorVert[3]~15_combout\ <= NOT \io2|cursorVert[3]~15_combout\;
\io2|ALT_INV_escState~8_combout\ <= NOT \io2|escState~8_combout\;
\io2|ALT_INV_cursorVert[3]~14_combout\ <= NOT \io2|cursorVert[3]~14_combout\;
\io2|ALT_INV_display_store~22_combout\ <= NOT \io2|display_store~22_combout\;
\io2|ALT_INV_cursorVert[4]~13_combout\ <= NOT \io2|cursorVert[4]~13_combout\;
\io2|ALT_INV_WideOr3~0_combout\ <= NOT \io2|WideOr3~0_combout\;
\io2|ALT_INV_dispState.clearChar~q\ <= NOT \io2|dispState.clearChar~q\;
\io2|ALT_INV_dispState.clearScreen~q\ <= NOT \io2|dispState.clearScreen~q\;
\io2|ALT_INV_dispState.clearLine~q\ <= NOT \io2|dispState.clearLine~q\;
\io2|ALT_INV_dispState.clearC2~q\ <= NOT \io2|dispState.clearC2~q\;
\io2|ALT_INV_cursorVert~12_combout\ <= NOT \io2|cursorVert~12_combout\;
\io2|ALT_INV_escState.processingAdditionalParams~1_combout\ <= NOT \io2|escState.processingAdditionalParams~1_combout\;
\io2|ALT_INV_Equal31~0_combout\ <= NOT \io2|Equal31~0_combout\;
\io2|ALT_INV_Equal30~1_combout\ <= NOT \io2|Equal30~1_combout\;
\io2|ALT_INV_Equal30~0_combout\ <= NOT \io2|Equal30~0_combout\;
\io2|ALT_INV_escState.processingAdditionalParams~0_combout\ <= NOT \io2|escState.processingAdditionalParams~0_combout\;
\io2|ALT_INV_escState.waitForLeftBracket~q\ <= NOT \io2|escState.waitForLeftBracket~q\;
\io2|ALT_INV_display_store~21_combout\ <= NOT \io2|display_store~21_combout\;
\io2|ALT_INV_Selector17~2_combout\ <= NOT \io2|Selector17~2_combout\;
\io2|ALT_INV_Selector17~1_combout\ <= NOT \io2|Selector17~1_combout\;
\io2|ALT_INV_Add49~0_combout\ <= NOT \io2|Add49~0_combout\;
\io2|ALT_INV_savedCursorVert\(2) <= NOT \io2|savedCursorVert\(2);
\io2|ALT_INV_cursorVert[3]~11_combout\ <= NOT \io2|cursorVert[3]~11_combout\;
\io2|ALT_INV_Selector17~0_combout\ <= NOT \io2|Selector17~0_combout\;
\io2|ALT_INV_cursorVert[3]~10_combout\ <= NOT \io2|cursorVert[3]~10_combout\;
\io2|ALT_INV_cursorVert[3]~9_combout\ <= NOT \io2|cursorVert[3]~9_combout\;
\io2|ALT_INV_cursorHoriz[5]~0_combout\ <= NOT \io2|cursorHoriz[5]~0_combout\;
\io2|ALT_INV_cursorVert[3]~8_combout\ <= NOT \io2|cursorVert[3]~8_combout\;
\io2|ALT_INV_cursorVert[3]~7_combout\ <= NOT \io2|cursorVert[3]~7_combout\;
\io2|ALT_INV_cursorVert~6_combout\ <= NOT \io2|cursorVert~6_combout\;
\io2|ALT_INV_LessThan41~0_combout\ <= NOT \io2|LessThan41~0_combout\;
\io2|ALT_INV_display_store~20_combout\ <= NOT \io2|display_store~20_combout\;
\io2|ALT_INV_cursorVert[3]~5_combout\ <= NOT \io2|cursorVert[3]~5_combout\;
\io2|ALT_INV_LessThan42~0_combout\ <= NOT \io2|LessThan42~0_combout\;
\io2|ALT_INV_cursorVert~4_combout\ <= NOT \io2|cursorVert~4_combout\;
\io2|ALT_INV_display_store~19_combout\ <= NOT \io2|display_store~19_combout\;
\io2|ALT_INV_display_store~18_combout\ <= NOT \io2|display_store~18_combout\;
\io2|ALT_INV_cursorVert[3]~3_combout\ <= NOT \io2|cursorVert[3]~3_combout\;
\io2|ALT_INV_cursorVert[3]~2_combout\ <= NOT \io2|cursorVert[3]~2_combout\;
\io2|ALT_INV_display_store~17_combout\ <= NOT \io2|display_store~17_combout\;
\io2|ALT_INV_LessThan51~0_combout\ <= NOT \io2|LessThan51~0_combout\;
\io2|ALT_INV_display_store~16_combout\ <= NOT \io2|display_store~16_combout\;
\io2|ALT_INV_display_store~15_combout\ <= NOT \io2|display_store~15_combout\;
\io2|ALT_INV_display_store~14_combout\ <= NOT \io2|display_store~14_combout\;
\io2|ALT_INV_display_store~13_combout\ <= NOT \io2|display_store~13_combout\;
\io2|ALT_INV_Equal42~0_combout\ <= NOT \io2|Equal42~0_combout\;
\io2|ALT_INV_Equal34~1_combout\ <= NOT \io2|Equal34~1_combout\;
\io2|ALT_INV_cursorVert[3]~1_combout\ <= NOT \io2|cursorVert[3]~1_combout\;
\io2|ALT_INV_display_store~12_combout\ <= NOT \io2|display_store~12_combout\;
\io2|ALT_INV_Equal34~0_combout\ <= NOT \io2|Equal34~0_combout\;
\io2|ALT_INV_display_store~11_combout\ <= NOT \io2|display_store~11_combout\;
\io2|ALT_INV_display_store~10_combout\ <= NOT \io2|display_store~10_combout\;
\io2|ALT_INV_LessThan53~0_combout\ <= NOT \io2|LessThan53~0_combout\;
\io2|ALT_INV_display_store~9_combout\ <= NOT \io2|display_store~9_combout\;
\io2|ALT_INV_display_store~8_combout\ <= NOT \io2|display_store~8_combout\;
\io2|ALT_INV_Equal44~0_combout\ <= NOT \io2|Equal44~0_combout\;
\io2|ALT_INV_charScanLine[0]~4_combout\ <= NOT \io2|charScanLine[0]~4_combout\;
\io2|ALT_INV_charScanLine[3]~3_combout\ <= NOT \io2|charScanLine[3]~3_combout\;
\io2|ALT_INV_charScanLine[3]~2_combout\ <= NOT \io2|charScanLine[3]~2_combout\;
\io2|ALT_INV_hActive~0_combout\ <= NOT \io2|hActive~0_combout\;
\io2|ALT_INV_LessThan3~1_combout\ <= NOT \io2|LessThan3~1_combout\;
\io2|ALT_INV_LessThan3~0_combout\ <= NOT \io2|LessThan3~0_combout\;
\io2|ALT_INV_LessThan0~0_combout\ <= NOT \io2|LessThan0~0_combout\;
\io2|ALT_INV_screen_render~11_combout\ <= NOT \io2|screen_render~11_combout\;
\io2|ALT_INV_screen_render~10_combout\ <= NOT \io2|screen_render~10_combout\;
\io2|ALT_INV_screen_render~9_combout\ <= NOT \io2|screen_render~9_combout\;
\io2|ALT_INV_pixelCount\(1) <= NOT \io2|pixelCount\(1);
\io2|ALT_INV_pixelCount\(2) <= NOT \io2|pixelCount\(2);
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~24_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~23_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~21_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~20_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[137]~20_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[137]~19_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\;
\io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\ <= NOT \io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~22_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~21_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\;
\io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\ <= NOT \io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\;
\io2|ALT_INV_dispWR~q\ <= NOT \io2|dispWR~q\;
\io2|ALT_INV_display_store~7_combout\ <= NOT \io2|display_store~7_combout\;
\io2|ALT_INV_paramCount\(1) <= NOT \io2|paramCount\(1);
\io2|ALT_INV_paramCount\(2) <= NOT \io2|paramCount\(2);
\io2|ALT_INV_dispByteLatch\(4) <= NOT \io2|dispByteLatch\(4);
\io2|ALT_INV_dispByteLatch\(3) <= NOT \io2|dispByteLatch\(3);
\io2|ALT_INV_display_store~6_combout\ <= NOT \io2|display_store~6_combout\;
\io2|ALT_INV_dispByteLatch\(6) <= NOT \io2|dispByteLatch\(6);
\io2|ALT_INV_dispByteLatch\(5) <= NOT \io2|dispByteLatch\(5);
\io2|ALT_INV_dispByteLatch\(2) <= NOT \io2|dispByteLatch\(2);
\io2|ALT_INV_dispByteLatch\(0) <= NOT \io2|dispByteLatch\(0);
\io2|ALT_INV_dispByteLatch\(7) <= NOT \io2|dispByteLatch\(7);
\io2|ALT_INV_dispByteLatch\(1) <= NOT \io2|dispByteLatch\(1);
\io2|ALT_INV_display_store~5_combout\ <= NOT \io2|display_store~5_combout\;
\io2|ALT_INV_escState.processingAdditionalParams~q\ <= NOT \io2|escState.processingAdditionalParams~q\;
\io2|ALT_INV_dispByteWritten~q\ <= NOT \io2|dispByteWritten~q\;
\io2|ALT_INV_dispByteSent~q\ <= NOT \io2|dispByteSent~q\;
\io2|ALT_INV_dispAttWRData~3_combout\ <= NOT \io2|dispAttWRData~3_combout\;
\io2|ALT_INV_dispState.del2~q\ <= NOT \io2|dispState.del2~q\;
\io2|ALT_INV_dispState.ins2~q\ <= NOT \io2|dispState.ins2~q\;
\io2|ALT_INV_dispState.idle~q\ <= NOT \io2|dispState.idle~q\;
\io2|ALT_INV_dispAttWRData~2_combout\ <= NOT \io2|dispAttWRData~2_combout\;
\io2|ALT_INV_display_store~4_combout\ <= NOT \io2|display_store~4_combout\;
\io2|ALT_INV_dispAttWRData~1_combout\ <= NOT \io2|dispAttWRData~1_combout\;
\io2|ALT_INV_dispAttWRData~0_combout\ <= NOT \io2|dispAttWRData~0_combout\;
\io2|ALT_INV_display_store~3_combout\ <= NOT \io2|display_store~3_combout\;
\io2|ALT_INV_Equal47~2_combout\ <= NOT \io2|Equal47~2_combout\;
\io2|ALT_INV_Equal47~1_combout\ <= NOT \io2|Equal47~1_combout\;
\io2|ALT_INV_Equal47~0_combout\ <= NOT \io2|Equal47~0_combout\;
\io2|ALT_INV_attInverse~2_combout\ <= NOT \io2|attInverse~2_combout\;
\io2|ALT_INV_attInverse~1_combout\ <= NOT \io2|attInverse~1_combout\;
\io2|ALT_INV_attInverse~0_combout\ <= NOT \io2|attInverse~0_combout\;
\io2|ALT_INV_display_store~2_combout\ <= NOT \io2|display_store~2_combout\;
\io2|ALT_INV_cursorVert~0_combout\ <= NOT \io2|cursorVert~0_combout\;
\io2|ALT_INV_attInverse~q\ <= NOT \io2|attInverse~q\;
\io4|ALT_INV_rxReadPointer~6_combout\ <= NOT \io4|rxReadPointer~6_combout\;
\io4|ALT_INV_rxReadPointer~4_combout\ <= NOT \io4|rxReadPointer~4_combout\;
\io4|ALT_INV_Equal5~0_combout\ <= NOT \io4|Equal5~0_combout\;
\io4|ALT_INV_rxClockCount\(0) <= NOT \io4|rxClockCount\(0);
\io4|ALT_INV_rxClockCount\(1) <= NOT \io4|rxClockCount\(1);
\io4|ALT_INV_rxClockCount\(2) <= NOT \io4|rxClockCount\(2);
\io4|ALT_INV_rxClockCount\(4) <= NOT \io4|rxClockCount\(4);
\io4|ALT_INV_rxClockCount\(5) <= NOT \io4|rxClockCount\(5);
\io4|ALT_INV_rxClockCount\(3) <= NOT \io4|rxClockCount\(3);
\io4|ALT_INV_rxState.stopBit~q\ <= NOT \io4|rxState.stopBit~q\;
\io4|ALT_INV_rxReadPointer~0_combout\ <= NOT \io4|rxReadPointer~0_combout\;
\io4|ALT_INV_Equal0~1_combout\ <= NOT \io4|Equal0~1_combout\;
\io4|ALT_INV_Equal0~0_combout\ <= NOT \io4|Equal0~0_combout\;
\brg4|ALT_INV_Equal0~2_combout\ <= NOT \brg4|Equal0~2_combout\;
\brg4|ALT_INV_Equal0~1_combout\ <= NOT \brg4|Equal0~1_combout\;
\brg4|ALT_INV_counter\(15) <= NOT \brg4|counter\(15);
\brg4|ALT_INV_counter\(14) <= NOT \brg4|counter\(14);
\brg4|ALT_INV_counter\(13) <= NOT \brg4|counter\(13);
\brg4|ALT_INV_counter\(12) <= NOT \brg4|counter\(12);
\brg4|ALT_INV_counter\(11) <= NOT \brg4|counter\(11);
\brg4|ALT_INV_Equal0~0_combout\ <= NOT \brg4|Equal0~0_combout\;
\io4|ALT_INV_txBuffer[7]~1_combout\ <= NOT \io4|txBuffer[7]~1_combout\;
\io4|ALT_INV_Add9~0_combout\ <= NOT \io4|Add9~0_combout\;
\io4|ALT_INV_txBitCount[2]~0_combout\ <= NOT \io4|txBitCount[2]~0_combout\;
\io4|ALT_INV_txByteLatch\(0) <= NOT \io4|txByteLatch\(0);
\io4|ALT_INV_txBuffer\(1) <= NOT \io4|txBuffer\(1);
\io4|ALT_INV_Equal7~2_combout\ <= NOT \io4|Equal7~2_combout\;
\io4|ALT_INV_Equal7~1_combout\ <= NOT \io4|Equal7~1_combout\;
\io4|ALT_INV_Equal8~0_combout\ <= NOT \io4|Equal8~0_combout\;
\io4|ALT_INV_reset~0_combout\ <= NOT \io4|reset~0_combout\;
\io4|ALT_INV_txClockCount[1]~0_combout\ <= NOT \io4|txClockCount[1]~0_combout\;
\io4|ALT_INV_txState.stopBit~q\ <= NOT \io4|txState.stopBit~q\;
\ALT_INV_comb~3_combout\ <= NOT \comb~3_combout\;
\io1|ALT_INV_rxReadPointer~6_combout\ <= NOT \io1|rxReadPointer~6_combout\;
\io1|ALT_INV_rxReadPointer~4_combout\ <= NOT \io1|rxReadPointer~4_combout\;
\io1|ALT_INV_Equal5~0_combout\ <= NOT \io1|Equal5~0_combout\;
\io1|ALT_INV_rxClockCount\(0) <= NOT \io1|rxClockCount\(0);
\io1|ALT_INV_rxClockCount\(1) <= NOT \io1|rxClockCount\(1);
\io1|ALT_INV_rxClockCount\(2) <= NOT \io1|rxClockCount\(2);
\io1|ALT_INV_rxClockCount\(4) <= NOT \io1|rxClockCount\(4);
\io1|ALT_INV_rxClockCount\(5) <= NOT \io1|rxClockCount\(5);
\io1|ALT_INV_rxClockCount\(3) <= NOT \io1|rxClockCount\(3);
\io1|ALT_INV_rxState.stopBit~q\ <= NOT \io1|rxState.stopBit~q\;
\io1|ALT_INV_rxInPointer~0_combout\ <= NOT \io1|rxInPointer~0_combout\;
\io1|ALT_INV_rxReadPointer~0_combout\ <= NOT \io1|rxReadPointer~0_combout\;
\io1|ALT_INV_Equal0~1_combout\ <= NOT \io1|Equal0~1_combout\;
\io1|ALT_INV_Equal0~0_combout\ <= NOT \io1|Equal0~0_combout\;
\cpu1|u0|ALT_INV_DO\(6) <= NOT \cpu1|u0|DO\(6);
\brg1|ALT_INV_Equal0~2_combout\ <= NOT \brg1|Equal0~2_combout\;
\brg1|ALT_INV_Equal0~1_combout\ <= NOT \brg1|Equal0~1_combout\;
\brg1|ALT_INV_counter\(15) <= NOT \brg1|counter\(15);
\brg1|ALT_INV_counter\(14) <= NOT \brg1|counter\(14);
\brg1|ALT_INV_counter\(13) <= NOT \brg1|counter\(13);
\brg1|ALT_INV_counter\(12) <= NOT \brg1|counter\(12);
\brg1|ALT_INV_counter\(11) <= NOT \brg1|counter\(11);
\brg1|ALT_INV_Equal0~0_combout\ <= NOT \brg1|Equal0~0_combout\;
\io1|ALT_INV_Equal7~2_combout\ <= NOT \io1|Equal7~2_combout\;
\io1|ALT_INV_Selector25~0_combout\ <= NOT \io1|Selector25~0_combout\;
\io1|ALT_INV_Equal7~1_combout\ <= NOT \io1|Equal7~1_combout\;
\io1|ALT_INV_txClockCount[4]~2_combout\ <= NOT \io1|txClockCount[4]~2_combout\;
\io1|ALT_INV_txBuffer[7]~1_combout\ <= NOT \io1|txBuffer[7]~1_combout\;
\io1|ALT_INV_process_5~0_combout\ <= NOT \io1|process_5~0_combout\;
\io1|ALT_INV_Add9~0_combout\ <= NOT \io1|Add9~0_combout\;
\io1|ALT_INV_txByteSent~1_combout\ <= NOT \io1|txByteSent~1_combout\;
\io1|ALT_INV_txByteLatch\(0) <= NOT \io1|txByteLatch\(0);
\io1|ALT_INV_txBuffer\(1) <= NOT \io1|txBuffer\(1);
\io1|ALT_INV_reset~0_combout\ <= NOT \io1|reset~0_combout\;
\io1|ALT_INV_txClockCount[4]~1_combout\ <= NOT \io1|txClockCount[4]~1_combout\;
\io1|ALT_INV_txState.stopBit~q\ <= NOT \io1|txState.stopBit~q\;
\ALT_INV_comb~7_combout\ <= NOT \comb~7_combout\;
\ALT_INV_n_ioWR~combout\ <= NOT \n_ioWR~combout\;
\cpu1|u0|ALT_INV_DO~15_combout\ <= NOT \cpu1|u0|DO~15_combout\;
\cpu1|u0|ALT_INV_DO~13_combout\ <= NOT \cpu1|u0|DO~13_combout\;
\cpu1|u0|ALT_INV_DO~11_combout\ <= NOT \cpu1|u0|DO~11_combout\;
\cpu1|u0|ALT_INV_DO~9_combout\ <= NOT \cpu1|u0|DO~9_combout\;
\cpu1|u0|ALT_INV_DO~7_combout\ <= NOT \cpu1|u0|DO~7_combout\;
\cpu1|u0|Regs|ALT_INV_Mux16~2_combout\ <= NOT \cpu1|u0|Regs|Mux16~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux16~1_combout\ <= NOT \cpu1|u0|Regs|Mux16~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][7]~q\;
\cpu1|u0|Regs|ALT_INV_Mux16~0_combout\ <= NOT \cpu1|u0|Regs|Mux16~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][7]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][7]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(15) <= NOT \cpu1|u0|RegBusA_r\(15);
\cpu1|u0|ALT_INV_PC~46_combout\ <= NOT \cpu1|u0|PC~46_combout\;
\cpu1|u0|ALT_INV_ACC~20_combout\ <= NOT \cpu1|u0|ACC~20_combout\;
\cpu1|u0|ALT_INV_Ap\(7) <= NOT \cpu1|u0|Ap\(7);
\cpu1|u0|Regs|ALT_INV_Mux17~2_combout\ <= NOT \cpu1|u0|Regs|Mux17~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux17~1_combout\ <= NOT \cpu1|u0|Regs|Mux17~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][6]~q\;
\cpu1|u0|Regs|ALT_INV_Mux17~0_combout\ <= NOT \cpu1|u0|Regs|Mux17~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][6]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][6]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(14) <= NOT \cpu1|u0|RegBusA_r\(14);
\cpu1|u0|ALT_INV_PC~44_combout\ <= NOT \cpu1|u0|PC~44_combout\;
\cpu1|u0|ALT_INV_ACC~18_combout\ <= NOT \cpu1|u0|ACC~18_combout\;
\cpu1|u0|ALT_INV_Ap\(6) <= NOT \cpu1|u0|Ap\(6);
\cpu1|u0|ALT_INV_DO~5_combout\ <= NOT \cpu1|u0|DO~5_combout\;
\cpu1|u0|ALT_INV_DO[4]~4_combout\ <= NOT \cpu1|u0|DO[4]~4_combout\;
\cpu1|u0|ALT_INV_DO[4]~3_combout\ <= NOT \cpu1|u0|DO[4]~3_combout\;
\cpu1|u0|ALT_INV_DO[4]~2_combout\ <= NOT \cpu1|u0|DO[4]~2_combout\;
\cpu1|u0|ALT_INV_DO[4]~1_combout\ <= NOT \cpu1|u0|DO[4]~1_combout\;
\cpu1|u0|ALT_INV_DO~0_combout\ <= NOT \cpu1|u0|DO~0_combout\;
\cpu1|u0|ALT_INV_RegDIH[5]~5_combout\ <= NOT \cpu1|u0|RegDIH[5]~5_combout\;
\cpu1|u0|Regs|ALT_INV_Mux18~2_combout\ <= NOT \cpu1|u0|Regs|Mux18~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux18~1_combout\ <= NOT \cpu1|u0|Regs|Mux18~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][5]~q\;
\cpu1|u0|Regs|ALT_INV_Mux18~0_combout\ <= NOT \cpu1|u0|Regs|Mux18~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][5]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][5]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(13) <= NOT \cpu1|u0|RegBusA_r\(13);
\cpu1|u0|ALT_INV_PC~42_combout\ <= NOT \cpu1|u0|PC~42_combout\;
\cpu1|u0|ALT_INV_ACC~16_combout\ <= NOT \cpu1|u0|ACC~16_combout\;
\cpu1|u0|ALT_INV_Ap\(5) <= NOT \cpu1|u0|Ap\(5);
\cpu1|u0|ALT_INV_RegDIH[4]~4_combout\ <= NOT \cpu1|u0|RegDIH[4]~4_combout\;
\cpu1|u0|Regs|ALT_INV_Mux19~2_combout\ <= NOT \cpu1|u0|Regs|Mux19~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux19~1_combout\ <= NOT \cpu1|u0|Regs|Mux19~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][4]~q\;
\cpu1|u0|Regs|ALT_INV_Mux19~0_combout\ <= NOT \cpu1|u0|Regs|Mux19~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][4]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][4]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(12) <= NOT \cpu1|u0|RegBusA_r\(12);
\cpu1|u0|ALT_INV_PC~40_combout\ <= NOT \cpu1|u0|PC~40_combout\;
\cpu1|u0|ALT_INV_ACC~14_combout\ <= NOT \cpu1|u0|ACC~14_combout\;
\cpu1|u0|ALT_INV_Ap\(4) <= NOT \cpu1|u0|Ap\(4);
\cpu1|u0|Regs|ALT_INV_Mux20~2_combout\ <= NOT \cpu1|u0|Regs|Mux20~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux20~1_combout\ <= NOT \cpu1|u0|Regs|Mux20~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][3]~q\;
\cpu1|u0|Regs|ALT_INV_Mux20~0_combout\ <= NOT \cpu1|u0|Regs|Mux20~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][3]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][3]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(11) <= NOT \cpu1|u0|RegBusA_r\(11);
\cpu1|u0|ALT_INV_PC~38_combout\ <= NOT \cpu1|u0|PC~38_combout\;
\cpu1|u0|ALT_INV_ACC~12_combout\ <= NOT \cpu1|u0|ACC~12_combout\;
\cpu1|u0|ALT_INV_Ap\(3) <= NOT \cpu1|u0|Ap\(3);
\cpu1|u0|ALT_INV_RegDIH[2]~2_combout\ <= NOT \cpu1|u0|RegDIH[2]~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux21~2_combout\ <= NOT \cpu1|u0|Regs|Mux21~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux21~1_combout\ <= NOT \cpu1|u0|Regs|Mux21~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][2]~q\;
\cpu1|u0|Regs|ALT_INV_Mux21~0_combout\ <= NOT \cpu1|u0|Regs|Mux21~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][2]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][2]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(10) <= NOT \cpu1|u0|RegBusA_r\(10);
\cpu1|u0|ALT_INV_PC~36_combout\ <= NOT \cpu1|u0|PC~36_combout\;
\cpu1|u0|ALT_INV_ACC~10_combout\ <= NOT \cpu1|u0|ACC~10_combout\;
\cpu1|u0|ALT_INV_Ap\(2) <= NOT \cpu1|u0|Ap\(2);
\cpu1|u0|ALT_INV_RegDIH[1]~1_combout\ <= NOT \cpu1|u0|RegDIH[1]~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux22~2_combout\ <= NOT \cpu1|u0|Regs|Mux22~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux22~1_combout\ <= NOT \cpu1|u0|Regs|Mux22~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][1]~q\;
\cpu1|u0|Regs|ALT_INV_Mux22~0_combout\ <= NOT \cpu1|u0|Regs|Mux22~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][1]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][1]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(9) <= NOT \cpu1|u0|RegBusA_r\(9);
\cpu1|u0|ALT_INV_PC~34_combout\ <= NOT \cpu1|u0|PC~34_combout\;
\cpu1|u0|ALT_INV_ACC~8_combout\ <= NOT \cpu1|u0|ACC~8_combout\;
\cpu1|u0|ALT_INV_Ap\(1) <= NOT \cpu1|u0|Ap\(1);
\cpu1|u0|ALT_INV_RegWEH~1_combout\ <= NOT \cpu1|u0|RegWEH~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux23~2_combout\ <= NOT \cpu1|u0|Regs|Mux23~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux23~1_combout\ <= NOT \cpu1|u0|Regs|Mux23~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[0][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[0][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[1][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[1][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[3][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[3][0]~q\;
\cpu1|u0|Regs|ALT_INV_Mux23~0_combout\ <= NOT \cpu1|u0|Regs|Mux23~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH[7][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[7][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[6][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[6][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[5][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[5][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[4][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[4][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsH[2][0]~q\ <= NOT \cpu1|u0|Regs|RegsH[2][0]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(8) <= NOT \cpu1|u0|RegBusA_r\(8);
\cpu1|u0|ALT_INV_TmpAddr~12_combout\ <= NOT \cpu1|u0|TmpAddr~12_combout\;
\cpu1|u0|mcode|ALT_INV_Mux265~2_combout\ <= NOT \cpu1|u0|mcode|Mux265~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux265~1_combout\ <= NOT \cpu1|u0|mcode|Mux265~1_combout\;
\cpu1|u0|ALT_INV_PC[8]~32_combout\ <= NOT \cpu1|u0|PC[8]~32_combout\;
\cpu1|u0|ALT_INV_PC[8]~31_combout\ <= NOT \cpu1|u0|PC[8]~31_combout\;
\cpu1|u0|ALT_INV_PC~30_combout\ <= NOT \cpu1|u0|PC~30_combout\;
\cpu1|u0|ALT_INV_PC[8]~29_combout\ <= NOT \cpu1|u0|PC[8]~29_combout\;
\cpu1|u0|mcode|ALT_INV_Mux110~0_combout\ <= NOT \cpu1|u0|mcode|Mux110~0_combout\;
\cpu1|u0|ALT_INV_SP~13_combout\ <= NOT \cpu1|u0|SP~13_combout\;
\cpu1|u0|ALT_INV_ACC[6]~6_combout\ <= NOT \cpu1|u0|ACC[6]~6_combout\;
\cpu1|u0|ALT_INV_F~15_combout\ <= NOT \cpu1|u0|F~15_combout\;
\cpu1|u0|mcode|ALT_INV_Mux100~2_combout\ <= NOT \cpu1|u0|mcode|Mux100~2_combout\;
\cpu1|u0|ALT_INV_ACC~4_combout\ <= NOT \cpu1|u0|ACC~4_combout\;
\cpu1|u0|ALT_INV_Ap\(0) <= NOT \cpu1|u0|Ap\(0);
\cpu1|u0|ALT_INV_ACC[6]~3_combout\ <= NOT \cpu1|u0|ACC[6]~3_combout\;
\cpu1|u0|ALT_INV_ACC[6]~2_combout\ <= NOT \cpu1|u0|ACC[6]~2_combout\;
\cpu1|u0|ALT_INV_ACC~1_combout\ <= NOT \cpu1|u0|ACC~1_combout\;
\cpu1|u0|ALT_INV_R[7]~3_combout\ <= NOT \cpu1|u0|R[7]~3_combout\;
\cpu1|u0|ALT_INV_ACC[6]~0_combout\ <= NOT \cpu1|u0|ACC[6]~0_combout\;
\cpu1|u0|ALT_INV_RegDIL[7]~9_combout\ <= NOT \cpu1|u0|RegDIL[7]~9_combout\;
\cpu1|u0|Regs|ALT_INV_Mux24~2_combout\ <= NOT \cpu1|u0|Regs|Mux24~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux24~1_combout\ <= NOT \cpu1|u0|Regs|Mux24~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][7]~q\;
\cpu1|u0|Regs|ALT_INV_Mux24~0_combout\ <= NOT \cpu1|u0|Regs|Mux24~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][7]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][7]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][7]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(7) <= NOT \cpu1|u0|RegBusA_r\(7);
\cpu1|u0|ALT_INV_PC~27_combout\ <= NOT \cpu1|u0|PC~27_combout\;
\cpu1|u0|ALT_INV_RegDIL[6]~8_combout\ <= NOT \cpu1|u0|RegDIL[6]~8_combout\;
\cpu1|u0|Regs|ALT_INV_Mux25~2_combout\ <= NOT \cpu1|u0|Regs|Mux25~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux25~1_combout\ <= NOT \cpu1|u0|Regs|Mux25~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][6]~q\;
\cpu1|u0|Regs|ALT_INV_Mux25~0_combout\ <= NOT \cpu1|u0|Regs|Mux25~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][6]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][6]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][6]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(6) <= NOT \cpu1|u0|RegBusA_r\(6);
\cpu1|u0|ALT_INV_PC~25_combout\ <= NOT \cpu1|u0|PC~25_combout\;
\cpu1|u0|ALT_INV_RegDIL[5]~7_combout\ <= NOT \cpu1|u0|RegDIL[5]~7_combout\;
\cpu1|u0|Regs|ALT_INV_Mux26~2_combout\ <= NOT \cpu1|u0|Regs|Mux26~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux26~1_combout\ <= NOT \cpu1|u0|Regs|Mux26~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][5]~q\;
\cpu1|u0|Regs|ALT_INV_Mux26~0_combout\ <= NOT \cpu1|u0|Regs|Mux26~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][5]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][5]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][5]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(5) <= NOT \cpu1|u0|RegBusA_r\(5);
\cpu1|u0|ALT_INV_PC~23_combout\ <= NOT \cpu1|u0|PC~23_combout\;
\cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\ <= NOT \cpu1|u0|Save_Mux[5]~18_combout\;
\cpu1|u0|ALT_INV_Save_Mux[5]~17_combout\ <= NOT \cpu1|u0|Save_Mux[5]~17_combout\;
\cpu1|u0|ALT_INV_Save_Mux[5]~16_combout\ <= NOT \cpu1|u0|Save_Mux[5]~16_combout\;
\cpu1|u0|Regs|ALT_INV_Mux27~2_combout\ <= NOT \cpu1|u0|Regs|Mux27~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux27~1_combout\ <= NOT \cpu1|u0|Regs|Mux27~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][4]~q\;
\cpu1|u0|Regs|ALT_INV_Mux27~0_combout\ <= NOT \cpu1|u0|Regs|Mux27~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][4]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][4]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][4]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(4) <= NOT \cpu1|u0|RegBusA_r\(4);
\cpu1|u0|ALT_INV_PC~21_combout\ <= NOT \cpu1|u0|PC~21_combout\;
\cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\ <= NOT \cpu1|u0|Save_Mux[4]~15_combout\;
\cpu1|u0|ALT_INV_Save_Mux[4]~14_combout\ <= NOT \cpu1|u0|Save_Mux[4]~14_combout\;
\cpu1|u0|ALT_INV_Save_Mux[4]~13_combout\ <= NOT \cpu1|u0|Save_Mux[4]~13_combout\;
\cpu1|u0|ALT_INV_TmpAddr~5_combout\ <= NOT \cpu1|u0|TmpAddr~5_combout\;
\cpu1|u0|ALT_INV_RegDIL[3]~5_combout\ <= NOT \cpu1|u0|RegDIL[3]~5_combout\;
\cpu1|u0|Regs|ALT_INV_Mux28~2_combout\ <= NOT \cpu1|u0|Regs|Mux28~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux28~1_combout\ <= NOT \cpu1|u0|Regs|Mux28~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][3]~q\;
\cpu1|u0|Regs|ALT_INV_Mux28~0_combout\ <= NOT \cpu1|u0|Regs|Mux28~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][3]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][3]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][3]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(3) <= NOT \cpu1|u0|RegBusA_r\(3);
\cpu1|u0|ALT_INV_PC~19_combout\ <= NOT \cpu1|u0|PC~19_combout\;
\cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\ <= NOT \cpu1|u0|Save_Mux[3]~12_combout\;
\cpu1|u0|alu|ALT_INV_Mux35~2_combout\ <= NOT \cpu1|u0|alu|Mux35~2_combout\;
\cpu1|u0|alu|ALT_INV_Mux35~1_combout\ <= NOT \cpu1|u0|alu|Mux35~1_combout\;
\cpu1|u0|alu|ALT_INV_Mux35~0_combout\ <= NOT \cpu1|u0|alu|Mux35~0_combout\;
\cpu1|u0|Regs|ALT_INV_Mux29~2_combout\ <= NOT \cpu1|u0|Regs|Mux29~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux29~1_combout\ <= NOT \cpu1|u0|Regs|Mux29~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][2]~q\;
\cpu1|u0|Regs|ALT_INV_Mux29~0_combout\ <= NOT \cpu1|u0|Regs|Mux29~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][2]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][2]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][2]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(2) <= NOT \cpu1|u0|RegBusA_r\(2);
\cpu1|u0|ALT_INV_PC~17_combout\ <= NOT \cpu1|u0|PC~17_combout\;
\cpu1|u0|ALT_INV_RegDIL[1]~3_combout\ <= NOT \cpu1|u0|RegDIL[1]~3_combout\;
\cpu1|u0|Regs|ALT_INV_Mux30~3_combout\ <= NOT \cpu1|u0|Regs|Mux30~3_combout\;
\cpu1|u0|Regs|ALT_INV_Mux30~2_combout\ <= NOT \cpu1|u0|Regs|Mux30~2_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][1]~q\;
\cpu1|u0|Regs|ALT_INV_Mux30~1_combout\ <= NOT \cpu1|u0|Regs|Mux30~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][1]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][1]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][1]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(1) <= NOT \cpu1|u0|RegBusA_r\(1);
\cpu1|u0|ALT_INV_PC~14_combout\ <= NOT \cpu1|u0|PC~14_combout\;
\cpu1|u0|ALT_INV_PC[2]~13_combout\ <= NOT \cpu1|u0|PC[2]~13_combout\;
\cpu1|u0|ALT_INV_PC[2]~12_combout\ <= NOT \cpu1|u0|PC[2]~12_combout\;
\cpu1|u0|ALT_INV_PC[2]~11_combout\ <= NOT \cpu1|u0|PC[2]~11_combout\;
\cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\ <= NOT \cpu1|u0|Save_Mux[1]~11_combout\;
\cpu1|u0|alu|ALT_INV_Mux37~2_combout\ <= NOT \cpu1|u0|alu|Mux37~2_combout\;
\cpu1|u0|alu|ALT_INV_Mux37~1_combout\ <= NOT \cpu1|u0|alu|Mux37~1_combout\;
\cpu1|u0|alu|ALT_INV_Mux37~0_combout\ <= NOT \cpu1|u0|alu|Mux37~0_combout\;
\cpu1|u0|ALT_INV_XY_Ind~0_combout\ <= NOT \cpu1|u0|XY_Ind~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux228~1_combout\ <= NOT \cpu1|u0|mcode|Mux228~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux250~0_combout\ <= NOT \cpu1|u0|mcode|Mux250~0_combout\;
\cpu1|u0|ALT_INV_TState[1]~0_combout\ <= NOT \cpu1|u0|TState[1]~0_combout\;
\cpu1|u0|ALT_INV_Auto_Wait_t2~q\ <= NOT \cpu1|u0|Auto_Wait_t2~q\;
\cpu1|u0|ALT_INV_TmpAddr[6]~1_combout\ <= NOT \cpu1|u0|TmpAddr[6]~1_combout\;
\cpu1|u0|ALT_INV_process_0~7_combout\ <= NOT \cpu1|u0|process_0~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux264~1_combout\ <= NOT \cpu1|u0|mcode|Mux264~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux264~0_combout\ <= NOT \cpu1|u0|mcode|Mux264~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux80~0_combout\ <= NOT \cpu1|u0|mcode|Mux80~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~6_combout\ <= NOT \cpu1|u0|mcode|Mux242~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~5_combout\ <= NOT \cpu1|u0|mcode|Mux242~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~4_combout\ <= NOT \cpu1|u0|mcode|Mux242~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~3_combout\ <= NOT \cpu1|u0|mcode|Mux242~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~2_combout\ <= NOT \cpu1|u0|mcode|Mux242~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~1_combout\ <= NOT \cpu1|u0|mcode|Mux242~1_combout\;
\cpu1|u0|ALT_INV_R~1_combout\ <= NOT \cpu1|u0|R~1_combout\;
\cpu1|u0|mcode|ALT_INV_Special_LD[0]~1_combout\ <= NOT \cpu1|u0|mcode|Special_LD[0]~1_combout\;
\cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\ <= NOT \cpu1|u0|RegAddrA[0]~10_combout\;
\cpu1|u0|ALT_INV_RegAddrA[0]~9_combout\ <= NOT \cpu1|u0|RegAddrA[0]~9_combout\;
\cpu1|u0|ALT_INV_RegAddrA_r\(0) <= NOT \cpu1|u0|RegAddrA_r\(0);
\cpu1|u0|ALT_INV_RegWEL~0_combout\ <= NOT \cpu1|u0|RegWEL~0_combout\;
\cpu1|u0|ALT_INV_RegWEH~0_combout\ <= NOT \cpu1|u0|RegWEH~0_combout\;
\cpu1|u0|ALT_INV_RegAddrC~1_combout\ <= NOT \cpu1|u0|RegAddrC~1_combout\;
\cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\ <= NOT \cpu1|u0|RegAddrA[2]~8_combout\;
\cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\ <= NOT \cpu1|u0|RegAddrA[2]~7_combout\;
\cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\ <= NOT \cpu1|u0|RegAddrA[2]~6_combout\;
\cpu1|u0|ALT_INV_RegAddrA_r\(2) <= NOT \cpu1|u0|RegAddrA_r\(2);
\cpu1|u0|ALT_INV_RegAddrA~5_combout\ <= NOT \cpu1|u0|RegAddrA~5_combout\;
\cpu1|u0|ALT_INV_RegAddrA~4_combout\ <= NOT \cpu1|u0|RegAddrA~4_combout\;
\cpu1|u0|ALT_INV_process_1~1_combout\ <= NOT \cpu1|u0|process_1~1_combout\;
\cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\ <= NOT \cpu1|u0|RegAddrA[1]~3_combout\;
\cpu1|u0|ALT_INV_RegAddrA[1]~2_combout\ <= NOT \cpu1|u0|RegAddrA[1]~2_combout\;
\cpu1|u0|ALT_INV_RegAddrA_r\(1) <= NOT \cpu1|u0|RegAddrA_r\(1);
\cpu1|u0|ALT_INV_RegAddrA~1_combout\ <= NOT \cpu1|u0|RegAddrA~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux273~1_combout\ <= NOT \cpu1|u0|mcode|Mux273~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux274~3_combout\ <= NOT \cpu1|u0|mcode|Mux274~3_combout\;
\cpu1|u0|ALT_INV_RegDIL[0]~2_combout\ <= NOT \cpu1|u0|RegDIL[0]~2_combout\;
\cpu1|u0|ALT_INV_RegDIL[7]~1_combout\ <= NOT \cpu1|u0|RegDIL[7]~1_combout\;
\cpu1|u0|ALT_INV_RegDIL[7]~0_combout\ <= NOT \cpu1|u0|RegDIL[7]~0_combout\;
\cpu1|u0|ALT_INV_process_2~3_combout\ <= NOT \cpu1|u0|process_2~3_combout\;
\cpu1|u0|ALT_INV_process_2~2_combout\ <= NOT \cpu1|u0|process_2~2_combout\;
\cpu1|u0|ALT_INV_process_2~1_combout\ <= NOT \cpu1|u0|process_2~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux31~2_combout\ <= NOT \cpu1|u0|Regs|Mux31~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux31~1_combout\ <= NOT \cpu1|u0|Regs|Mux31~1_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[0][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[0][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[1][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[1][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[3][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[3][0]~q\;
\cpu1|u0|Regs|ALT_INV_Mux30~0_combout\ <= NOT \cpu1|u0|Regs|Mux30~0_combout\;
\cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\ <= NOT \cpu1|u0|RegAddrB[2]~2_combout\;
\cpu1|u0|ALT_INV_RegAddrB_r\(2) <= NOT \cpu1|u0|RegAddrB_r\(2);
\cpu1|u0|ALT_INV_Alternate~q\ <= NOT \cpu1|u0|Alternate~q\;
\cpu1|u0|Regs|ALT_INV_Mux31~0_combout\ <= NOT \cpu1|u0|Regs|Mux31~0_combout\;
\cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\ <= NOT \cpu1|u0|RegAddrB[1]~1_combout\;
\cpu1|u0|ALT_INV_RegAddrB_r\(1) <= NOT \cpu1|u0|RegAddrB_r\(1);
\cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\ <= NOT \cpu1|u0|RegAddrB[0]~0_combout\;
\cpu1|u0|ALT_INV_RegAddrB_r\(0) <= NOT \cpu1|u0|RegAddrB_r\(0);
\cpu1|u0|mcode|ALT_INV_Mux275~0_combout\ <= NOT \cpu1|u0|mcode|Mux275~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL[7][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[7][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[6][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[6][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[5][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[5][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[4][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[4][0]~q\;
\cpu1|u0|Regs|ALT_INV_RegsL[2][0]~q\ <= NOT \cpu1|u0|Regs|RegsL[2][0]~q\;
\cpu1|u0|ALT_INV_RegBusA_r\(0) <= NOT \cpu1|u0|RegBusA_r\(0);
\cpu1|u0|ALT_INV_IntE_FF1~1_combout\ <= NOT \cpu1|u0|IntE_FF1~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux290~0_combout\ <= NOT \cpu1|u0|mcode|Mux290~0_combout\;
\cpu1|u0|ALT_INV_IntE_FF1~0_combout\ <= NOT \cpu1|u0|IntE_FF1~0_combout\;
\cpu1|u0|ALT_INV_IntE_FF1~q\ <= NOT \cpu1|u0|IntE_FF1~q\;
\cpu1|u0|ALT_INV_INT_s~q\ <= NOT \cpu1|u0|INT_s~q\;
\cpu1|u0|ALT_INV_M1_n~0_combout\ <= NOT \cpu1|u0|M1_n~0_combout\;
\cpu1|u0|ALT_INV_F~14_combout\ <= NOT \cpu1|u0|F~14_combout\;
\cpu1|u0|ALT_INV_F~13_combout\ <= NOT \cpu1|u0|F~13_combout\;
\cpu1|u0|ALT_INV_Fp\(2) <= NOT \cpu1|u0|Fp\(2);
\cpu1|u0|ALT_INV_F~12_combout\ <= NOT \cpu1|u0|F~12_combout\;
\cpu1|u0|ALT_INV_R[7]~0_combout\ <= NOT \cpu1|u0|R[7]~0_combout\;
\cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\ <= NOT \cpu1|u0|mcode|Special_LD[2]~0_combout\;
\cpu1|u0|ALT_INV_IntE_FF2~q\ <= NOT \cpu1|u0|IntE_FF2~q\;
\cpu1|u0|alu|ALT_INV_Mux28~5_combout\ <= NOT \cpu1|u0|alu|Mux28~5_combout\;
\cpu1|u0|alu|ALT_INV_Mux28~4_combout\ <= NOT \cpu1|u0|alu|Mux28~4_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~6_combout\ <= NOT \cpu1|u0|alu|F_Out~6_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~5_combout\ <= NOT \cpu1|u0|alu|F_Out~5_combout\;
\cpu1|u0|alu|ALT_INV_Mux28~3_combout\ <= NOT \cpu1|u0|alu|Mux28~3_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~4_combout\ <= NOT \cpu1|u0|alu|F_Out~4_combout\;
\cpu1|u0|alu|ALT_INV_Mux28~2_combout\ <= NOT \cpu1|u0|alu|Mux28~2_combout\;
\cpu1|u0|alu|ALT_INV_Mux28~1_combout\ <= NOT \cpu1|u0|alu|Mux28~1_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~3_combout\ <= NOT \cpu1|u0|alu|F_Out~3_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~2_combout\ <= NOT \cpu1|u0|alu|F_Out~2_combout\;
\cpu1|u0|alu|ALT_INV_Mux28~0_combout\ <= NOT \cpu1|u0|alu|Mux28~0_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~1_combout\ <= NOT \cpu1|u0|alu|F_Out~1_combout\;
\cpu1|u0|alu|ALT_INV_F_Out~0_combout\ <= NOT \cpu1|u0|alu|F_Out~0_combout\;
\cpu1|u0|ALT_INV_F~11_combout\ <= NOT \cpu1|u0|F~11_combout\;
\cpu1|u0|ALT_INV_F~10_combout\ <= NOT \cpu1|u0|F~10_combout\;
\cpu1|u0|ALT_INV_process_0~6_combout\ <= NOT \cpu1|u0|process_0~6_combout\;
\cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\ <= NOT \cpu1|u0|Save_Mux[2]~10_combout\;
\cpu1|u0|ALT_INV_Save_Mux[2]~9_combout\ <= NOT \cpu1|u0|Save_Mux[2]~9_combout\;
\cpu1|u0|ALT_INV_Save_Mux[2]~8_combout\ <= NOT \cpu1|u0|Save_Mux[2]~8_combout\;
\cpu1|u0|ALT_INV_F~8_combout\ <= NOT \cpu1|u0|F~8_combout\;
\cpu1|u0|ALT_INV_Fp\(7) <= NOT \cpu1|u0|Fp\(7);
\cpu1|u0|alu|ALT_INV_Mux23~0_combout\ <= NOT \cpu1|u0|alu|Mux23~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux9~1_combout\ <= NOT \cpu1|u0|alu|Mux9~1_combout\;
\cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\ <= NOT \cpu1|u0|Save_Mux[7]~7_combout\;
\cpu1|u0|ALT_INV_Save_Mux[7]~6_combout\ <= NOT \cpu1|u0|Save_Mux[7]~6_combout\;
\cpu1|u0|ALT_INV_Save_Mux[7]~5_combout\ <= NOT \cpu1|u0|Save_Mux[7]~5_combout\;
\io1|ALT_INV_dataOut\(3) <= NOT \io1|dataOut\(3);
\ALT_INV_cpuDataIn[3]~20_combout\ <= NOT \cpuDataIn[3]~20_combout\;
\sd1|ALT_INV_dout\(3) <= NOT \sd1|dout\(3);
\cpu1|u0|ALT_INV_F~6_combout\ <= NOT \cpu1|u0|F~6_combout\;
\cpu1|u0|ALT_INV_F~5_combout\ <= NOT \cpu1|u0|F~5_combout\;
\cpu1|u0|ALT_INV_process_0~5_combout\ <= NOT \cpu1|u0|process_0~5_combout\;
\cpu1|u0|ALT_INV_process_0~4_combout\ <= NOT \cpu1|u0|process_0~4_combout\;
\cpu1|u0|ALT_INV_process_0~3_combout\ <= NOT \cpu1|u0|process_0~3_combout\;
\cpu1|u0|ALT_INV_F~4_combout\ <= NOT \cpu1|u0|F~4_combout\;
\cpu1|u0|ALT_INV_Fp\(6) <= NOT \cpu1|u0|Fp\(6);
\cpu1|u0|ALT_INV_F~3_combout\ <= NOT \cpu1|u0|F~3_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~12_combout\ <= NOT \cpu1|u0|alu|Mux24~12_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~11_combout\ <= NOT \cpu1|u0|alu|Mux24~11_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~10_combout\ <= NOT \cpu1|u0|alu|Mux24~10_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~9_combout\ <= NOT \cpu1|u0|alu|Mux24~9_combout\;
\cpu1|u0|ALT_INV_Z16_r~q\ <= NOT \cpu1|u0|Z16_r~q\;
\cpu1|u0|alu|ALT_INV_Mux14~0_combout\ <= NOT \cpu1|u0|alu|Mux14~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux13~0_combout\ <= NOT \cpu1|u0|alu|Mux13~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux12~0_combout\ <= NOT \cpu1|u0|alu|Mux12~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux11~0_combout\ <= NOT \cpu1|u0|alu|Mux11~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux10~0_combout\ <= NOT \cpu1|u0|alu|Mux10~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux8~0_combout\ <= NOT \cpu1|u0|alu|Mux8~0_combout\;
\cpu1|u0|ALT_INV_Arith16_r~q\ <= NOT \cpu1|u0|Arith16_r~q\;
\cpu1|u0|alu|ALT_INV_Mux24~8_combout\ <= NOT \cpu1|u0|alu|Mux24~8_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[1]~15_combout\ <= NOT \cpu1|u0|alu|DAA_Q[1]~15_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[3]~14_combout\ <= NOT \cpu1|u0|alu|DAA_Q[3]~14_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[2]~13_combout\ <= NOT \cpu1|u0|alu|DAA_Q[2]~13_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[4]~12_combout\ <= NOT \cpu1|u0|alu|DAA_Q[4]~12_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[5]~11_combout\ <= NOT \cpu1|u0|alu|DAA_Q[5]~11_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[7]~10_combout\ <= NOT \cpu1|u0|alu|DAA_Q[7]~10_combout\;
\cpu1|u0|alu|ALT_INV_Equal3~1_combout\ <= NOT \cpu1|u0|alu|Equal3~1_combout\;
\cpu1|u0|alu|ALT_INV_Equal3~0_combout\ <= NOT \cpu1|u0|alu|Equal3~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~36_combout\ <= NOT \cpu1|u0|alu|Q_t~36_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~35_combout\ <= NOT \cpu1|u0|alu|Q_t~35_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~34_combout\ <= NOT \cpu1|u0|alu|Q_t~34_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~7_combout\ <= NOT \cpu1|u0|alu|Mux24~7_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~6_combout\ <= NOT \cpu1|u0|alu|Mux24~6_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~5_combout\ <= NOT \cpu1|u0|alu|Mux24~5_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~4_combout\ <= NOT \cpu1|u0|alu|Mux24~4_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~7_combout\ <= NOT \cpu1|u0|alu|Mux7~7_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~3_combout\ <= NOT \cpu1|u0|alu|Mux24~3_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~2_combout\ <= NOT \cpu1|u0|alu|Mux24~2_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~6_combout\ <= NOT \cpu1|u0|alu|Mux7~6_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~5_combout\ <= NOT \cpu1|u0|alu|Mux7~5_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~4_combout\ <= NOT \cpu1|u0|alu|Mux7~4_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~1_combout\ <= NOT \cpu1|u0|alu|Mux24~1_combout\;
\cpu1|u0|alu|ALT_INV_Mux24~0_combout\ <= NOT \cpu1|u0|alu|Mux24~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~33_combout\ <= NOT \cpu1|u0|alu|Q_t~33_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~32_combout\ <= NOT \cpu1|u0|alu|Q_t~32_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~31_combout\ <= NOT \cpu1|u0|alu|Q_t~31_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~30_combout\ <= NOT \cpu1|u0|alu|Q_t~30_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~29_combout\ <= NOT \cpu1|u0|alu|Q_t~29_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[6]~9_combout\ <= NOT \cpu1|u0|alu|DAA_Q[6]~9_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[6]~8_combout\ <= NOT \cpu1|u0|alu|DAA_Q[6]~8_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~28_combout\ <= NOT \cpu1|u0|alu|Q_t~28_combout\;
\cpu1|u0|alu|ALT_INV_Mux9~0_combout\ <= NOT \cpu1|u0|alu|Mux9~0_combout\;
\ALT_INV_cpuDataIn[4]~19_combout\ <= NOT \cpuDataIn[4]~19_combout\;
\ALT_INV_cpuDataIn[4]~18_combout\ <= NOT \cpuDataIn[4]~18_combout\;
\sd1|ALT_INV_dout\(4) <= NOT \sd1|dout\(4);
\cpu1|u0|ALT_INV_F~1_combout\ <= NOT \cpu1|u0|F~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux286~0_combout\ <= NOT \cpu1|u0|mcode|Mux286~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux285~0_combout\ <= NOT \cpu1|u0|mcode|Mux285~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux102~2_combout\ <= NOT \cpu1|u0|mcode|Mux102~2_combout\;
\cpu1|u0|ALT_INV_Fp\(0) <= NOT \cpu1|u0|Fp\(0);
\cpu1|u0|mcode|ALT_INV_Mux276~0_combout\ <= NOT \cpu1|u0|mcode|Mux276~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux92~4_combout\ <= NOT \cpu1|u0|mcode|Mux92~4_combout\;
\cpu1|u0|ALT_INV_PreserveC_r~q\ <= NOT \cpu1|u0|PreserveC_r~q\;
\cpu1|u0|ALT_INV_process_0~2_combout\ <= NOT \cpu1|u0|process_0~2_combout\;
\cpu1|u0|alu|ALT_INV_Mux30~4_combout\ <= NOT \cpu1|u0|alu|Mux30~4_combout\;
\cpu1|u0|alu|ALT_INV_Mux30~3_combout\ <= NOT \cpu1|u0|alu|Mux30~3_combout\;
\cpu1|u0|alu|ALT_INV_Mux30~2_combout\ <= NOT \cpu1|u0|alu|Mux30~2_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q[6]~7_combout\ <= NOT \cpu1|u0|alu|DAA_Q[6]~7_combout\;
\cpu1|u0|alu|ALT_INV_LessThan3~0_combout\ <= NOT \cpu1|u0|alu|LessThan3~0_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q~6_combout\ <= NOT \cpu1|u0|alu|DAA_Q~6_combout\;
\cpu1|u0|alu|ALT_INV_Add6~0_combout\ <= NOT \cpu1|u0|alu|Add6~0_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q~5_combout\ <= NOT \cpu1|u0|alu|DAA_Q~5_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q~4_combout\ <= NOT \cpu1|u0|alu|DAA_Q~4_combout\;
\cpu1|u0|alu|ALT_INV_Mux30~1_combout\ <= NOT \cpu1|u0|alu|Mux30~1_combout\;
\cpu1|u0|ALT_INV_F\(1) <= NOT \cpu1|u0|F\(1);
\cpu1|u0|alu|ALT_INV_DAA_Q~3_combout\ <= NOT \cpu1|u0|alu|DAA_Q~3_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q~2_combout\ <= NOT \cpu1|u0|alu|DAA_Q~2_combout\;
\cpu1|u0|alu|ALT_INV_Add4~0_combout\ <= NOT \cpu1|u0|alu|Add4~0_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q~1_combout\ <= NOT \cpu1|u0|alu|DAA_Q~1_combout\;
\cpu1|u0|alu|ALT_INV_DAA_Q~0_combout\ <= NOT \cpu1|u0|alu|DAA_Q~0_combout\;
\cpu1|u0|alu|ALT_INV_process_0~0_combout\ <= NOT \cpu1|u0|alu|process_0~0_combout\;
\cpu1|u0|ALT_INV_F\(4) <= NOT \cpu1|u0|F\(4);
\cpu1|u0|alu|ALT_INV_Mux30~0_combout\ <= NOT \cpu1|u0|alu|Mux30~0_combout\;
\cpu1|u0|alu|ALT_INV_Add2~0_combout\ <= NOT \cpu1|u0|alu|Add2~0_combout\;
\cpu1|u0|ALT_INV_F~0_combout\ <= NOT \cpu1|u0|F~0_combout\;
\ALT_INV_cpuDataIn[6]~17_combout\ <= NOT \cpuDataIn[6]~17_combout\;
\ALT_INV_cpuDataIn[6]~16_combout\ <= NOT \cpuDataIn[6]~16_combout\;
\sd1|ALT_INV_dout\(6) <= NOT \sd1|dout\(6);
\sd1|ALT_INV_sd_read_flag~q\ <= NOT \sd1|sd_read_flag~q\;
\sd1|ALT_INV_host_read_flag~q\ <= NOT \sd1|host_read_flag~q\;
\ALT_INV_cpuDataIn[2]~14_combout\ <= NOT \cpuDataIn[2]~14_combout\;
\sd1|ALT_INV_dout\(2) <= NOT \sd1|dout\(2);
\ALT_INV_cpuDataIn[7]~13_combout\ <= NOT \cpuDataIn[7]~13_combout\;
\io2|ALT_INV_dataOut\(7) <= NOT \io2|dataOut\(7);
\ALT_INV_cpuDataIn[7]~12_combout\ <= NOT \cpuDataIn[7]~12_combout\;
\sd1|ALT_INV_dout\(7) <= NOT \sd1|dout\(7);
\ALT_INV_cpuDataIn[7]~11_combout\ <= NOT \cpuDataIn[7]~11_combout\;
\ALT_INV_cpuDataIn[7]~10_combout\ <= NOT \cpuDataIn[7]~10_combout\;
\ALT_INV_cpuDataIn[5]~9_combout\ <= NOT \cpuDataIn[5]~9_combout\;
\ALT_INV_cpuDataIn[7]~8_combout\ <= NOT \cpuDataIn[7]~8_combout\;
\ALT_INV_cpuDataIn[5]~7_combout\ <= NOT \cpuDataIn[5]~7_combout\;
\sd1|ALT_INV_dout\(5) <= NOT \sd1|dout\(5);
\ALT_INV_cpuDataIn[7]~6_combout\ <= NOT \cpuDataIn[7]~6_combout\;
\cpu1|u0|ALT_INV_IR[7]~0_combout\ <= NOT \cpu1|u0|IR[7]~0_combout\;
\io2|ALT_INV_dataOut\(1) <= NOT \io2|dataOut\(1);
\io1|ALT_INV_dataOut\(1) <= NOT \io1|dataOut\(1);
\io4|ALT_INV_dataOut\(1) <= NOT \io4|dataOut\(1);
\ALT_INV_cpuDataIn[1]~4_combout\ <= NOT \cpuDataIn[1]~4_combout\;
\sd1|ALT_INV_dout\(1) <= NOT \sd1|dout\(1);
\cpu1|u0|ALT_INV_ISet[1]~2_combout\ <= NOT \cpu1|u0|ISet[1]~2_combout\;
\cpu1|u0|ALT_INV_ISet~1_combout\ <= NOT \cpu1|u0|ISet~1_combout\;
\cpu1|u0|ALT_INV_ISet~0_combout\ <= NOT \cpu1|u0|ISet~0_combout\;
\cpu1|u0|ALT_INV_Equal56~0_combout\ <= NOT \cpu1|u0|Equal56~0_combout\;
\cpu1|u0|ALT_INV_Equal10~0_combout\ <= NOT \cpu1|u0|Equal10~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux228~0_combout\ <= NOT \cpu1|u0|mcode|Mux228~0_combout\;
\cpu1|u0|ALT_INV_Add10~1_combout\ <= NOT \cpu1|u0|Add10~1_combout\;
\cpu1|u0|ALT_INV_MCycle[2]~0_combout\ <= NOT \cpu1|u0|MCycle[2]~0_combout\;
\cpu1|u0|ALT_INV_process_7~1_combout\ <= NOT \cpu1|u0|process_7~1_combout\;
\cpu1|u0|ALT_INV_Equal54~0_combout\ <= NOT \cpu1|u0|Equal54~0_combout\;
\cpu1|u0|ALT_INV_MCycles\(2) <= NOT \cpu1|u0|MCycles\(2);
\cpu1|u0|ALT_INV_MCycles\(1) <= NOT \cpu1|u0|MCycles\(1);
\cpu1|u0|ALT_INV_MCycles\(0) <= NOT \cpu1|u0|MCycles\(0);
\cpu1|u0|mcode|ALT_INV_Mux295~0_combout\ <= NOT \cpu1|u0|mcode|Mux295~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~3_combout\ <= NOT \cpu1|u0|alu|Mux7~3_combout\;
\cpu1|u0|ALT_INV_No_BTR~q\ <= NOT \cpu1|u0|No_BTR~q\;
\cpu1|u0|ALT_INV_IncDecZ~q\ <= NOT \cpu1|u0|IncDecZ~q\;
\cpu1|u0|ALT_INV_Pre_XY_F_M\(2) <= NOT \cpu1|u0|Pre_XY_F_M\(2);
\cpu1|u0|ALT_INV_Add10~0_combout\ <= NOT \cpu1|u0|Add10~0_combout\;
\cpu1|u0|ALT_INV_Pre_XY_F_M\(0) <= NOT \cpu1|u0|Pre_XY_F_M\(0);
\cpu1|u0|ALT_INV_Pre_XY_F_M\(1) <= NOT \cpu1|u0|Pre_XY_F_M\(1);
\cpu1|u0|ALT_INV_process_7~0_combout\ <= NOT \cpu1|u0|process_7~0_combout\;
\cpu1|u0|ALT_INV_PC~10_combout\ <= NOT \cpu1|u0|PC~10_combout\;
\cpu1|u0|ALT_INV_PC~9_combout\ <= NOT \cpu1|u0|PC~9_combout\;
\cpu1|u0|ALT_INV_Equal0~3_combout\ <= NOT \cpu1|u0|Equal0~3_combout\;
\cpu1|u0|ALT_INV_PC[2]~8_combout\ <= NOT \cpu1|u0|PC[2]~8_combout\;
\cpu1|u0|ALT_INV_PC[2]~7_combout\ <= NOT \cpu1|u0|PC[2]~7_combout\;
\cpu1|u0|ALT_INV_PC[2]~6_combout\ <= NOT \cpu1|u0|PC[2]~6_combout\;
\cpu1|u0|ALT_INV_PC~5_combout\ <= NOT \cpu1|u0|PC~5_combout\;
\cpu1|u0|ALT_INV_PC~4_combout\ <= NOT \cpu1|u0|PC~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux258~2_combout\ <= NOT \cpu1|u0|mcode|Mux258~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux258~1_combout\ <= NOT \cpu1|u0|mcode|Mux258~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux74~0_combout\ <= NOT \cpu1|u0|mcode|Mux74~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~9_combout\ <= NOT \cpu1|u0|mcode|Mux107~9_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~27_combout\ <= NOT \cpu1|u0|alu|Q_t~27_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~8_combout\ <= NOT \cpu1|u0|mcode|Mux107~8_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~7_combout\ <= NOT \cpu1|u0|mcode|Mux107~7_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~6_combout\ <= NOT \cpu1|u0|mcode|Mux107~6_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~5_combout\ <= NOT \cpu1|u0|mcode|Mux107~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~4_combout\ <= NOT \cpu1|u0|mcode|Mux107~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~3_combout\ <= NOT \cpu1|u0|mcode|Mux107~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~2_combout\ <= NOT \cpu1|u0|mcode|Mux107~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~1_combout\ <= NOT \cpu1|u0|mcode|Mux107~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux107~0_combout\ <= NOT \cpu1|u0|mcode|Mux107~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux242~0_combout\ <= NOT \cpu1|u0|mcode|Mux242~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux226~0_combout\ <= NOT \cpu1|u0|mcode|Mux226~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux258~0_combout\ <= NOT \cpu1|u0|mcode|Mux258~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux293~0_combout\ <= NOT \cpu1|u0|mcode|Mux293~0_combout\;
\cpu1|u0|ALT_INV_BTR_r~q\ <= NOT \cpu1|u0|BTR_r~q\;
\cpu1|u0|ALT_INV_PC~3_combout\ <= NOT \cpu1|u0|PC~3_combout\;
\cpu1|u0|ALT_INV_PC~2_combout\ <= NOT \cpu1|u0|PC~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux288~1_combout\ <= NOT \cpu1|u0|mcode|Mux288~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux288~0_combout\ <= NOT \cpu1|u0|mcode|Mux288~0_combout\;
\cpu1|u0|ALT_INV_Halt_FF~q\ <= NOT \cpu1|u0|Halt_FF~q\;
\cpu1|u0|ALT_INV_SP[2]~4_combout\ <= NOT \cpu1|u0|SP[2]~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux273~0_combout\ <= NOT \cpu1|u0|mcode|Mux273~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux89~0_combout\ <= NOT \cpu1|u0|mcode|Mux89~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~5_combout\ <= NOT \cpu1|u0|mcode|Mux88~5_combout\;
\cpu1|u0|mcode|ALT_INV_Mux274~2_combout\ <= NOT \cpu1|u0|mcode|Mux274~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux274~1_combout\ <= NOT \cpu1|u0|mcode|Mux274~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux90~0_combout\ <= NOT \cpu1|u0|mcode|Mux90~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~26_combout\ <= NOT \cpu1|u0|alu|Q_t~26_combout\;
\cpu1|u0|ALT_INV_SP[2]~3_combout\ <= NOT \cpu1|u0|SP[2]~3_combout\;
\cpu1|u0|ALT_INV_Equal57~3_combout\ <= NOT \cpu1|u0|Equal57~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux272~2_combout\ <= NOT \cpu1|u0|mcode|Mux272~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux274~0_combout\ <= NOT \cpu1|u0|mcode|Mux274~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux272~1_combout\ <= NOT \cpu1|u0|mcode|Mux272~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux142~0_combout\ <= NOT \cpu1|u0|mcode|Mux142~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux198~1_combout\ <= NOT \cpu1|u0|mcode|Mux198~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~4_combout\ <= NOT \cpu1|u0|mcode|Mux88~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~3_combout\ <= NOT \cpu1|u0|mcode|Mux88~3_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~25_combout\ <= NOT \cpu1|u0|alu|Q_t~25_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~24_combout\ <= NOT \cpu1|u0|alu|Q_t~24_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~23_combout\ <= NOT \cpu1|u0|alu|Q_t~23_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~22_combout\ <= NOT \cpu1|u0|alu|Q_t~22_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~21_combout\ <= NOT \cpu1|u0|alu|Q_t~21_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~20_combout\ <= NOT \cpu1|u0|alu|Q_t~20_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~19_combout\ <= NOT \cpu1|u0|alu|Q_t~19_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~18_combout\ <= NOT \cpu1|u0|alu|Q_t~18_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~2_combout\ <= NOT \cpu1|u0|mcode|Mux88~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~1_combout\ <= NOT \cpu1|u0|mcode|Mux88~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux272~0_combout\ <= NOT \cpu1|u0|mcode|Mux272~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux270~0_combout\ <= NOT \cpu1|u0|mcode|Mux270~0_combout\;
\cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\ <= NOT \cpu1|u0|Save_Mux[0]~4_combout\;
\cpu1|u0|ALT_INV_Save_Mux[0]~3_combout\ <= NOT \cpu1|u0|Save_Mux[0]~3_combout\;
\cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\ <= NOT \cpu1|u0|Save_Mux[7]~2_combout\;
\cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\ <= NOT \cpu1|u0|Save_Mux[7]~1_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~17_combout\ <= NOT \cpu1|u0|alu|Q_t~17_combout\;
\cpu1|u0|ALT_INV_Save_Mux[0]~0_combout\ <= NOT \cpu1|u0|Save_Mux[0]~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux22~0_combout\ <= NOT \cpu1|u0|alu|Mux22~0_combout\;
\cpu1|u0|alu|ALT_INV_Mux15~0_combout\ <= NOT \cpu1|u0|alu|Mux15~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux65~1_combout\ <= NOT \cpu1|u0|mcode|Mux65~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux65~0_combout\ <= NOT \cpu1|u0|mcode|Mux65~0_combout\;
\cpu1|u0|ALT_INV_SP~1_combout\ <= NOT \cpu1|u0|SP~1_combout\;
\cpu1|u0|ALT_INV_SP~0_combout\ <= NOT \cpu1|u0|SP~0_combout\;
\cpu1|u0|ALT_INV_process_2~0_combout\ <= NOT \cpu1|u0|process_2~0_combout\;
\cpu1|u0|ALT_INV_ALU_Op_r\(1) <= NOT \cpu1|u0|ALU_Op_r\(1);
\cpu1|u0|ALT_INV_ALU_Op_r\(2) <= NOT \cpu1|u0|ALU_Op_r\(2);
\cpu1|u0|ALT_INV_ALU_Op_r\(3) <= NOT \cpu1|u0|ALU_Op_r\(3);
\cpu1|u0|ALT_INV_ALU_Op_r\(0) <= NOT \cpu1|u0|ALU_Op_r\(0);
\cpu1|u0|ALT_INV_Auto_Wait_t1~q\ <= NOT \cpu1|u0|Auto_Wait_t1~q\;
\cpu1|u0|ALT_INV_Save_ALU_r~q\ <= NOT \cpu1|u0|Save_ALU_r~q\;
\cpu1|u0|ALT_INV_Read_To_Reg_r\(4) <= NOT \cpu1|u0|Read_To_Reg_r\(4);
\cpu1|u0|ALT_INV_Read_To_Reg_r\(2) <= NOT \cpu1|u0|Read_To_Reg_r\(2);
\cpu1|u0|ALT_INV_Read_To_Reg_r\(3) <= NOT \cpu1|u0|Read_To_Reg_r\(3);
\cpu1|u0|ALT_INV_Read_To_Reg_r\(1) <= NOT \cpu1|u0|Read_To_Reg_r\(1);
\cpu1|u0|ALT_INV_Read_To_Reg_r\(0) <= NOT \cpu1|u0|Read_To_Reg_r\(0);
\ALT_INV_cpuDataIn[3]~2_combout\ <= NOT \cpuDataIn[3]~2_combout\;
\ALT_INV_cpuDataIn[3]~1_combout\ <= NOT \cpuDataIn[3]~1_combout\;
\ALT_INV_n_interface2CS~0_combout\ <= NOT \n_interface2CS~0_combout\;
\ALT_INV_n_interface4CS~0_combout\ <= NOT \n_interface4CS~0_combout\;
\ALT_INV_n_interface1CS~2_combout\ <= NOT \n_interface1CS~2_combout\;
\io2|ALT_INV_dataOut\(0) <= NOT \io2|dataOut\(0);
\io1|ALT_INV_dataOut\(0) <= NOT \io1|dataOut\(0);
\io4|ALT_INV_dataOut\(0) <= NOT \io4|dataOut\(0);
\ALT_INV_cpuDataIn[0]~0_combout\ <= NOT \cpuDataIn[0]~0_combout\;
\sd1|ALT_INV_dout\(0) <= NOT \sd1|dout\(0);
\MemoryManagement|ALT_INV_Mux6~0_combout\ <= NOT \MemoryManagement|Mux6~0_combout\;
\ALT_INV_n_sdCardCS~0_combout\ <= NOT \n_sdCardCS~0_combout\;
\ALT_INV_n_interface1CS~1_combout\ <= NOT \n_interface1CS~1_combout\;
\ALT_INV_n_ioRD~0_combout\ <= NOT \n_ioRD~0_combout\;
\cpu1|ALT_INV_IORQ_n~q\ <= NOT \cpu1|IORQ_n~q\;
\sd1|ALT_INV_ctl_led~0_combout\ <= NOT \sd1|ctl_led~0_combout\;
\sd1|ALT_INV_init_busy~q\ <= NOT \sd1|init_busy~q\;
\sd1|ALT_INV_block_busy~q\ <= NOT \sd1|block_busy~q\;
\sd1|ALT_INV_LessThan1~1_combout\ <= NOT \sd1|LessThan1~1_combout\;
\sd1|ALT_INV_LessThan1~0_combout\ <= NOT \sd1|LessThan1~0_combout\;
\sd1|ALT_INV_led_on_count\(4) <= NOT \sd1|led_on_count\(4);
\sd1|ALT_INV_led_on_count\(5) <= NOT \sd1|led_on_count\(5);
\sd1|ALT_INV_led_on_count\(6) <= NOT \sd1|led_on_count\(6);
\sd1|ALT_INV_led_on_count\(7) <= NOT \sd1|led_on_count\(7);
\sd1|ALT_INV_led_on_count\(0) <= NOT \sd1|led_on_count\(0);
\sd1|ALT_INV_led_on_count\(1) <= NOT \sd1|led_on_count\(1);
\sd1|ALT_INV_led_on_count\(2) <= NOT \sd1|led_on_count\(2);
\sd1|ALT_INV_led_on_count\(3) <= NOT \sd1|led_on_count\(3);
\sd1|ALT_INV_data_sig[7]~1_combout\ <= NOT \sd1|data_sig[7]~1_combout\;
\sd1|ALT_INV_fsm~0_combout\ <= NOT \sd1|fsm~0_combout\;
\sd1|ALT_INV_sd_write_flag~q\ <= NOT \sd1|sd_write_flag~q\;
\sd1|ALT_INV_host_write_flag~q\ <= NOT \sd1|host_write_flag~q\;
\sd1|ALT_INV_Equal11~0_combout\ <= NOT \sd1|Equal11~0_combout\;
\sd1|ALT_INV_data_sig[2]~0_combout\ <= NOT \sd1|data_sig[2]~0_combout\;
\sd1|ALT_INV_sd_write_flag~0_combout\ <= NOT \sd1|sd_write_flag~0_combout\;
\sd1|ALT_INV_Equal12~0_combout\ <= NOT \sd1|Equal12~0_combout\;
\sd1|ALT_INV_fsm:byte_counter[6]~q\ <= NOT \sd1|fsm:byte_counter[6]~q\;
\sd1|ALT_INV_fsm:byte_counter[5]~q\ <= NOT \sd1|fsm:byte_counter[5]~q\;
\sd1|ALT_INV_fsm:byte_counter[4]~q\ <= NOT \sd1|fsm:byte_counter[4]~q\;
\sd1|ALT_INV_fsm:byte_counter[3]~q\ <= NOT \sd1|fsm:byte_counter[3]~q\;
\sd1|ALT_INV_fsm:byte_counter[2]~q\ <= NOT \sd1|fsm:byte_counter[2]~q\;
\sd1|ALT_INV_fsm:byte_counter[8]~q\ <= NOT \sd1|fsm:byte_counter[8]~q\;
\sd1|ALT_INV_fsm:byte_counter[7]~q\ <= NOT \sd1|fsm:byte_counter[7]~q\;
\sd1|ALT_INV_fsm:byte_counter[9]~q\ <= NOT \sd1|fsm:byte_counter[9]~q\;
\sd1|ALT_INV_fsm:byte_counter[0]~q\ <= NOT \sd1|fsm:byte_counter[0]~q\;
\sd1|ALT_INV_fsm:byte_counter[1]~q\ <= NOT \sd1|fsm:byte_counter[1]~q\;
\sd1|ALT_INV_state.write_block_data~q\ <= NOT \sd1|state.write_block_data~q\;
\sd1|ALT_INV_din_latched\(7) <= NOT \sd1|din_latched\(7);
\sd1|ALT_INV_data_sig\(6) <= NOT \sd1|data_sig\(6);
\sd1|ALT_INV_bit_counter~0_combout\ <= NOT \sd1|bit_counter~0_combout\;
\sd1|ALT_INV_WideOr28~2_combout\ <= NOT \sd1|WideOr28~2_combout\;
\sd1|ALT_INV_WideOr28~1_combout\ <= NOT \sd1|WideOr28~1_combout\;
\sd1|ALT_INV_state.acmd41~q\ <= NOT \sd1|state.acmd41~q\;
\sd1|ALT_INV_state.cmd0~q\ <= NOT \sd1|state.cmd0~q\;
\sd1|ALT_INV_state.cmd55~q\ <= NOT \sd1|state.cmd55~q\;
\sd1|ALT_INV_state.cmd8~q\ <= NOT \sd1|state.cmd8~q\;
\sd1|ALT_INV_WideOr28~0_combout\ <= NOT \sd1|WideOr28~0_combout\;
\sd1|ALT_INV_state.cmd58~q\ <= NOT \sd1|state.cmd58~q\;
\sd1|ALT_INV_state.read_block_cmd~q\ <= NOT \sd1|state.read_block_cmd~q\;
\sd1|ALT_INV_cmd_out\(54) <= NOT \sd1|cmd_out\(54);
\sd1|ALT_INV_state.write_block_cmd~q\ <= NOT \sd1|state.write_block_cmd~q\;
\sd1|ALT_INV_state.write_block_init~q\ <= NOT \sd1|state.write_block_init~q\;
\sd1|ALT_INV_Selector2~1_combout\ <= NOT \sd1|Selector2~1_combout\;
\sd1|ALT_INV_Selector99~1_combout\ <= NOT \sd1|Selector99~1_combout\;
\sd1|ALT_INV_WideOr29~0_combout\ <= NOT \sd1|WideOr29~0_combout\;
\sd1|ALT_INV_state.send_regreq~q\ <= NOT \sd1|state.send_regreq~q\;
\sd1|ALT_INV_state.send_cmd~q\ <= NOT \sd1|state.send_cmd~q\;
\sd1|ALT_INV_state.write_block_byte~q\ <= NOT \sd1|state.write_block_byte~q\;
\sd1|ALT_INV_Selector99~0_combout\ <= NOT \sd1|Selector99~0_combout\;
\sd1|ALT_INV_Selector77~0_combout\ <= NOT \sd1|Selector77~0_combout\;
\sd1|ALT_INV_state.receive_byte_wait~q\ <= NOT \sd1|state.receive_byte_wait~q\;
\sd1|ALT_INV_state.receive_ocr_wait~q\ <= NOT \sd1|state.receive_ocr_wait~q\;
\sd1|ALT_INV_state.read_block_wait~q\ <= NOT \sd1|state.read_block_wait~q\;
\sd1|ALT_INV_state.write_block_wait~q\ <= NOT \sd1|state.write_block_wait~q\;
\sd1|ALT_INV_Equal10~2_combout\ <= NOT \sd1|Equal10~2_combout\;
\sd1|ALT_INV_Equal10~1_combout\ <= NOT \sd1|Equal10~1_combout\;
\sd1|ALT_INV_fsm:bit_counter[7]~q\ <= NOT \sd1|fsm:bit_counter[7]~q\;
\sd1|ALT_INV_fsm:bit_counter[6]~q\ <= NOT \sd1|fsm:bit_counter[6]~q\;
\sd1|ALT_INV_Equal10~0_combout\ <= NOT \sd1|Equal10~0_combout\;
\sd1|ALT_INV_fsm:bit_counter[5]~q\ <= NOT \sd1|fsm:bit_counter[5]~q\;
\sd1|ALT_INV_fsm:bit_counter[4]~q\ <= NOT \sd1|fsm:bit_counter[4]~q\;
\sd1|ALT_INV_fsm:bit_counter[3]~q\ <= NOT \sd1|fsm:bit_counter[3]~q\;
\sd1|ALT_INV_fsm:bit_counter[2]~q\ <= NOT \sd1|fsm:bit_counter[2]~q\;
\sd1|ALT_INV_fsm:bit_counter[1]~q\ <= NOT \sd1|fsm:bit_counter[1]~q\;
\sd1|ALT_INV_fsm:bit_counter[0]~q\ <= NOT \sd1|fsm:bit_counter[0]~q\;
\sd1|ALT_INV_state.init~q\ <= NOT \sd1|state.init~q\;
\sd1|ALT_INV_Selector2~0_combout\ <= NOT \sd1|Selector2~0_combout\;
\sd1|ALT_INV_state.idle~q\ <= NOT \sd1|state.idle~q\;
\sd1|ALT_INV_state.rst~q\ <= NOT \sd1|state.rst~q\;
\sd1|ALT_INV_state.receive_byte~q\ <= NOT \sd1|state.receive_byte~q\;
\io2|ALT_INV_charScanLine[3]~1_combout\ <= NOT \io2|charScanLine[3]~1_combout\;
\io2|ALT_INV_charScanLine[3]~0_combout\ <= NOT \io2|charScanLine[3]~0_combout\;
\io2|ALT_INV_videoR1~1_combout\ <= NOT \io2|videoR1~1_combout\;
\io2|ALT_INV_videoR1~0_combout\ <= NOT \io2|videoR1~0_combout\;
\io2|ALT_INV_videoR0~8_combout\ <= NOT \io2|videoR0~8_combout\;
\io2|ALT_INV_pixelClockCount\(0) <= NOT \io2|pixelClockCount\(0);
\io2|ALT_INV_videoR0~6_combout\ <= NOT \io2|videoR0~6_combout\;
\io2|ALT_INV_videoR0~5_combout\ <= NOT \io2|videoR0~5_combout\;
\io2|ALT_INV_videoR0~4_combout\ <= NOT \io2|videoR0~4_combout\;
\io2|ALT_INV_videoR0~3_combout\ <= NOT \io2|videoR0~3_combout\;
\io2|ALT_INV_videoR0~2_combout\ <= NOT \io2|videoR0~2_combout\;
\io2|ALT_INV_screen_render~8_combout\ <= NOT \io2|screen_render~8_combout\;
\io2|ALT_INV_screen_render~7_combout\ <= NOT \io2|screen_render~7_combout\;
\io2|ALT_INV_screen_render~6_combout\ <= NOT \io2|screen_render~6_combout\;
\io2|ALT_INV_screen_render~5_combout\ <= NOT \io2|screen_render~5_combout\;
\io2|ALT_INV_screen_render~4_combout\ <= NOT \io2|screen_render~4_combout\;
\io2|ALT_INV_charVert\(4) <= NOT \io2|charVert\(4);
\io2|ALT_INV_cursorVert\(4) <= NOT \io2|cursorVert\(4);
\io2|ALT_INV_charVert\(3) <= NOT \io2|charVert\(3);
\io2|ALT_INV_cursorVert\(3) <= NOT \io2|cursorVert\(3);
\io2|ALT_INV_screen_render~3_combout\ <= NOT \io2|screen_render~3_combout\;
\io2|ALT_INV_charVert\(1) <= NOT \io2|charVert\(1);
\io2|ALT_INV_cursorVert\(1) <= NOT \io2|cursorVert\(1);
\io2|ALT_INV_charVert\(0) <= NOT \io2|charVert\(0);
\io2|ALT_INV_cursorVert\(0) <= NOT \io2|cursorVert\(0);
\io2|ALT_INV_cursorOn~q\ <= NOT \io2|cursorOn~q\;
\io2|ALT_INV_cursorHoriz\(0) <= NOT \io2|cursorHoriz\(0);
\io2|ALT_INV_screen_render~2_combout\ <= NOT \io2|screen_render~2_combout\;
\io2|ALT_INV_cursorHoriz\(2) <= NOT \io2|cursorHoriz\(2);
\io2|ALT_INV_cursorHoriz\(1) <= NOT \io2|cursorHoriz\(1);
\io2|ALT_INV_cursorHoriz\(3) <= NOT \io2|cursorHoriz\(3);
\io2|ALT_INV_screen_render~1_combout\ <= NOT \io2|screen_render~1_combout\;
\io2|ALT_INV_cursorHoriz\(5) <= NOT \io2|cursorHoriz\(5);
\io2|ALT_INV_cursorHoriz\(4) <= NOT \io2|cursorHoriz\(4);
\io2|ALT_INV_cursorHoriz\(6) <= NOT \io2|cursorHoriz\(6);
\io2|ALT_INV_charVert\(2) <= NOT \io2|charVert\(2);
\io2|ALT_INV_cursorVert\(2) <= NOT \io2|cursorVert\(2);
\io2|ALT_INV_Equal3~0_combout\ <= NOT \io2|Equal3~0_combout\;
\io2|ALT_INV_charScanLine\(1) <= NOT \io2|charScanLine\(1);
\io2|ALT_INV_charScanLine\(0) <= NOT \io2|charScanLine\(0);
\io2|ALT_INV_charScanLine\(2) <= NOT \io2|charScanLine\(2);
\io2|ALT_INV_charScanLine\(3) <= NOT \io2|charScanLine\(3);
\io2|ALT_INV_screen_render~0_combout\ <= NOT \io2|screen_render~0_combout\;
\io2|ALT_INV_hActive~q\ <= NOT \io2|hActive~q\;
\io2|ALT_INV_vActive~q\ <= NOT \io2|vActive~q\;
\io2|ALT_INV_videoR0~1_combout\ <= NOT \io2|videoR0~1_combout\;
\io2|ALT_INV_videoR0~0_combout\ <= NOT \io2|videoR0~0_combout\;
\io4|ALT_INV_n_rts~5_combout\ <= NOT \io4|n_rts~5_combout\;
\io4|ALT_INV_n_rts~4_combout\ <= NOT \io4|n_rts~4_combout\;
\io4|ALT_INV_Add0~1_combout\ <= NOT \io4|Add0~1_combout\;
\io4|ALT_INV_n_rts~3_combout\ <= NOT \io4|n_rts~3_combout\;
\io4|ALT_INV_n_rts~2_combout\ <= NOT \io4|n_rts~2_combout\;
\io4|ALT_INV_n_rts~1_combout\ <= NOT \io4|n_rts~1_combout\;
\io4|ALT_INV_n_rts~0_combout\ <= NOT \io4|n_rts~0_combout\;
\io4|ALT_INV_LessThan0~1_combout\ <= NOT \io4|LessThan0~1_combout\;
\io4|ALT_INV_LessThan0~0_combout\ <= NOT \io4|LessThan0~0_combout\;
\io4|ALT_INV_rxInPointer\(2) <= NOT \io4|rxInPointer\(2);
\io4|ALT_INV_rxReadPointer\(2) <= NOT \io4|rxReadPointer\(2);
\io4|ALT_INV_rxInPointer\(1) <= NOT \io4|rxInPointer\(1);
\io4|ALT_INV_rxReadPointer\(1) <= NOT \io4|rxReadPointer\(1);
\io4|ALT_INV_rxReadPointer\(0) <= NOT \io4|rxReadPointer\(0);
\io4|ALT_INV_rxInPointer\(0) <= NOT \io4|rxInPointer\(0);
\io4|ALT_INV_rxReadPointer\(4) <= NOT \io4|rxReadPointer\(4);
\io4|ALT_INV_rxInPointer\(3) <= NOT \io4|rxInPointer\(3);
\io4|ALT_INV_rxReadPointer\(3) <= NOT \io4|rxReadPointer\(3);
\io4|ALT_INV_Add0~0_combout\ <= NOT \io4|Add0~0_combout\;
\io4|ALT_INV_controlReg\(6) <= NOT \io4|controlReg\(6);
\io4|ALT_INV_controlReg\(5) <= NOT \io4|controlReg\(5);
\io4|ALT_INV_txd~1_combout\ <= NOT \io4|txd~1_combout\;
\io4|ALT_INV_txd~0_combout\ <= NOT \io4|txd~0_combout\;
\io4|ALT_INV_txBitCount\(0) <= NOT \io4|txBitCount\(0);
\io4|ALT_INV_txBitCount\(1) <= NOT \io4|txBitCount\(1);
\io4|ALT_INV_txBitCount\(2) <= NOT \io4|txBitCount\(2);
\io4|ALT_INV_txBitCount\(3) <= NOT \io4|txBitCount\(3);
\io4|ALT_INV_txBuffer\(0) <= NOT \io4|txBuffer\(0);
\io4|ALT_INV_txByteWritten~q\ <= NOT \io4|txByteWritten~q\;
\io4|ALT_INV_txByteSent~q\ <= NOT \io4|txByteSent~q\;
\io4|ALT_INV_Selector25~0_combout\ <= NOT \io4|Selector25~0_combout\;
\io4|ALT_INV_Equal7~0_combout\ <= NOT \io4|Equal7~0_combout\;
\io4|ALT_INV_txClockCount\(0) <= NOT \io4|txClockCount\(0);
\io4|ALT_INV_txClockCount\(1) <= NOT \io4|txClockCount\(1);
\io4|ALT_INV_txClockCount\(2) <= NOT \io4|txClockCount\(2);
\io4|ALT_INV_txClockCount\(3) <= NOT \io4|txClockCount\(3);
\io4|ALT_INV_txClockCount\(4) <= NOT \io4|txClockCount\(4);
\io4|ALT_INV_txClockCount\(5) <= NOT \io4|txClockCount\(5);
\io4|ALT_INV_txState.dataBit~q\ <= NOT \io4|txState.dataBit~q\;
\io4|ALT_INV_txState.idle~q\ <= NOT \io4|txState.idle~q\;
\io1|ALT_INV_n_rts~5_combout\ <= NOT \io1|n_rts~5_combout\;
\io1|ALT_INV_n_rts~4_combout\ <= NOT \io1|n_rts~4_combout\;
\io1|ALT_INV_Add0~1_combout\ <= NOT \io1|Add0~1_combout\;
\io1|ALT_INV_n_rts~3_combout\ <= NOT \io1|n_rts~3_combout\;
\io1|ALT_INV_n_rts~2_combout\ <= NOT \io1|n_rts~2_combout\;
\io1|ALT_INV_n_rts~1_combout\ <= NOT \io1|n_rts~1_combout\;
\io1|ALT_INV_n_rts~0_combout\ <= NOT \io1|n_rts~0_combout\;
\io1|ALT_INV_LessThan0~1_combout\ <= NOT \io1|LessThan0~1_combout\;
\io1|ALT_INV_LessThan0~0_combout\ <= NOT \io1|LessThan0~0_combout\;
\io1|ALT_INV_rxInPointer\(2) <= NOT \io1|rxInPointer\(2);
\io1|ALT_INV_rxReadPointer\(2) <= NOT \io1|rxReadPointer\(2);
\io1|ALT_INV_rxInPointer\(1) <= NOT \io1|rxInPointer\(1);
\io1|ALT_INV_rxReadPointer\(1) <= NOT \io1|rxReadPointer\(1);
\io1|ALT_INV_rxReadPointer\(0) <= NOT \io1|rxReadPointer\(0);
\io1|ALT_INV_rxInPointer\(0) <= NOT \io1|rxInPointer\(0);
\io1|ALT_INV_rxReadPointer\(4) <= NOT \io1|rxReadPointer\(4);
\io1|ALT_INV_rxInPointer\(3) <= NOT \io1|rxInPointer\(3);
\io1|ALT_INV_rxReadPointer\(3) <= NOT \io1|rxReadPointer\(3);
\io1|ALT_INV_Add0~0_combout\ <= NOT \io1|Add0~0_combout\;
\io1|ALT_INV_controlReg\(6) <= NOT \io1|controlReg\(6);
\io1|ALT_INV_controlReg\(5) <= NOT \io1|controlReg\(5);
\io1|ALT_INV_txd~1_combout\ <= NOT \io1|txd~1_combout\;
\io1|ALT_INV_txd~0_combout\ <= NOT \io1|txd~0_combout\;
\io1|ALT_INV_Equal7~0_combout\ <= NOT \io1|Equal7~0_combout\;
\io1|ALT_INV_txClockCount\(0) <= NOT \io1|txClockCount\(0);
\io1|ALT_INV_txClockCount\(1) <= NOT \io1|txClockCount\(1);
\io1|ALT_INV_txClockCount\(2) <= NOT \io1|txClockCount\(2);
\io1|ALT_INV_txClockCount\(3) <= NOT \io1|txClockCount\(3);
\io1|ALT_INV_txClockCount\(4) <= NOT \io1|txClockCount\(4);
\io1|ALT_INV_txClockCount\(5) <= NOT \io1|txClockCount\(5);
\io1|ALT_INV_txState.dataBit~q\ <= NOT \io1|txState.dataBit~q\;
\io1|ALT_INV_Equal8~0_combout\ <= NOT \io1|Equal8~0_combout\;
\io1|ALT_INV_txBitCount\(0) <= NOT \io1|txBitCount\(0);
\io1|ALT_INV_txBitCount\(1) <= NOT \io1|txBitCount\(1);
\io1|ALT_INV_txBitCount\(2) <= NOT \io1|txBitCount\(2);
\io1|ALT_INV_txBitCount\(3) <= NOT \io1|txBitCount\(3);
\io1|ALT_INV_txBuffer\(0) <= NOT \io1|txBuffer\(0);
\io1|ALT_INV_txClockCount[4]~0_combout\ <= NOT \io1|txClockCount[4]~0_combout\;
\io1|ALT_INV_txByteWritten~q\ <= NOT \io1|txByteWritten~q\;
\io1|ALT_INV_txByteSent~q\ <= NOT \io1|txByteSent~q\;
\io1|ALT_INV_txState.idle~q\ <= NOT \io1|txState.idle~q\;
\io2|ALT_INV_process_2~0_combout\ <= NOT \io2|process_2~0_combout\;
\ALT_INV_n_RomActive~0_combout\ <= NOT \n_RomActive~0_combout\;
\ALT_INV_n_interface1CS~0_combout\ <= NOT \n_interface1CS~0_combout\;
\brg1|ALT_INV_process_1~0_combout\ <= NOT \brg1|process_1~0_combout\;
\cpu1|ALT_INV_MREQ_n~0_combout\ <= NOT \cpu1|MREQ_n~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux298~3_combout\ <= NOT \cpu1|u0|mcode|Mux298~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux298~2_combout\ <= NOT \cpu1|u0|mcode|Mux298~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux298~1_combout\ <= NOT \cpu1|u0|mcode|Mux298~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux298~0_combout\ <= NOT \cpu1|u0|mcode|Mux298~0_combout\;
\cpu1|ALT_INV_process_0~6_combout\ <= NOT \cpu1|process_0~6_combout\;
\cpu1|ALT_INV_process_0~5_combout\ <= NOT \cpu1|process_0~5_combout\;
\cpu1|ALT_INV_process_0~4_combout\ <= NOT \cpu1|process_0~4_combout\;
\cpu1|ALT_INV_process_0~3_combout\ <= NOT \cpu1|process_0~3_combout\;
\cpu1|u0|mcode|ALT_INV_Mux62~0_combout\ <= NOT \cpu1|u0|mcode|Mux62~0_combout\;
\cpu1|ALT_INV_process_0~2_combout\ <= NOT \cpu1|process_0~2_combout\;
\cpu1|ALT_INV_process_0~1_combout\ <= NOT \cpu1|process_0~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux100~1_combout\ <= NOT \cpu1|u0|mcode|Mux100~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux100~0_combout\ <= NOT \cpu1|u0|mcode|Mux100~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux278~0_combout\ <= NOT \cpu1|u0|mcode|Mux278~0_combout\;
\cpu1|ALT_INV_process_0~0_combout\ <= NOT \cpu1|process_0~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux43~0_combout\ <= NOT \cpu1|u0|mcode|Mux43~0_combout\;
\cpu1|u0|ALT_INV_Equal57~2_combout\ <= NOT \cpu1|u0|Equal57~2_combout\;
\cpu1|ALT_INV_WR_n~0_combout\ <= NOT \cpu1|WR_n~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux262~1_combout\ <= NOT \cpu1|u0|mcode|Mux262~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux78~4_combout\ <= NOT \cpu1|u0|mcode|Mux78~4_combout\;
\cpu1|u0|mcode|ALT_INV_Mux78~3_combout\ <= NOT \cpu1|u0|mcode|Mux78~3_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~16_combout\ <= NOT \cpu1|u0|alu|Q_t~16_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~15_combout\ <= NOT \cpu1|u0|alu|Q_t~15_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~14_combout\ <= NOT \cpu1|u0|alu|Q_t~14_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~13_combout\ <= NOT \cpu1|u0|alu|Q_t~13_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~12_combout\ <= NOT \cpu1|u0|alu|Q_t~12_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~11_combout\ <= NOT \cpu1|u0|alu|Q_t~11_combout\;
\cpu1|u0|mcode|ALT_INV_Mux78~2_combout\ <= NOT \cpu1|u0|mcode|Mux78~2_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~10_combout\ <= NOT \cpu1|u0|alu|Q_t~10_combout\;
\cpu1|u0|mcode|ALT_INV_Mux88~0_combout\ <= NOT \cpu1|u0|mcode|Mux88~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux45~2_combout\ <= NOT \cpu1|u0|mcode|Mux45~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux78~1_combout\ <= NOT \cpu1|u0|mcode|Mux78~1_combout\;
\cpu1|u0|mcode|ALT_INV_Mux78~0_combout\ <= NOT \cpu1|u0|mcode|Mux78~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux131~1_combout\ <= NOT \cpu1|u0|mcode|Mux131~1_combout\;
\cpu1|u0|alu|ALT_INV_Mux7~2_combout\ <= NOT \cpu1|u0|alu|Mux7~2_combout\;
\cpu1|u0|mcode|ALT_INV_Mux262~0_combout\ <= NOT \cpu1|u0|mcode|Mux262~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux231~0_combout\ <= NOT \cpu1|u0|mcode|Mux231~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux222~0_combout\ <= NOT \cpu1|u0|mcode|Mux222~0_combout\;
\cpu1|u0|mcode|ALT_INV_Mux253~0_combout\ <= NOT \cpu1|u0|mcode|Mux253~0_combout\;
\cpu1|u0|alu|ALT_INV_Q_t~9_combout\ <= NOT \cpu1|u0|alu|Q_t~9_combout\;
\cpu1|u0|ALT_INV_Equal57~1_combout\ <= NOT \cpu1|u0|Equal57~1_combout\;
\cpu1|u0|ALT_INV_DO\(4) <= NOT \cpu1|u0|DO\(4);
\cpu1|u0|ALT_INV_DO\(3) <= NOT \cpu1|u0|DO\(3);
\cpu1|u0|ALT_INV_DO\(2) <= NOT \cpu1|u0|DO\(2);
\cpu1|u0|ALT_INV_DO\(1) <= NOT \cpu1|u0|DO\(1);
\cpu1|u0|ALT_INV_I\(7) <= NOT \cpu1|u0|I\(7);
\cpu1|u0|Regs|ALT_INV_Mux32~9_combout\ <= NOT \cpu1|u0|Regs|Mux32~9_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(7) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(7);
\cpu1|u0|ALT_INV_A~46_combout\ <= NOT \cpu1|u0|A~46_combout\;
\cpu1|u0|ALT_INV_PC\(15) <= NOT \cpu1|u0|PC\(15);
\cpu1|u0|ALT_INV_SP\(15) <= NOT \cpu1|u0|SP\(15);
\cpu1|u0|ALT_INV_ACC\(7) <= NOT \cpu1|u0|ACC\(7);
\cpu1|u0|ALT_INV_I\(6) <= NOT \cpu1|u0|I\(6);
\cpu1|u0|Regs|ALT_INV_Mux32~8_combout\ <= NOT \cpu1|u0|Regs|Mux32~8_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(8) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(8);
\cpu1|u0|ALT_INV_A~44_combout\ <= NOT \cpu1|u0|A~44_combout\;
\cpu1|u0|ALT_INV_PC\(14) <= NOT \cpu1|u0|PC\(14);
\cpu1|u0|ALT_INV_SP\(14) <= NOT \cpu1|u0|SP\(14);
\cpu1|u0|ALT_INV_ACC\(6) <= NOT \cpu1|u0|ACC\(6);
\MemoryManagement|ALT_INV_cpu_entry_select\(0) <= NOT \MemoryManagement|cpu_entry_select\(0);
\MemoryManagement|ALT_INV_cpu_entry_select\(1) <= NOT \MemoryManagement|cpu_entry_select\(1);
\cpu1|u0|ALT_INV_DO\(0) <= NOT \cpu1|u0|DO\(0);
\cpu1|u0|ALT_INV_I\(5) <= NOT \cpu1|u0|I\(5);
\cpu1|u0|Regs|ALT_INV_Mux32~7_combout\ <= NOT \cpu1|u0|Regs|Mux32~7_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(9) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(9);
\cpu1|u0|ALT_INV_A~42_combout\ <= NOT \cpu1|u0|A~42_combout\;
\cpu1|u0|ALT_INV_PC\(13) <= NOT \cpu1|u0|PC\(13);
\cpu1|u0|ALT_INV_SP\(13) <= NOT \cpu1|u0|SP\(13);
\cpu1|u0|ALT_INV_ACC\(5) <= NOT \cpu1|u0|ACC\(5);
\cpu1|u0|ALT_INV_I\(4) <= NOT \cpu1|u0|I\(4);
\cpu1|u0|Regs|ALT_INV_Mux32~6_combout\ <= NOT \cpu1|u0|Regs|Mux32~6_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(10) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(10);
\cpu1|u0|ALT_INV_A~40_combout\ <= NOT \cpu1|u0|A~40_combout\;
\cpu1|u0|ALT_INV_PC\(12) <= NOT \cpu1|u0|PC\(12);
\cpu1|u0|ALT_INV_SP\(12) <= NOT \cpu1|u0|SP\(12);
\cpu1|u0|ALT_INV_ACC\(4) <= NOT \cpu1|u0|ACC\(4);
\cpu1|u0|ALT_INV_I\(3) <= NOT \cpu1|u0|I\(3);
\cpu1|u0|Regs|ALT_INV_Mux32~5_combout\ <= NOT \cpu1|u0|Regs|Mux32~5_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(11) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(11);
\cpu1|u0|ALT_INV_A~38_combout\ <= NOT \cpu1|u0|A~38_combout\;
\cpu1|u0|ALT_INV_PC\(11) <= NOT \cpu1|u0|PC\(11);
\cpu1|u0|ALT_INV_SP\(11) <= NOT \cpu1|u0|SP\(11);
\cpu1|u0|ALT_INV_ACC\(3) <= NOT \cpu1|u0|ACC\(3);
\cpu1|u0|ALT_INV_I\(2) <= NOT \cpu1|u0|I\(2);
\cpu1|u0|Regs|ALT_INV_Mux32~4_combout\ <= NOT \cpu1|u0|Regs|Mux32~4_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(12) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(12);
\cpu1|u0|ALT_INV_A~36_combout\ <= NOT \cpu1|u0|A~36_combout\;
\cpu1|u0|ALT_INV_PC\(10) <= NOT \cpu1|u0|PC\(10);
\cpu1|u0|ALT_INV_SP\(10) <= NOT \cpu1|u0|SP\(10);
\cpu1|u0|ALT_INV_ACC\(2) <= NOT \cpu1|u0|ACC\(2);
\cpu1|u0|ALT_INV_I\(1) <= NOT \cpu1|u0|I\(1);
\cpu1|u0|Regs|ALT_INV_Mux32~3_combout\ <= NOT \cpu1|u0|Regs|Mux32~3_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(13) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(13);
\cpu1|u0|ALT_INV_A~34_combout\ <= NOT \cpu1|u0|A~34_combout\;
\cpu1|u0|ALT_INV_PC\(9) <= NOT \cpu1|u0|PC\(9);
\cpu1|u0|ALT_INV_SP\(9) <= NOT \cpu1|u0|SP\(9);
\cpu1|u0|ALT_INV_ACC\(1) <= NOT \cpu1|u0|ACC\(1);
\cpu1|u0|ALT_INV_A[14]~32_combout\ <= NOT \cpu1|u0|A[14]~32_combout\;
\cpu1|u0|ALT_INV_I\(0) <= NOT \cpu1|u0|I\(0);
\cpu1|u0|ALT_INV_A[14]~30_combout\ <= NOT \cpu1|u0|A[14]~30_combout\;
\cpu1|u0|ALT_INV_A[14]~29_combout\ <= NOT \cpu1|u0|A[14]~29_combout\;
\cpu1|u0|ALT_INV_A[14]~28_combout\ <= NOT \cpu1|u0|A[14]~28_combout\;
\cpu1|u0|ALT_INV_A[14]~27_combout\ <= NOT \cpu1|u0|A[14]~27_combout\;
\cpu1|u0|ALT_INV_A[14]~26_combout\ <= NOT \cpu1|u0|A[14]~26_combout\;
\cpu1|u0|mcode|ALT_INV_Mux260~2_combout\ <= NOT \cpu1|u0|mcode|Mux260~2_combout\;
\cpu1|u0|ALT_INV_A[7]~25_combout\ <= NOT \cpu1|u0|A[7]~25_combout\;
\cpu1|u0|Regs|ALT_INV_Mux32~2_combout\ <= NOT \cpu1|u0|Regs|Mux32~2_combout\;
\cpu1|u0|Regs|ALT_INV_Mux32~1_combout\ <= NOT \cpu1|u0|Regs|Mux32~1_combout\;
\cpu1|u0|Regs|ALT_INV_Mux32~0_combout\ <= NOT \cpu1|u0|Regs|Mux32~0_combout\;
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(2) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(2);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(1) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(1);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(0) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(0);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(6) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(6);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(5) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(5);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(4) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(4);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(3) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(3);
\cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(14) <= NOT \cpu1|u0|Regs|RegsH_rtl_0_bypass\(14);
\cpu1|u0|ALT_INV_A~24_combout\ <= NOT \cpu1|u0|A~24_combout\;
\cpu1|u0|ALT_INV_PC\(8) <= NOT \cpu1|u0|PC\(8);
\cpu1|u0|ALT_INV_SP\(8) <= NOT \cpu1|u0|SP\(8);
\cpu1|u0|ALT_INV_ACC\(0) <= NOT \cpu1|u0|ACC\(0);
\cpu1|u0|ALT_INV_TmpAddr\(7) <= NOT \cpu1|u0|TmpAddr\(7);
\cpu1|u0|ALT_INV_R\(7) <= NOT \cpu1|u0|R\(7);
\cpu1|u0|Regs|ALT_INV_Mux40~9_combout\ <= NOT \cpu1|u0|Regs|Mux40~9_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(7) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(7);
\cpu1|u0|ALT_INV_A~22_combout\ <= NOT \cpu1|u0|A~22_combout\;
\cpu1|u0|ALT_INV_PC\(7) <= NOT \cpu1|u0|PC\(7);
\cpu1|u0|ALT_INV_SP\(7) <= NOT \cpu1|u0|SP\(7);
\cpu1|ALT_INV_DI_Reg\(7) <= NOT \cpu1|DI_Reg\(7);
\cpu1|u0|ALT_INV_TmpAddr\(6) <= NOT \cpu1|u0|TmpAddr\(6);
\cpu1|u0|Regs|ALT_INV_Mux40~8_combout\ <= NOT \cpu1|u0|Regs|Mux40~8_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(8) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(8);
\cpu1|u0|ALT_INV_A~20_combout\ <= NOT \cpu1|u0|A~20_combout\;
\cpu1|u0|ALT_INV_PC\(6) <= NOT \cpu1|u0|PC\(6);
\cpu1|u0|ALT_INV_SP\(6) <= NOT \cpu1|u0|SP\(6);
\cpu1|ALT_INV_DI_Reg\(6) <= NOT \cpu1|DI_Reg\(6);
\cpu1|u0|ALT_INV_TmpAddr\(5) <= NOT \cpu1|u0|TmpAddr\(5);
\cpu1|u0|Regs|ALT_INV_Mux40~7_combout\ <= NOT \cpu1|u0|Regs|Mux40~7_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(9) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(9);
\cpu1|u0|ALT_INV_A~18_combout\ <= NOT \cpu1|u0|A~18_combout\;
\cpu1|u0|ALT_INV_PC\(5) <= NOT \cpu1|u0|PC\(5);
\cpu1|u0|ALT_INV_SP\(5) <= NOT \cpu1|u0|SP\(5);
\cpu1|ALT_INV_DI_Reg\(5) <= NOT \cpu1|DI_Reg\(5);
\cpu1|u0|ALT_INV_TmpAddr\(4) <= NOT \cpu1|u0|TmpAddr\(4);
\cpu1|u0|Regs|ALT_INV_Mux40~6_combout\ <= NOT \cpu1|u0|Regs|Mux40~6_combout\;
\cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(10) <= NOT \cpu1|u0|Regs|RegsL_rtl_0_bypass\(10);
\cpu1|u0|ALT_INV_A~16_combout\ <= NOT \cpu1|u0|A~16_combout\;
\cpu1|u0|ALT_INV_PC\(4) <= NOT \cpu1|u0|PC\(4);
\cpu1|u0|ALT_INV_SP\(4) <= NOT \cpu1|u0|SP\(4);
\cpu1|ALT_INV_DI_Reg\(4) <= NOT \cpu1|DI_Reg\(4);

-- Location: IOOBUF_X0_Y21_N22
\sramAddress[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(0),
	devoe => ww_devoe,
	o => ww_sramAddress(0));

-- Location: IOOBUF_X0_Y20_N56
\sramAddress[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(1),
	devoe => ww_devoe,
	o => ww_sramAddress(1));

-- Location: IOOBUF_X0_Y19_N56
\sramAddress[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(2),
	devoe => ww_devoe,
	o => ww_sramAddress(2));

-- Location: IOOBUF_X0_Y19_N22
\sramAddress[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(3),
	devoe => ww_devoe,
	o => ww_sramAddress(3));

-- Location: IOOBUF_X0_Y18_N45
\sramAddress[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(4),
	devoe => ww_devoe,
	o => ww_sramAddress(4));

-- Location: IOOBUF_X0_Y18_N62
\sramAddress[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(5),
	devoe => ww_devoe,
	o => ww_sramAddress(5));

-- Location: IOOBUF_X0_Y19_N5
\sramAddress[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(6),
	devoe => ww_devoe,
	o => ww_sramAddress(6));

-- Location: IOOBUF_X0_Y19_N39
\sramAddress[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(7),
	devoe => ww_devoe,
	o => ww_sramAddress(7));

-- Location: IOOBUF_X0_Y21_N5
\sramAddress[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(8),
	devoe => ww_devoe,
	o => ww_sramAddress(8));

-- Location: IOOBUF_X8_Y45_N93
\sramAddress[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(9),
	devoe => ww_devoe,
	o => ww_sramAddress(9));

-- Location: IOOBUF_X12_Y45_N36
\sramAddress[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(10),
	devoe => ww_devoe,
	o => ww_sramAddress(10));

-- Location: IOOBUF_X10_Y45_N19
\sramAddress[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(11),
	devoe => ww_devoe,
	o => ww_sramAddress(11));

-- Location: IOOBUF_X16_Y45_N76
\sramAddress[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(12),
	devoe => ww_devoe,
	o => ww_sramAddress(12));

-- Location: IOOBUF_X14_Y45_N53
\sramAddress[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|A\(13),
	devoe => ww_devoe,
	o => ww_sramAddress(13));

-- Location: IOOBUF_X12_Y45_N2
\sramAddress[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MemoryManagement|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_sramAddress(14));

-- Location: IOOBUF_X18_Y45_N36
\sramAddress[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MemoryManagement|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_sramAddress(15));

-- Location: IOOBUF_X12_Y45_N19
\sramAddress[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MemoryManagement|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_sramAddress(16));

-- Location: IOOBUF_X14_Y45_N36
\sramAddress[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MemoryManagement|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_sramAddress(17));

-- Location: IOOBUF_X16_Y45_N93
\sramAddress[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MemoryManagement|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_sramAddress(18));

-- Location: IOOBUF_X10_Y45_N2
\sramAddress[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MemoryManagement|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_sramAddress(19));

-- Location: IOOBUF_X12_Y45_N53
\n_sRamWE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \n_memWR~0_combout\,
	devoe => ww_devoe,
	o => ww_n_sRamWE);

-- Location: IOOBUF_X0_Y20_N39
\n_sRamOE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \n_memRD~0_combout\,
	devoe => ww_devoe,
	o => ww_n_sRamOE);

-- Location: IOOBUF_X0_Y20_N22
\n_sRamCS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \n_monRomCS~0_combout\,
	devoe => ww_devoe,
	o => ww_n_sRamCS);

-- Location: IOOBUF_X22_Y45_N2
\txd1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|txd~q\,
	devoe => ww_devoe,
	o => ww_txd1);

-- Location: IOOBUF_X22_Y45_N19
\rts1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|n_rts~q\,
	devoe => ww_devoe,
	o => ww_rts1);

-- Location: IOOBUF_X22_Y45_N36
\txd4~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io4|txd~q\,
	devoe => ww_devoe,
	o => ww_txd4);

-- Location: IOOBUF_X18_Y45_N2
\rts4~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io4|n_rts~q\,
	devoe => ww_devoe,
	o => ww_rts4);

-- Location: IOOBUF_X32_Y45_N59
\videoR0~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|videoR0~q\,
	devoe => ww_devoe,
	o => ww_videoR0);

-- Location: IOOBUF_X36_Y45_N2
\videoG0~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|videoG0~q\,
	devoe => ww_devoe,
	o => ww_videoG0);

-- Location: IOOBUF_X42_Y45_N36
\videoB0~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|videoB0~q\,
	devoe => ww_devoe,
	o => ww_videoB0);

-- Location: IOOBUF_X32_Y45_N42
\videoR1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|videoR1~q\,
	devoe => ww_devoe,
	o => ww_videoR1);

-- Location: IOOBUF_X36_Y45_N19
\videoG1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|videoG1~q\,
	devoe => ww_devoe,
	o => ww_videoG1);

-- Location: IOOBUF_X42_Y45_N53
\videoB1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|videoB1~q\,
	devoe => ww_devoe,
	o => ww_videoB1);

-- Location: IOOBUF_X46_Y45_N76
\hSync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|hSync~q\,
	devoe => ww_devoe,
	o => ww_hSync);

-- Location: IOOBUF_X46_Y45_N93
\vSync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|vSync~q\,
	devoe => ww_devoe,
	o => ww_vSync);

-- Location: IOOBUF_X18_Y0_N53
\n_sdRamCas~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_n_sdRamCas);

-- Location: IOOBUF_X16_Y0_N93
\n_sdRamRas~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_n_sdRamRas);

-- Location: IOOBUF_X11_Y0_N36
\n_sdRamWe~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_n_sdRamWe);

-- Location: IOOBUF_X16_Y0_N76
\n_sdRamCe~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_n_sdRamCe);

-- Location: IOOBUF_X25_Y0_N36
\sdRamClk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_sdRamClk);

-- Location: IOOBUF_X16_Y0_N59
\sdRamClkEn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_sdRamClkEn);

-- Location: IOOBUF_X18_Y0_N19
\sdRamAddr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(0));

-- Location: IOOBUF_X14_Y0_N36
\sdRamAddr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(1));

-- Location: IOOBUF_X18_Y0_N2
\sdRamAddr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(2));

-- Location: IOOBUF_X11_Y0_N2
\sdRamAddr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(3));

-- Location: IOOBUF_X12_Y0_N53
\sdRamAddr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(4));

-- Location: IOOBUF_X10_Y0_N93
\sdRamAddr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(5));

-- Location: IOOBUF_X12_Y0_N36
\sdRamAddr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(6));

-- Location: IOOBUF_X10_Y0_N76
\sdRamAddr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(7));

-- Location: IOOBUF_X12_Y0_N2
\sdRamAddr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(8));

-- Location: IOOBUF_X11_Y0_N53
\sdRamAddr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(9));

-- Location: IOOBUF_X10_Y0_N59
\sdRamAddr[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(10));

-- Location: IOOBUF_X19_Y0_N19
\sdRamAddr[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(11));

-- Location: IOOBUF_X23_Y0_N76
\sdRamAddr[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(12));

-- Location: IOOBUF_X12_Y0_N19
\sdRamAddr[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(13));

-- Location: IOOBUF_X29_Y0_N19
\sdRamAddr[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdRamAddr(14));

-- Location: IOOBUF_X52_Y45_N53
\sdCardSCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|sclk_sig~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_sdCardSCLK);

-- Location: IOOBUF_X43_Y45_N19
\sdCardCS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|ALT_INV_sdCS~q\,
	devoe => ww_devoe,
	o => ww_sdCardCS);

-- Location: IOOBUF_X43_Y45_N2
\sdCardMOSI~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|sdMOSI~0_combout\,
	devoe => ww_devoe,
	o => ww_sdCardMOSI);

-- Location: IOOBUF_X50_Y45_N2
\driveLED~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|driveLED~q\,
	devoe => ww_devoe,
	o => ww_driveLED);

-- Location: IOOBUF_X0_Y21_N56
\sramData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO\(0),
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(0));

-- Location: IOOBUF_X8_Y45_N42
\sramData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO[1]~DUPLICATE_q\,
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(1));

-- Location: IOOBUF_X20_Y45_N53
\sramData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO\(2),
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(2));

-- Location: IOOBUF_X8_Y45_N76
\sramData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO[3]~DUPLICATE_q\,
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(3));

-- Location: IOOBUF_X20_Y45_N36
\sramData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO[4]~DUPLICATE_q\,
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(4));

-- Location: IOOBUF_X8_Y45_N59
\sramData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO[5]~DUPLICATE_q\,
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(5));

-- Location: IOOBUF_X0_Y21_N39
\sramData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO\(6),
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(6));

-- Location: IOOBUF_X0_Y20_N5
\sramData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|u0|DO\(7),
	oe => \ALT_INV_n_memWR~0_combout\,
	devoe => ww_devoe,
	o => sramData(7));

-- Location: IOOBUF_X0_Y18_N79
\ps2Clk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|ALT_INV_ps2ClkOut~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ps2Clk);

-- Location: IOOBUF_X0_Y18_N96
\ps2Data~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|ALT_INV_ps2DataOut~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ps2Data);

-- Location: IOIBUF_X22_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: LABCELL_X1_Y23_N42
\cpuClock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuClock~0_combout\ = ( !GLOBAL(\cpuClock~CLKENA0_outclk\) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_cpuClock~CLKENA0_outclk\,
	combout => \cpuClock~0_combout\);

-- Location: FF_X1_Y23_N44
cpuClock : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpuClock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpuClock~q\);

-- Location: CLKCTRL_G1
\cpuClock~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \cpuClock~q\,
	outclk => \cpuClock~CLKENA0_outclk\);

-- Location: MLABCELL_X18_Y34_N3
\cpu1|u0|Pre_XY_F_M[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Pre_XY_F_M[0]~1_combout\ = ( !\cpu1|u0|MCycle\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|Pre_XY_F_M[0]~1_combout\);

-- Location: IOIBUF_X51_Y0_N1
\n_reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_n_reset,
	o => \n_reset~input_o\);

-- Location: CLKCTRL_G6
\n_reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \n_reset~input_o\,
	outclk => \n_reset~inputCLKENA0_outclk\);

-- Location: FF_X7_Y35_N44
\cpu1|u0|TState[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TState[2]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TState[2]~DUPLICATE_q\);

-- Location: FF_X7_Y35_N23
\cpu1|u0|TState[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TState~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TState[0]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y35_N39
\cpu1|u0|Equal57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal57~2_combout\ = ( \cpu1|u0|TState[1]~DUPLICATE_q\ & ( (!\cpu1|u0|TState[2]~DUPLICATE_q\ & \cpu1|u0|TState[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TState[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\,
	combout => \cpu1|u0|Equal57~2_combout\);

-- Location: FF_X10_Y33_N2
\cpu1|u0|ISet[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ISet[0]~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ISet[0]~DUPLICATE_q\);

-- Location: CLKCTRL_G7
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: LABCELL_X26_Y30_N0
\brg1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~61_sumout\ = SUM(( \brg1|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \brg1|Add0~62\ = CARRY(( \brg1|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg1|ALT_INV_counter\(0),
	cin => GND,
	sumout => \brg1|Add0~61_sumout\,
	cout => \brg1|Add0~62\);

-- Location: IOIBUF_X0_Y20_N4
\sramData[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(7),
	o => \sramData[7]~input_o\);

-- Location: IOIBUF_X32_Y45_N92
\cts1~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cts1,
	o => \cts1~input_o\);

-- Location: IOIBUF_X32_Y45_N75
\rxd1~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rxd1,
	o => \rxd1~input_o\);

-- Location: LABCELL_X26_Y34_N0
\io1|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add3~13_sumout\ = SUM(( \io1|rxFilter\(0) ) + ( VCC ) + ( !VCC ))
-- \io1|Add3~14\ = CARRY(( \io1|rxFilter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io1|ALT_INV_rxFilter\(0),
	cin => GND,
	sumout => \io1|Add3~13_sumout\,
	cout => \io1|Add3~14\);

-- Location: LABCELL_X26_Y34_N12
\io1|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add3~5_sumout\ = SUM(( \io1|rxFilter\(4) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~22\ ))
-- \io1|Add3~6\ = CARRY(( \io1|rxFilter\(4) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd1~input_o\,
	datac => \io1|ALT_INV_Equal3~0_combout\,
	datad => \io1|ALT_INV_rxFilter\(4),
	cin => \io1|Add3~22\,
	sumout => \io1|Add3~5_sumout\,
	cout => \io1|Add3~6\);

-- Location: LABCELL_X26_Y34_N15
\io1|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add3~9_sumout\ = SUM(( \io1|rxFilter\(5) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd1~input_o\,
	datac => \io1|ALT_INV_Equal3~0_combout\,
	datad => \io1|ALT_INV_rxFilter\(5),
	cin => \io1|Add3~6\,
	sumout => \io1|Add3~9_sumout\);

-- Location: FF_X26_Y34_N17
\io1|rxFilter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|Add3~9_sumout\,
	ena => \io1|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxFilter\(5));

-- Location: LABCELL_X26_Y34_N39
\io1|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal2~0_combout\ = ( !\io1|rxFilter\(2) & ( (!\io1|rxFilter\(3) & !\io1|rxFilter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxFilter\(3),
	datad => \io1|ALT_INV_rxFilter\(0),
	dataf => \io1|ALT_INV_rxFilter\(2),
	combout => \io1|Equal2~0_combout\);

-- Location: LABCELL_X26_Y34_N54
\io1|rxFilter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxFilter~0_combout\ = ( \io1|rxFilter\(1) & ( \io1|Equal2~0_combout\ & ( (!\io1|rxFilter\(5)) # ((!\rxd1~input_o\) # (!\io1|rxFilter\(4))) ) ) ) # ( !\io1|rxFilter\(1) & ( \io1|Equal2~0_combout\ & ( ((\io1|rxFilter\(4)) # (\rxd1~input_o\)) # 
-- (\io1|rxFilter\(5)) ) ) ) # ( \io1|rxFilter\(1) & ( !\io1|Equal2~0_combout\ ) ) # ( !\io1|rxFilter\(1) & ( !\io1|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100111111111111111111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxFilter\(5),
	datac => \ALT_INV_rxd1~input_o\,
	datad => \io1|ALT_INV_rxFilter\(4),
	datae => \io1|ALT_INV_rxFilter\(1),
	dataf => \io1|ALT_INV_Equal2~0_combout\,
	combout => \io1|rxFilter~0_combout\);

-- Location: FF_X26_Y34_N2
\io1|rxFilter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|Add3~13_sumout\,
	ena => \io1|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxFilter\(0));

-- Location: LABCELL_X26_Y34_N3
\io1|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add3~1_sumout\ = SUM(( \io1|rxFilter\(1) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~14\ ))
-- \io1|Add3~2\ = CARRY(( \io1|rxFilter\(1) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd1~input_o\,
	datac => \io1|ALT_INV_Equal3~0_combout\,
	datad => \io1|ALT_INV_rxFilter\(1),
	cin => \io1|Add3~14\,
	sumout => \io1|Add3~1_sumout\,
	cout => \io1|Add3~2\);

-- Location: LABCELL_X26_Y34_N6
\io1|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add3~17_sumout\ = SUM(( \io1|rxFilter\(2) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~2\ ))
-- \io1|Add3~18\ = CARRY(( \io1|rxFilter\(2) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd1~input_o\,
	datac => \io1|ALT_INV_Equal3~0_combout\,
	datad => \io1|ALT_INV_rxFilter\(2),
	cin => \io1|Add3~2\,
	sumout => \io1|Add3~17_sumout\,
	cout => \io1|Add3~18\);

-- Location: FF_X26_Y34_N8
\io1|rxFilter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|Add3~17_sumout\,
	ena => \io1|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxFilter\(2));

-- Location: LABCELL_X26_Y34_N9
\io1|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add3~21_sumout\ = SUM(( \io1|rxFilter\(3) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~18\ ))
-- \io1|Add3~22\ = CARRY(( \io1|rxFilter\(3) ) + ( (!\rxd1~input_o\ & \io1|Equal3~0_combout\) ) + ( \io1|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd1~input_o\,
	datac => \io1|ALT_INV_Equal3~0_combout\,
	datad => \io1|ALT_INV_rxFilter\(3),
	cin => \io1|Add3~18\,
	sumout => \io1|Add3~21_sumout\,
	cout => \io1|Add3~22\);

-- Location: FF_X26_Y34_N11
\io1|rxFilter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|Add3~21_sumout\,
	ena => \io1|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxFilter\(3));

-- Location: FF_X26_Y34_N14
\io1|rxFilter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|Add3~5_sumout\,
	ena => \io1|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxFilter\(4));

-- Location: LABCELL_X26_Y34_N30
\io1|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal3~0_combout\ = ( \io1|rxFilter\(0) & ( \io1|rxFilter\(5) ) ) # ( !\io1|rxFilter\(0) & ( \io1|rxFilter\(5) ) ) # ( \io1|rxFilter\(0) & ( !\io1|rxFilter\(5) ) ) # ( !\io1|rxFilter\(0) & ( !\io1|rxFilter\(5) & ( (((\io1|rxFilter\(3)) # 
-- (\io1|rxFilter\(2))) # (\io1|rxFilter\(4))) # (\io1|rxFilter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxFilter\(1),
	datab => \io1|ALT_INV_rxFilter\(4),
	datac => \io1|ALT_INV_rxFilter\(2),
	datad => \io1|ALT_INV_rxFilter\(3),
	datae => \io1|ALT_INV_rxFilter\(0),
	dataf => \io1|ALT_INV_rxFilter\(5),
	combout => \io1|Equal3~0_combout\);

-- Location: FF_X26_Y34_N5
\io1|rxFilter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|Add3~1_sumout\,
	ena => \io1|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxFilter\(1));

-- Location: LABCELL_X24_Y34_N12
\io1|rxdFiltered~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxdFiltered~0_combout\ = ( \io1|rxdFiltered~q\ & ( \io1|Equal2~0_combout\ & ( (!\io1|rxFilter\(1)) # ((!\io1|rxFilter\(5)) # ((!\io1|rxFilter\(4)) # (!\rxd1~input_o\))) ) ) ) # ( !\io1|rxdFiltered~q\ & ( \io1|Equal2~0_combout\ & ( (!\io1|rxFilter\(1) 
-- & (!\io1|rxFilter\(5) & (!\io1|rxFilter\(4) & !\rxd1~input_o\))) ) ) ) # ( \io1|rxdFiltered~q\ & ( !\io1|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxFilter\(1),
	datab => \io1|ALT_INV_rxFilter\(5),
	datac => \io1|ALT_INV_rxFilter\(4),
	datad => \ALT_INV_rxd1~input_o\,
	datae => \io1|ALT_INV_rxdFiltered~q\,
	dataf => \io1|ALT_INV_Equal2~0_combout\,
	combout => \io1|rxdFiltered~0_combout\);

-- Location: FF_X24_Y34_N14
\io1|rxdFiltered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|rxdFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxdFiltered~q\);

-- Location: LABCELL_X25_Y33_N45
\io1|rxCurrentByteBuffer[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxCurrentByteBuffer[7]~1_combout\ = ( !\io1|rxdFiltered~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|rxCurrentByteBuffer[7]~1_combout\);

-- Location: FF_X10_Y36_N43
\cpu1|u0|MCycle[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|MCycle[1]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycle[1]~DUPLICATE_q\);

-- Location: FF_X16_Y34_N7
\cpu1|u0|Pre_XY_F_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|MCycle[2]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|Pre_XY_F_M[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Pre_XY_F_M\(2));

-- Location: FF_X18_Y34_N35
\cpu1|u0|Pre_XY_F_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|MCycle[1]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|Pre_XY_F_M[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Pre_XY_F_M\(1));

-- Location: MLABCELL_X18_Y34_N33
\cpu1|u0|Add10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add10~0_combout\ = ( \cpu1|u0|Pre_XY_F_M\(1) & ( (!\cpu1|u0|process_7~0_combout\ & (((!\cpu1|u0|MCycle\(0) & \cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|process_7~0_combout\ & (\cpu1|u0|Pre_XY_F_M\(0))) ) ) # ( !\cpu1|u0|Pre_XY_F_M\(1) & ( 
-- (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|process_7~0_combout\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000101110001010000010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Pre_XY_F_M\(0),
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_process_7~0_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_Pre_XY_F_M\(1),
	combout => \cpu1|u0|Add10~0_combout\);

-- Location: FF_X10_Y36_N5
\cpu1|u0|IntCycle~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IntCycle~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IntCycle~DUPLICATE_q\);

-- Location: MLABCELL_X23_Y33_N9
\comb~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~4_combout\ = LCELL(( \cpu1|u0|A\(1) & ( !\cpu1|u0|A\(3) & ( (\n_interface1CS~1_combout\ & (!\cpu1|u0|A\(2) & \n_ioRD~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_interface1CS~1_combout\,
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \ALT_INV_n_ioRD~0_combout\,
	datae => \cpu1|u0|ALT_INV_A\(1),
	dataf => \cpu1|u0|ALT_INV_A\(3),
	combout => \comb~4_combout\);

-- Location: IOIBUF_X0_Y18_N95
\ps2Data~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ps2Data,
	o => \ps2Data~input_o\);

-- Location: IOIBUF_X0_Y18_N78
\ps2Clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ps2Clk,
	o => \ps2Clk~input_o\);

-- Location: LABCELL_X20_Y27_N0
\io2|Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add18~13_sumout\ = SUM(( \io2|ps2ClkFilter\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add18~14\ = CARRY(( \io2|ps2ClkFilter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_ps2ClkFilter\(0),
	cin => GND,
	sumout => \io2|Add18~13_sumout\,
	cout => \io2|Add18~14\);

-- Location: LABCELL_X20_Y27_N6
\io2|Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add18~17_sumout\ = SUM(( \io2|ps2ClkFilter\(2) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~2\ ))
-- \io2|Add18~18\ = CARRY(( \io2|ps2ClkFilter\(2) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ps2Clk~input_o\,
	datad => \io2|ALT_INV_ps2ClkFilter\(2),
	dataf => \io2|ALT_INV_Equal10~0_combout\,
	cin => \io2|Add18~2\,
	sumout => \io2|Add18~17_sumout\,
	cout => \io2|Add18~18\);

-- Location: LABCELL_X20_Y27_N9
\io2|Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add18~21_sumout\ = SUM(( \io2|ps2ClkFilter\(3) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~18\ ))
-- \io2|Add18~22\ = CARRY(( \io2|ps2ClkFilter\(3) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ps2Clk~input_o\,
	datac => \io2|ALT_INV_Equal10~0_combout\,
	datad => \io2|ALT_INV_ps2ClkFilter\(3),
	cin => \io2|Add18~18\,
	sumout => \io2|Add18~21_sumout\,
	cout => \io2|Add18~22\);

-- Location: FF_X20_Y27_N11
\io2|ps2ClkFilter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add18~21_sumout\,
	ena => \io2|ps2ClkFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFilter\(3));

-- Location: LABCELL_X20_Y27_N42
\io2|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal9~0_combout\ = ( !\io2|ps2ClkFilter\(3) & ( (!\io2|ps2ClkFilter\(0) & !\io2|ps2ClkFilter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2ClkFilter\(0),
	datad => \io2|ALT_INV_ps2ClkFilter\(2),
	dataf => \io2|ALT_INV_ps2ClkFilter\(3),
	combout => \io2|Equal9~0_combout\);

-- Location: LABCELL_X20_Y27_N12
\io2|Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add18~5_sumout\ = SUM(( \io2|ps2ClkFilter\(4) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~22\ ))
-- \io2|Add18~6\ = CARRY(( \io2|ps2ClkFilter\(4) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ps2Clk~input_o\,
	datad => \io2|ALT_INV_ps2ClkFilter\(4),
	dataf => \io2|ALT_INV_Equal10~0_combout\,
	cin => \io2|Add18~22\,
	sumout => \io2|Add18~5_sumout\,
	cout => \io2|Add18~6\);

-- Location: LABCELL_X20_Y27_N15
\io2|Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add18~9_sumout\ = SUM(( \io2|ps2ClkFilter\(5) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ps2Clk~input_o\,
	datac => \io2|ALT_INV_Equal10~0_combout\,
	datad => \io2|ALT_INV_ps2ClkFilter\(5),
	cin => \io2|Add18~6\,
	sumout => \io2|Add18~9_sumout\);

-- Location: FF_X20_Y27_N17
\io2|ps2ClkFilter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add18~9_sumout\,
	ena => \io2|ps2ClkFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFilter\(5));

-- Location: LABCELL_X20_Y27_N45
\io2|ps2ClkFilter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkFilter~0_combout\ = ( \io2|ps2ClkFilter\(4) & ( (!\io2|ps2ClkFilter\(1)) # ((!\io2|Equal9~0_combout\) # ((!\io2|ps2ClkFilter\(5)) # (!\ps2Clk~input_o\))) ) ) # ( !\io2|ps2ClkFilter\(4) & ( ((!\io2|Equal9~0_combout\) # ((\ps2Clk~input_o\) # 
-- (\io2|ps2ClkFilter\(5)))) # (\io2|ps2ClkFilter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111110111111111111111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkFilter\(1),
	datab => \io2|ALT_INV_Equal9~0_combout\,
	datac => \io2|ALT_INV_ps2ClkFilter\(5),
	datad => \ALT_INV_ps2Clk~input_o\,
	dataf => \io2|ALT_INV_ps2ClkFilter\(4),
	combout => \io2|ps2ClkFilter~0_combout\);

-- Location: FF_X20_Y27_N2
\io2|ps2ClkFilter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add18~13_sumout\,
	ena => \io2|ps2ClkFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFilter\(0));

-- Location: LABCELL_X20_Y27_N3
\io2|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add18~1_sumout\ = SUM(( \io2|ps2ClkFilter\(1) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~14\ ))
-- \io2|Add18~2\ = CARRY(( \io2|ps2ClkFilter\(1) ) + ( (!\ps2Clk~input_o\ & \io2|Equal10~0_combout\) ) + ( \io2|Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ps2Clk~input_o\,
	datac => \io2|ALT_INV_Equal10~0_combout\,
	datad => \io2|ALT_INV_ps2ClkFilter\(1),
	cin => \io2|Add18~14\,
	sumout => \io2|Add18~1_sumout\,
	cout => \io2|Add18~2\);

-- Location: FF_X20_Y27_N5
\io2|ps2ClkFilter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add18~1_sumout\,
	ena => \io2|ps2ClkFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFilter\(1));

-- Location: FF_X20_Y27_N8
\io2|ps2ClkFilter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add18~17_sumout\,
	ena => \io2|ps2ClkFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFilter\(2));

-- Location: LABCELL_X20_Y27_N30
\io2|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal10~0_combout\ = ( \io2|ps2ClkFilter\(0) & ( \io2|ps2ClkFilter\(4) ) ) # ( !\io2|ps2ClkFilter\(0) & ( \io2|ps2ClkFilter\(4) ) ) # ( \io2|ps2ClkFilter\(0) & ( !\io2|ps2ClkFilter\(4) ) ) # ( !\io2|ps2ClkFilter\(0) & ( !\io2|ps2ClkFilter\(4) & ( 
-- (((\io2|ps2ClkFilter\(5)) # (\io2|ps2ClkFilter\(1))) # (\io2|ps2ClkFilter\(3))) # (\io2|ps2ClkFilter\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkFilter\(2),
	datab => \io2|ALT_INV_ps2ClkFilter\(3),
	datac => \io2|ALT_INV_ps2ClkFilter\(1),
	datad => \io2|ALT_INV_ps2ClkFilter\(5),
	datae => \io2|ALT_INV_ps2ClkFilter\(0),
	dataf => \io2|ALT_INV_ps2ClkFilter\(4),
	combout => \io2|Equal10~0_combout\);

-- Location: FF_X20_Y27_N14
\io2|ps2ClkFilter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add18~5_sumout\,
	ena => \io2|ps2ClkFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFilter\(4));

-- Location: LABCELL_X20_Y27_N54
\io2|ps2ClkFiltered~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkFiltered~0_combout\ = ( \io2|ps2ClkFiltered~q\ & ( \io2|Equal9~0_combout\ & ( (!\ps2Clk~input_o\) # ((!\io2|ps2ClkFilter\(4)) # ((!\io2|ps2ClkFilter\(1)) # (!\io2|ps2ClkFilter\(5)))) ) ) ) # ( !\io2|ps2ClkFiltered~q\ & ( \io2|Equal9~0_combout\ 
-- & ( (!\ps2Clk~input_o\ & (!\io2|ps2ClkFilter\(4) & (!\io2|ps2ClkFilter\(1) & !\io2|ps2ClkFilter\(5)))) ) ) ) # ( \io2|ps2ClkFiltered~q\ & ( !\io2|Equal9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ps2Clk~input_o\,
	datab => \io2|ALT_INV_ps2ClkFilter\(4),
	datac => \io2|ALT_INV_ps2ClkFilter\(1),
	datad => \io2|ALT_INV_ps2ClkFilter\(5),
	datae => \io2|ALT_INV_ps2ClkFiltered~q\,
	dataf => \io2|ALT_INV_Equal9~0_combout\,
	combout => \io2|ps2ClkFiltered~0_combout\);

-- Location: FF_X20_Y27_N56
\io2|ps2ClkFiltered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkFiltered~q\);

-- Location: FF_X24_Y28_N50
\io2|ps2PrevClk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2ClkFiltered~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PrevClk~q\);

-- Location: LABCELL_X24_Y28_N6
\io2|ps2Scroll~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Scroll~0_combout\ = ( \io2|ps2ClkCount\(3) & ( (\io2|ps2ClkCount[2]~DUPLICATE_q\) # (\io2|ps2ClkCount\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2ClkCount\(1),
	datad => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2ClkCount\(3),
	combout => \io2|ps2Scroll~0_combout\);

-- Location: LABCELL_X24_Y28_N39
\io2|ps2Scroll~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Scroll~1_combout\ = ( \io2|ps2Scroll~0_combout\ & ( \io2|kbd_ctl~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbd_ctl~6_combout\,
	dataf => \io2|ALT_INV_ps2Scroll~0_combout\,
	combout => \io2|ps2Scroll~1_combout\);

-- Location: FF_X24_Y27_N38
\io2|ps2PreviousByte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(4),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(4));

-- Location: FF_X24_Y27_N2
\io2|ps2PreviousByte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(6),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(6));

-- Location: LABCELL_X24_Y28_N36
\io2|ps2Byte[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Byte[4]~0_combout\ = ( \io2|ps2ClkCount\(3) & ( (\io2|kbd_ctl~6_combout\ & (!\io2|ps2ClkCount\(0) & (!\io2|ps2ClkCount\(1) & !\io2|ps2ClkCount[2]~DUPLICATE_q\))) ) ) # ( !\io2|ps2ClkCount\(3) & ( \io2|kbd_ctl~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbd_ctl~6_combout\,
	datab => \io2|ALT_INV_ps2ClkCount\(0),
	datac => \io2|ALT_INV_ps2ClkCount\(1),
	datad => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2ClkCount\(3),
	combout => \io2|ps2Byte[4]~0_combout\);

-- Location: FF_X24_Y27_N13
\io2|ps2Byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(2),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(1));

-- Location: FF_X24_Y27_N47
\io2|ps2PreviousByte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(1),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(1));

-- Location: FF_X24_Y27_N40
\io2|ps2PreviousByte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(3),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(3));

-- Location: FF_X24_Y27_N59
\io2|ps2PreviousByte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(2),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(2));

-- Location: FF_X24_Y27_N14
\io2|ps2Byte[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(2),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte[1]~DUPLICATE_q\);

-- Location: FF_X24_Y27_N17
\io2|ps2Byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte[1]~DUPLICATE_q\,
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(0));

-- Location: FF_X24_Y27_N29
\io2|ps2PreviousByte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(0),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(0));

-- Location: FF_X24_Y27_N25
\io2|ps2PreviousByte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(5),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(5));

-- Location: LABCELL_X24_Y27_N15
\io2|kbd_ctl~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~4_combout\ = ( !\io2|ps2PreviousByte\(0) & ( \io2|ps2PreviousByte\(5) & ( (\io2|ps2PreviousByte\(6) & (!\io2|ps2PreviousByte\(1) & (!\io2|ps2PreviousByte\(3) & !\io2|ps2PreviousByte\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2PreviousByte\(6),
	datab => \io2|ALT_INV_ps2PreviousByte\(1),
	datac => \io2|ALT_INV_ps2PreviousByte\(3),
	datad => \io2|ALT_INV_ps2PreviousByte\(2),
	datae => \io2|ALT_INV_ps2PreviousByte\(0),
	dataf => \io2|ALT_INV_ps2PreviousByte\(5),
	combout => \io2|kbd_ctl~4_combout\);

-- Location: LABCELL_X24_Y27_N9
\io2|Equal21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal21~0_combout\ = ( !\io2|ps2Byte\(3) & ( (\io2|ps2Byte\(4) & (\io2|ps2Byte\(0) & (\io2|ps2Byte\(5) & \io2|ps2Byte\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(4),
	datab => \io2|ALT_INV_ps2Byte\(0),
	datac => \io2|ALT_INV_ps2Byte\(5),
	datad => \io2|ALT_INV_ps2Byte\(6),
	dataf => \io2|ALT_INV_ps2Byte\(3),
	combout => \io2|Equal21~0_combout\);

-- Location: FF_X23_Y27_N14
\io2|ps2Byte[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(6),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte[5]~DUPLICATE_q\);

-- Location: MLABCELL_X23_Y27_N0
\io2|Equal18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal18~0_combout\ = ( \io2|ps2Byte\(4) & ( !\io2|ps2Byte\(7) & ( (!\io2|ps2Byte[5]~DUPLICATE_q\ & (!\io2|ps2Byte\(0) & !\io2|ps2Byte[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte[5]~DUPLICATE_q\,
	datac => \io2|ALT_INV_ps2Byte\(0),
	datad => \io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\,
	datae => \io2|ALT_INV_ps2Byte\(4),
	dataf => \io2|ALT_INV_ps2Byte\(7),
	combout => \io2|Equal18~0_combout\);

-- Location: LABCELL_X24_Y27_N57
\io2|Equal20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal20~1_combout\ = ( !\io2|ps2Byte\(7) & ( (\io2|ps2Byte\(2) & \io2|ps2Byte[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(2),
	datac => \io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2Byte\(7),
	combout => \io2|Equal20~1_combout\);

-- Location: MLABCELL_X23_Y27_N9
\io2|Equal15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal15~0_combout\ = ( \io2|ps2Byte\(6) & ( (\io2|ps2Byte[5]~DUPLICATE_q\ & (\io2|ps2Byte\(4) & !\io2|ps2Byte\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte[5]~DUPLICATE_q\,
	datac => \io2|ALT_INV_ps2Byte\(4),
	datad => \io2|ALT_INV_ps2Byte\(0),
	dataf => \io2|ALT_INV_ps2Byte\(6),
	combout => \io2|Equal15~0_combout\);

-- Location: LABCELL_X24_Y27_N24
\io2|ps2WriteByte~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~1_combout\ = ( \io2|Equal20~1_combout\ & ( \io2|Equal15~0_combout\ & ( (((\io2|Equal22~0_combout\ & \io2|Equal18~0_combout\)) # (\io2|Equal21~0_combout\)) # (\io2|ps2Byte\(3)) ) ) ) # ( !\io2|Equal20~1_combout\ & ( 
-- \io2|Equal15~0_combout\ & ( (\io2|Equal22~0_combout\ & \io2|Equal18~0_combout\) ) ) ) # ( \io2|Equal20~1_combout\ & ( !\io2|Equal15~0_combout\ & ( ((\io2|Equal22~0_combout\ & \io2|Equal18~0_combout\)) # (\io2|Equal21~0_combout\) ) ) ) # ( 
-- !\io2|Equal20~1_combout\ & ( !\io2|Equal15~0_combout\ & ( (\io2|Equal22~0_combout\ & \io2|Equal18~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110011111100000000001100110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(3),
	datab => \io2|ALT_INV_Equal22~0_combout\,
	datac => \io2|ALT_INV_Equal21~0_combout\,
	datad => \io2|ALT_INV_Equal18~0_combout\,
	datae => \io2|ALT_INV_Equal20~1_combout\,
	dataf => \io2|ALT_INV_Equal15~0_combout\,
	combout => \io2|ps2WriteByte~1_combout\);

-- Location: LABCELL_X24_Y27_N21
\io2|Equal19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal19~0_combout\ = ( !\io2|ps2Byte\(6) & ( (!\io2|ps2Byte\(4) & (!\io2|ps2Byte\(0) & \io2|ps2Byte\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(4),
	datac => \io2|ALT_INV_ps2Byte\(0),
	datad => \io2|ALT_INV_ps2Byte\(5),
	dataf => \io2|ALT_INV_ps2Byte\(6),
	combout => \io2|Equal19~0_combout\);

-- Location: MLABCELL_X23_Y27_N39
\io2|Equal23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal23~0_combout\ = ( \io2|ps2Byte\(3) & ( (\io2|ps2Byte\(7) & (\io2|ps2Byte[1]~DUPLICATE_q\ & !\io2|ps2Byte\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte\(7),
	datac => \io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\,
	datad => \io2|ALT_INV_ps2Byte\(2),
	dataf => \io2|ALT_INV_ps2Byte\(3),
	combout => \io2|Equal23~0_combout\);

-- Location: LABCELL_X24_Y27_N30
\io2|Equal19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal19~1_combout\ = ( \io2|Equal23~0_combout\ & ( \io2|Equal19~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal19~0_combout\,
	dataf => \io2|ALT_INV_Equal23~0_combout\,
	combout => \io2|Equal19~1_combout\);

-- Location: FF_X24_Y27_N44
\io2|ps2PreviousByte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(7),
	sload => VCC,
	ena => \io2|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PreviousByte\(7));

-- Location: FF_X24_Y28_N49
\io2|ps2PrevClk~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2ClkFiltered~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2PrevClk~DUPLICATE_q\);

-- Location: LABCELL_X20_Y27_N24
\io2|kbBuffer~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~21_combout\ = ( \io2|ps2ClkFiltered~q\ & ( !\io2|ps2PrevClk~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_ps2ClkFiltered~q\,
	dataf => \io2|ALT_INV_ps2PrevClk~DUPLICATE_q\,
	combout => \io2|kbBuffer~21_combout\);

-- Location: LABCELL_X24_Y27_N33
\io2|Equal25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal25~0_combout\ = ( \io2|kbd_ctl~4_combout\ & ( (\io2|ps2PreviousByte\(4) & \io2|ps2PreviousByte\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2PreviousByte\(4),
	datac => \io2|ALT_INV_ps2PreviousByte\(7),
	dataf => \io2|ALT_INV_kbd_ctl~4_combout\,
	combout => \io2|Equal25~0_combout\);

-- Location: MLABCELL_X23_Y27_N45
\io2|Equal20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal20~0_combout\ = (\io2|ps2Byte\(3) & (\io2|ps2Byte\(2) & (!\io2|ps2Byte\(7) & \io2|ps2Byte[1]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(3),
	datab => \io2|ALT_INV_ps2Byte\(2),
	datac => \io2|ALT_INV_ps2Byte\(7),
	datad => \io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\,
	combout => \io2|Equal20~0_combout\);

-- Location: LABCELL_X26_Y27_N3
\io2|Equal20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal20~2_combout\ = ( \io2|Equal15~0_combout\ & ( \io2|Equal20~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_Equal15~0_combout\,
	dataf => \io2|ALT_INV_Equal20~0_combout\,
	combout => \io2|Equal20~2_combout\);

-- Location: MLABCELL_X23_Y28_N54
\io2|ps2Scroll~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Scroll~2_combout\ = ( \io2|Equal20~2_combout\ & ( !\io2|ps2Scroll~q\ $ (((!\io2|ps2Scroll~1_combout\) # (\io2|Equal25~0_combout\))) ) ) # ( !\io2|Equal20~2_combout\ & ( \io2|ps2Scroll~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000100101110110100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Scroll~1_combout\,
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datad => \io2|ALT_INV_ps2Scroll~q\,
	dataf => \io2|ALT_INV_Equal20~2_combout\,
	combout => \io2|ps2Scroll~2_combout\);

-- Location: FF_X23_Y28_N56
\io2|ps2Scroll\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2Scroll~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Scroll~q\);

-- Location: MLABCELL_X23_Y28_N15
\io2|ps2WriteByte2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~1_combout\ = ( \io2|Equal20~2_combout\ & ( (!\io2|Equal25~0_combout\ & ((!\io2|ps2Scroll~q\))) # (\io2|Equal25~0_combout\ & (!\io2|ps2WriteByte2\(0))) ) ) # ( !\io2|Equal20~2_combout\ & ( (!\io2|ps2WriteByte2\(0) & 
-- ((!\io2|ps2WriteByte~0_combout\) # (\io2|Equal25~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000101010001011101110001000101110111000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte2\(0),
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datac => \io2|ALT_INV_ps2WriteByte~0_combout\,
	datad => \io2|ALT_INV_ps2Scroll~q\,
	dataf => \io2|ALT_INV_Equal20~2_combout\,
	combout => \io2|ps2WriteByte2~1_combout\);

-- Location: LABCELL_X24_Y27_N36
\io2|ps2WriteByte2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~0_combout\ = ( \io2|Equal15~0_combout\ & ( ((\io2|kbd_ctl~4_combout\ & (\io2|ps2PreviousByte\(7) & \io2|ps2PreviousByte\(4)))) # (\io2|Equal20~0_combout\) ) ) # ( !\io2|Equal15~0_combout\ & ( (\io2|kbd_ctl~4_combout\ & 
-- (\io2|ps2PreviousByte\(7) & \io2|ps2PreviousByte\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101010101010101110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal20~0_combout\,
	datab => \io2|ALT_INV_kbd_ctl~4_combout\,
	datac => \io2|ALT_INV_ps2PreviousByte\(7),
	datad => \io2|ALT_INV_ps2PreviousByte\(4),
	dataf => \io2|ALT_INV_Equal15~0_combout\,
	combout => \io2|ps2WriteByte2~0_combout\);

-- Location: MLABCELL_X23_Y28_N30
\io2|ps2WriteByte2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~2_combout\ = ( \io2|ps2WriteByte2~0_combout\ & ( (!\io2|n_kbWR~q\ & ((!\io2|ps2Scroll~q\) # (!\io2|Equal19~1_combout\))) ) ) # ( !\io2|ps2WriteByte2~0_combout\ & ( (!\io2|n_kbWR~q\ & ((!\io2|ps2Scroll~q\) # ((!\io2|Equal19~1_combout\ & 
-- !\io2|ps2WriteByte~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010100000111000001010000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Scroll~q\,
	datab => \io2|ALT_INV_Equal19~1_combout\,
	datac => \io2|ALT_INV_n_kbWR~q\,
	datad => \io2|ALT_INV_ps2WriteByte~0_combout\,
	dataf => \io2|ALT_INV_ps2WriteByte2~0_combout\,
	combout => \io2|ps2WriteByte2~2_combout\);

-- Location: MLABCELL_X23_Y28_N33
\io2|ps2WriteByte2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~3_combout\ = ( \io2|ps2WriteByte2~2_combout\ & ( (!\io2|kbBuffer~21_combout\ & (!\io2|ps2Scroll~q\)) # (\io2|kbBuffer~21_combout\ & (((!\io2|ps2WriteByte2~1_combout\) # (\io2|Equal19~1_combout\)))) ) ) # ( !\io2|ps2WriteByte2~2_combout\ 
-- & ( (!\io2|ps2Scroll~q\ & !\io2|kbBuffer~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111100111010101011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Scroll~q\,
	datab => \io2|ALT_INV_Equal19~1_combout\,
	datac => \io2|ALT_INV_ps2WriteByte2~1_combout\,
	datad => \io2|ALT_INV_kbBuffer~21_combout\,
	dataf => \io2|ALT_INV_ps2WriteByte2~2_combout\,
	combout => \io2|ps2WriteByte2~3_combout\);

-- Location: FF_X24_Y28_N4
\io2|n_kbWR~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|n_kbWR~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|n_kbWR~DUPLICATE_q\);

-- Location: LABCELL_X24_Y27_N48
\io2|kbd_ctl~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~5_combout\ = ( \io2|ps2Byte\(4) & ( (!\io2|ps2Byte\(7) & !\io2|ps2Byte\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2Byte\(7),
	datad => \io2|ALT_INV_ps2Byte\(5),
	dataf => \io2|ALT_INV_ps2Byte\(4),
	combout => \io2|kbd_ctl~5_combout\);

-- Location: LABCELL_X25_Y27_N42
\io2|n_kbWR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|n_kbWR~0_combout\ = ( \io2|ps2Byte\(6) & ( \io2|ps2Byte\(2) ) ) # ( !\io2|ps2Byte\(6) & ( \io2|ps2Byte\(2) & ( (((!\io2|kbd_ctl~5_combout\) # (\io2|ps2Byte\(3))) # (\io2|ps2Byte\(0))) # (\io2|ps2Byte\(1)) ) ) ) # ( \io2|ps2Byte\(6) & ( 
-- !\io2|ps2Byte\(2) & ( ((!\io2|ps2Byte\(0)) # ((!\io2|ps2Byte\(3)) # (!\io2|kbd_ctl~5_combout\))) # (\io2|ps2Byte\(1)) ) ) ) # ( !\io2|ps2Byte\(6) & ( !\io2|ps2Byte\(2) & ( (!\io2|ps2Byte\(1)) # (((!\io2|kbd_ctl~5_combout\) # (\io2|ps2Byte\(3))) # 
-- (\io2|ps2Byte\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111111111111111111110111111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(1),
	datab => \io2|ALT_INV_ps2Byte\(0),
	datac => \io2|ALT_INV_ps2Byte\(3),
	datad => \io2|ALT_INV_kbd_ctl~5_combout\,
	datae => \io2|ALT_INV_ps2Byte\(6),
	dataf => \io2|ALT_INV_ps2Byte\(2),
	combout => \io2|n_kbWR~0_combout\);

-- Location: LABCELL_X25_Y29_N30
\io2|Add20~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~93_sumout\ = SUM(( \io2|kbWriteTimer\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add20~94\ = CARRY(( \io2|kbWriteTimer\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer\(0),
	cin => GND,
	sumout => \io2|Add20~93_sumout\,
	cout => \io2|Add20~94\);

-- Location: LABCELL_X25_Y28_N9
\io2|Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~1_sumout\ = SUM(( \io2|kbWriteTimer\(13) ) + ( GND ) + ( \io2|Add20~86\ ))
-- \io2|Add20~2\ = CARRY(( \io2|kbWriteTimer\(13) ) + ( GND ) + ( \io2|Add20~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(13),
	cin => \io2|Add20~86\,
	sumout => \io2|Add20~1_sumout\,
	cout => \io2|Add20~2\);

-- Location: LABCELL_X25_Y28_N12
\io2|Add20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~5_sumout\ = SUM(( \io2|kbWriteTimer\(14) ) + ( GND ) + ( \io2|Add20~2\ ))
-- \io2|Add20~6\ = CARRY(( \io2|kbWriteTimer\(14) ) + ( GND ) + ( \io2|Add20~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(14),
	cin => \io2|Add20~2\,
	sumout => \io2|Add20~5_sumout\,
	cout => \io2|Add20~6\);

-- Location: LABCELL_X20_Y27_N39
\io2|kbWatchdogTimer[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWatchdogTimer[18]~1_combout\ = ( \io2|kbWatchdogTimer[18]~0_combout\ & ( \io2|kbBuffer~21_combout\ ) ) # ( !\io2|kbWatchdogTimer[18]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~21_combout\,
	dataf => \io2|ALT_INV_kbWatchdogTimer[18]~0_combout\,
	combout => \io2|kbWatchdogTimer[18]~1_combout\);

-- Location: FF_X21_Y27_N35
\io2|kbWatchdogTimer[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~1_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer[21]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y28_N30
\io2|Add24~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~37_sumout\ = SUM(( \io2|kbWatchdogTimer\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add24~38\ = CARRY(( \io2|kbWatchdogTimer\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWatchdogTimer\(0),
	cin => GND,
	sumout => \io2|Add24~37_sumout\,
	cout => \io2|Add24~38\);

-- Location: FF_X21_Y28_N32
\io2|kbWatchdogTimer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~37_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(0));

-- Location: LABCELL_X21_Y28_N33
\io2|Add24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~13_sumout\ = SUM(( \io2|kbWatchdogTimer\(1) ) + ( GND ) + ( \io2|Add24~38\ ))
-- \io2|Add24~14\ = CARRY(( \io2|kbWatchdogTimer\(1) ) + ( GND ) + ( \io2|Add24~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer\(1),
	cin => \io2|Add24~38\,
	sumout => \io2|Add24~13_sumout\,
	cout => \io2|Add24~14\);

-- Location: FF_X21_Y28_N35
\io2|kbWatchdogTimer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~13_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(1));

-- Location: LABCELL_X21_Y28_N36
\io2|Add24~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~33_sumout\ = SUM(( \io2|kbWatchdogTimer\(2) ) + ( GND ) + ( \io2|Add24~14\ ))
-- \io2|Add24~34\ = CARRY(( \io2|kbWatchdogTimer\(2) ) + ( GND ) + ( \io2|Add24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(2),
	cin => \io2|Add24~14\,
	sumout => \io2|Add24~33_sumout\,
	cout => \io2|Add24~34\);

-- Location: FF_X21_Y28_N38
\io2|kbWatchdogTimer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~33_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(2));

-- Location: LABCELL_X21_Y28_N39
\io2|Add24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~17_sumout\ = SUM(( \io2|kbWatchdogTimer\(3) ) + ( GND ) + ( \io2|Add24~34\ ))
-- \io2|Add24~18\ = CARRY(( \io2|kbWatchdogTimer\(3) ) + ( GND ) + ( \io2|Add24~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(3),
	cin => \io2|Add24~34\,
	sumout => \io2|Add24~17_sumout\,
	cout => \io2|Add24~18\);

-- Location: FF_X21_Y28_N41
\io2|kbWatchdogTimer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~17_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(3));

-- Location: LABCELL_X21_Y28_N42
\io2|Add24~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~29_sumout\ = SUM(( \io2|kbWatchdogTimer\(4) ) + ( GND ) + ( \io2|Add24~18\ ))
-- \io2|Add24~30\ = CARRY(( \io2|kbWatchdogTimer\(4) ) + ( GND ) + ( \io2|Add24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWatchdogTimer\(4),
	cin => \io2|Add24~18\,
	sumout => \io2|Add24~29_sumout\,
	cout => \io2|Add24~30\);

-- Location: FF_X21_Y28_N44
\io2|kbWatchdogTimer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~29_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(4));

-- Location: LABCELL_X21_Y28_N45
\io2|Add24~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~25_sumout\ = SUM(( \io2|kbWatchdogTimer\(5) ) + ( GND ) + ( \io2|Add24~30\ ))
-- \io2|Add24~26\ = CARRY(( \io2|kbWatchdogTimer\(5) ) + ( GND ) + ( \io2|Add24~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(5),
	cin => \io2|Add24~30\,
	sumout => \io2|Add24~25_sumout\,
	cout => \io2|Add24~26\);

-- Location: FF_X21_Y28_N47
\io2|kbWatchdogTimer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~25_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(5));

-- Location: LABCELL_X21_Y28_N48
\io2|Add24~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~21_sumout\ = SUM(( \io2|kbWatchdogTimer\(6) ) + ( GND ) + ( \io2|Add24~26\ ))
-- \io2|Add24~22\ = CARRY(( \io2|kbWatchdogTimer\(6) ) + ( GND ) + ( \io2|Add24~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(6),
	cin => \io2|Add24~26\,
	sumout => \io2|Add24~21_sumout\,
	cout => \io2|Add24~22\);

-- Location: FF_X21_Y28_N50
\io2|kbWatchdogTimer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~21_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(6));

-- Location: LABCELL_X21_Y28_N51
\io2|Add24~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~49_sumout\ = SUM(( \io2|kbWatchdogTimer\(7) ) + ( GND ) + ( \io2|Add24~22\ ))
-- \io2|Add24~50\ = CARRY(( \io2|kbWatchdogTimer\(7) ) + ( GND ) + ( \io2|Add24~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer\(7),
	cin => \io2|Add24~22\,
	sumout => \io2|Add24~49_sumout\,
	cout => \io2|Add24~50\);

-- Location: FF_X21_Y28_N53
\io2|kbWatchdogTimer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~49_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(7));

-- Location: LABCELL_X21_Y28_N54
\io2|Add24~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~45_sumout\ = SUM(( \io2|kbWatchdogTimer\(8) ) + ( GND ) + ( \io2|Add24~50\ ))
-- \io2|Add24~46\ = CARRY(( \io2|kbWatchdogTimer\(8) ) + ( GND ) + ( \io2|Add24~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(8),
	cin => \io2|Add24~50\,
	sumout => \io2|Add24~45_sumout\,
	cout => \io2|Add24~46\);

-- Location: FF_X21_Y28_N56
\io2|kbWatchdogTimer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~45_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(8));

-- Location: LABCELL_X21_Y28_N57
\io2|Add24~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~41_sumout\ = SUM(( \io2|kbWatchdogTimer\(9) ) + ( GND ) + ( \io2|Add24~46\ ))
-- \io2|Add24~42\ = CARRY(( \io2|kbWatchdogTimer\(9) ) + ( GND ) + ( \io2|Add24~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(9),
	cin => \io2|Add24~46\,
	sumout => \io2|Add24~41_sumout\,
	cout => \io2|Add24~42\);

-- Location: FF_X21_Y28_N59
\io2|kbWatchdogTimer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~41_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(9));

-- Location: LABCELL_X21_Y27_N0
\io2|Add24~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~61_sumout\ = SUM(( \io2|kbWatchdogTimer\(10) ) + ( GND ) + ( \io2|Add24~42\ ))
-- \io2|Add24~62\ = CARRY(( \io2|kbWatchdogTimer\(10) ) + ( GND ) + ( \io2|Add24~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(10),
	cin => \io2|Add24~42\,
	sumout => \io2|Add24~61_sumout\,
	cout => \io2|Add24~62\);

-- Location: FF_X21_Y27_N2
\io2|kbWatchdogTimer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~61_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(10));

-- Location: LABCELL_X21_Y27_N3
\io2|Add24~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~57_sumout\ = SUM(( \io2|kbWatchdogTimer\(11) ) + ( GND ) + ( \io2|Add24~62\ ))
-- \io2|Add24~58\ = CARRY(( \io2|kbWatchdogTimer\(11) ) + ( GND ) + ( \io2|Add24~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWatchdogTimer\(11),
	cin => \io2|Add24~62\,
	sumout => \io2|Add24~57_sumout\,
	cout => \io2|Add24~58\);

-- Location: FF_X21_Y27_N5
\io2|kbWatchdogTimer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~57_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(11));

-- Location: LABCELL_X21_Y27_N6
\io2|Add24~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~65_sumout\ = SUM(( \io2|kbWatchdogTimer\(12) ) + ( GND ) + ( \io2|Add24~58\ ))
-- \io2|Add24~66\ = CARRY(( \io2|kbWatchdogTimer\(12) ) + ( GND ) + ( \io2|Add24~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWatchdogTimer\(12),
	cin => \io2|Add24~58\,
	sumout => \io2|Add24~65_sumout\,
	cout => \io2|Add24~66\);

-- Location: FF_X21_Y27_N8
\io2|kbWatchdogTimer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~65_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(12));

-- Location: LABCELL_X21_Y27_N9
\io2|Add24~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~53_sumout\ = SUM(( \io2|kbWatchdogTimer\(13) ) + ( GND ) + ( \io2|Add24~66\ ))
-- \io2|Add24~54\ = CARRY(( \io2|kbWatchdogTimer\(13) ) + ( GND ) + ( \io2|Add24~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(13),
	cin => \io2|Add24~66\,
	sumout => \io2|Add24~53_sumout\,
	cout => \io2|Add24~54\);

-- Location: FF_X21_Y27_N11
\io2|kbWatchdogTimer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~53_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(13));

-- Location: LABCELL_X21_Y27_N12
\io2|Add24~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~77_sumout\ = SUM(( \io2|kbWatchdogTimer\(14) ) + ( GND ) + ( \io2|Add24~54\ ))
-- \io2|Add24~78\ = CARRY(( \io2|kbWatchdogTimer\(14) ) + ( GND ) + ( \io2|Add24~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWatchdogTimer\(14),
	cin => \io2|Add24~54\,
	sumout => \io2|Add24~77_sumout\,
	cout => \io2|Add24~78\);

-- Location: FF_X21_Y27_N14
\io2|kbWatchdogTimer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~77_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(14));

-- Location: LABCELL_X21_Y27_N15
\io2|Add24~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~73_sumout\ = SUM(( \io2|kbWatchdogTimer\(15) ) + ( GND ) + ( \io2|Add24~78\ ))
-- \io2|Add24~74\ = CARRY(( \io2|kbWatchdogTimer\(15) ) + ( GND ) + ( \io2|Add24~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(15),
	cin => \io2|Add24~78\,
	sumout => \io2|Add24~73_sumout\,
	cout => \io2|Add24~74\);

-- Location: FF_X21_Y27_N17
\io2|kbWatchdogTimer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~73_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(15));

-- Location: LABCELL_X21_Y27_N18
\io2|Add24~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~69_sumout\ = SUM(( \io2|kbWatchdogTimer\(16) ) + ( GND ) + ( \io2|Add24~74\ ))
-- \io2|Add24~70\ = CARRY(( \io2|kbWatchdogTimer\(16) ) + ( GND ) + ( \io2|Add24~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(16),
	cin => \io2|Add24~74\,
	sumout => \io2|Add24~69_sumout\,
	cout => \io2|Add24~70\);

-- Location: FF_X21_Y27_N20
\io2|kbWatchdogTimer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~69_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(16));

-- Location: LABCELL_X21_Y27_N21
\io2|Add24~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~85_sumout\ = SUM(( \io2|kbWatchdogTimer\(17) ) + ( GND ) + ( \io2|Add24~70\ ))
-- \io2|Add24~86\ = CARRY(( \io2|kbWatchdogTimer\(17) ) + ( GND ) + ( \io2|Add24~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(17),
	cin => \io2|Add24~70\,
	sumout => \io2|Add24~85_sumout\,
	cout => \io2|Add24~86\);

-- Location: FF_X21_Y27_N22
\io2|kbWatchdogTimer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~85_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(17));

-- Location: LABCELL_X21_Y27_N24
\io2|Add24~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~81_sumout\ = SUM(( \io2|kbWatchdogTimer\(18) ) + ( GND ) + ( \io2|Add24~86\ ))
-- \io2|Add24~82\ = CARRY(( \io2|kbWatchdogTimer\(18) ) + ( GND ) + ( \io2|Add24~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(18),
	cin => \io2|Add24~86\,
	sumout => \io2|Add24~81_sumout\,
	cout => \io2|Add24~82\);

-- Location: FF_X21_Y27_N26
\io2|kbWatchdogTimer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~81_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(18));

-- Location: LABCELL_X21_Y27_N27
\io2|Add24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~9_sumout\ = SUM(( \io2|kbWatchdogTimer\(19) ) + ( GND ) + ( \io2|Add24~82\ ))
-- \io2|Add24~10\ = CARRY(( \io2|kbWatchdogTimer\(19) ) + ( GND ) + ( \io2|Add24~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(19),
	cin => \io2|Add24~82\,
	sumout => \io2|Add24~9_sumout\,
	cout => \io2|Add24~10\);

-- Location: FF_X21_Y27_N28
\io2|kbWatchdogTimer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~9_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(19));

-- Location: LABCELL_X21_Y27_N30
\io2|Add24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~5_sumout\ = SUM(( \io2|kbWatchdogTimer\(20) ) + ( GND ) + ( \io2|Add24~10\ ))
-- \io2|Add24~6\ = CARRY(( \io2|kbWatchdogTimer\(20) ) + ( GND ) + ( \io2|Add24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(20),
	cin => \io2|Add24~10\,
	sumout => \io2|Add24~5_sumout\,
	cout => \io2|Add24~6\);

-- Location: FF_X21_Y27_N31
\io2|kbWatchdogTimer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~5_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(20));

-- Location: LABCELL_X21_Y27_N33
\io2|Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~1_sumout\ = SUM(( \io2|kbWatchdogTimer[21]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add24~6\ ))
-- \io2|Add24~2\ = CARRY(( \io2|kbWatchdogTimer[21]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer[21]~DUPLICATE_q\,
	cin => \io2|Add24~6\,
	sumout => \io2|Add24~1_sumout\,
	cout => \io2|Add24~2\);

-- Location: FF_X21_Y27_N34
\io2|kbWatchdogTimer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~1_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(21));

-- Location: LABCELL_X21_Y27_N36
\io2|Add24~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~101_sumout\ = SUM(( \io2|kbWatchdogTimer\(22) ) + ( GND ) + ( \io2|Add24~2\ ))
-- \io2|Add24~102\ = CARRY(( \io2|kbWatchdogTimer\(22) ) + ( GND ) + ( \io2|Add24~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(22),
	cin => \io2|Add24~2\,
	sumout => \io2|Add24~101_sumout\,
	cout => \io2|Add24~102\);

-- Location: FF_X21_Y27_N38
\io2|kbWatchdogTimer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~101_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(22));

-- Location: LABCELL_X21_Y27_N39
\io2|Add24~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~97_sumout\ = SUM(( \io2|kbWatchdogTimer\(23) ) + ( GND ) + ( \io2|Add24~102\ ))
-- \io2|Add24~98\ = CARRY(( \io2|kbWatchdogTimer\(23) ) + ( GND ) + ( \io2|Add24~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(23),
	cin => \io2|Add24~102\,
	sumout => \io2|Add24~97_sumout\,
	cout => \io2|Add24~98\);

-- Location: FF_X21_Y27_N41
\io2|kbWatchdogTimer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~97_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(23));

-- Location: LABCELL_X21_Y27_N42
\io2|Add24~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~93_sumout\ = SUM(( \io2|kbWatchdogTimer\(24) ) + ( GND ) + ( \io2|Add24~98\ ))
-- \io2|Add24~94\ = CARRY(( \io2|kbWatchdogTimer\(24) ) + ( GND ) + ( \io2|Add24~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWatchdogTimer\(24),
	cin => \io2|Add24~98\,
	sumout => \io2|Add24~93_sumout\,
	cout => \io2|Add24~94\);

-- Location: FF_X21_Y27_N44
\io2|kbWatchdogTimer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~93_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(24));

-- Location: LABCELL_X21_Y27_N45
\io2|Add24~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add24~89_sumout\ = SUM(( \io2|kbWatchdogTimer\(25) ) + ( GND ) + ( \io2|Add24~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(25),
	cin => \io2|Add24~94\,
	sumout => \io2|Add24~89_sumout\);

-- Location: FF_X21_Y27_N46
\io2|kbWatchdogTimer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~89_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer\(25));

-- Location: LABCELL_X21_Y27_N51
\io2|LessThan27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~6_combout\ = ( \io2|kbWatchdogTimer\(24) & ( (\io2|kbWatchdogTimer\(22) & \io2|kbWatchdogTimer\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer\(22),
	datac => \io2|ALT_INV_kbWatchdogTimer\(23),
	dataf => \io2|ALT_INV_kbWatchdogTimer\(24),
	combout => \io2|LessThan27~6_combout\);

-- Location: LABCELL_X21_Y27_N48
\io2|LessThan27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~4_combout\ = ( !\io2|kbWatchdogTimer\(17) & ( !\io2|kbWatchdogTimer\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWatchdogTimer\(18),
	dataf => \io2|ALT_INV_kbWatchdogTimer\(17),
	combout => \io2|LessThan27~4_combout\);

-- Location: LABCELL_X21_Y27_N54
\io2|LessThan27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~2_combout\ = ( !\io2|kbWatchdogTimer\(12) & ( (!\io2|kbWatchdogTimer\(13) & (!\io2|kbWatchdogTimer\(11) & !\io2|kbWatchdogTimer\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWatchdogTimer\(13),
	datac => \io2|ALT_INV_kbWatchdogTimer\(11),
	datad => \io2|ALT_INV_kbWatchdogTimer\(10),
	dataf => \io2|ALT_INV_kbWatchdogTimer\(12),
	combout => \io2|LessThan27~2_combout\);

-- Location: LABCELL_X21_Y27_N57
\io2|LessThan27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~3_combout\ = ( \io2|kbWatchdogTimer\(14) & ( (\io2|kbWatchdogTimer\(16) & \io2|kbWatchdogTimer\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer\(16),
	datac => \io2|ALT_INV_kbWatchdogTimer\(15),
	dataf => \io2|ALT_INV_kbWatchdogTimer\(14),
	combout => \io2|LessThan27~3_combout\);

-- Location: FF_X21_Y28_N34
\io2|kbWatchdogTimer[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add24~13_sumout\,
	sclr => \io2|kbWatchdogTimer[18]~1_combout\,
	ena => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWatchdogTimer[1]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y28_N18
\io2|LessThan27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~0_combout\ = ( !\io2|kbWatchdogTimer\(5) & ( !\io2|kbWatchdogTimer\(4) & ( (!\io2|kbWatchdogTimer\(6) & (!\io2|kbWatchdogTimer\(3) & (!\io2|kbWatchdogTimer\(2) & !\io2|kbWatchdogTimer\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer\(6),
	datab => \io2|ALT_INV_kbWatchdogTimer\(3),
	datac => \io2|ALT_INV_kbWatchdogTimer\(2),
	datad => \io2|ALT_INV_kbWatchdogTimer\(0),
	datae => \io2|ALT_INV_kbWatchdogTimer\(5),
	dataf => \io2|ALT_INV_kbWatchdogTimer\(4),
	combout => \io2|LessThan27~0_combout\);

-- Location: LABCELL_X21_Y28_N0
\io2|LessThan27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~1_combout\ = ( \io2|kbWatchdogTimer\(8) & ( \io2|kbWatchdogTimer\(7) & ( \io2|kbWatchdogTimer\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWatchdogTimer\(9),
	datae => \io2|ALT_INV_kbWatchdogTimer\(8),
	dataf => \io2|ALT_INV_kbWatchdogTimer\(7),
	combout => \io2|LessThan27~1_combout\);

-- Location: MLABCELL_X23_Y27_N30
\io2|LessThan27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan27~5_combout\ = ( \io2|LessThan27~0_combout\ & ( \io2|LessThan27~1_combout\ & ( (\io2|LessThan27~4_combout\ & ((!\io2|LessThan27~3_combout\) # ((\io2|LessThan27~2_combout\ & !\io2|kbWatchdogTimer[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\io2|LessThan27~0_combout\ & ( \io2|LessThan27~1_combout\ & ( (\io2|LessThan27~4_combout\ & !\io2|LessThan27~3_combout\) ) ) ) # ( \io2|LessThan27~0_combout\ & ( !\io2|LessThan27~1_combout\ & ( (\io2|LessThan27~4_combout\ & ((!\io2|LessThan27~3_combout\) 
-- # (\io2|LessThan27~2_combout\))) ) ) ) # ( !\io2|LessThan27~0_combout\ & ( !\io2|LessThan27~1_combout\ & ( (\io2|LessThan27~4_combout\ & ((!\io2|LessThan27~3_combout\) # (\io2|LessThan27~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010000010100000101000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan27~4_combout\,
	datab => \io2|ALT_INV_LessThan27~2_combout\,
	datac => \io2|ALT_INV_LessThan27~3_combout\,
	datad => \io2|ALT_INV_kbWatchdogTimer[1]~DUPLICATE_q\,
	datae => \io2|ALT_INV_LessThan27~0_combout\,
	dataf => \io2|ALT_INV_LessThan27~1_combout\,
	combout => \io2|LessThan27~5_combout\);

-- Location: MLABCELL_X23_Y27_N48
\io2|kbWatchdogTimer[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWatchdogTimer[18]~0_combout\ = ( \io2|kbWatchdogTimer\(20) & ( \io2|LessThan27~5_combout\ & ( (!\io2|kbWatchdogTimer\(25) & !\io2|LessThan27~6_combout\) ) ) ) # ( !\io2|kbWatchdogTimer\(20) & ( \io2|LessThan27~5_combout\ & ( 
-- (!\io2|kbWatchdogTimer\(25) & ((!\io2|kbWatchdogTimer\(21)) # (!\io2|LessThan27~6_combout\))) ) ) ) # ( \io2|kbWatchdogTimer\(20) & ( !\io2|LessThan27~5_combout\ & ( (!\io2|kbWatchdogTimer\(25) & !\io2|LessThan27~6_combout\) ) ) ) # ( 
-- !\io2|kbWatchdogTimer\(20) & ( !\io2|LessThan27~5_combout\ & ( (!\io2|kbWatchdogTimer\(25) & ((!\io2|LessThan27~6_combout\) # ((!\io2|kbWatchdogTimer\(21) & !\io2|kbWatchdogTimer\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100000000000011110000101000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWatchdogTimer\(21),
	datab => \io2|ALT_INV_kbWatchdogTimer\(19),
	datac => \io2|ALT_INV_kbWatchdogTimer\(25),
	datad => \io2|ALT_INV_LessThan27~6_combout\,
	datae => \io2|ALT_INV_kbWatchdogTimer\(20),
	dataf => \io2|ALT_INV_LessThan27~5_combout\,
	combout => \io2|kbWatchdogTimer[18]~0_combout\);

-- Location: LABCELL_X24_Y28_N12
\io2|kbWriteTimer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWriteTimer~0_combout\ = ( !\io2|kbWatchdogTimer[18]~0_combout\ & ( (\io2|n_kbWR~q\ & ((!\io2|ps2ClkFiltered~q\) # (\io2|ps2PrevClk~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000011000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2PrevClk~DUPLICATE_q\,
	datac => \io2|ALT_INV_n_kbWR~q\,
	datad => \io2|ALT_INV_ps2ClkFiltered~q\,
	dataf => \io2|ALT_INV_kbWatchdogTimer[18]~0_combout\,
	combout => \io2|kbWriteTimer~0_combout\);

-- Location: LABCELL_X24_Y28_N54
\io2|kbWriteTimer[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWriteTimer[17]~1_combout\ = ( \io2|n_kbWR~0_combout\ & ( \io2|ps2PreviousByte[0]~1_combout\ ) ) # ( !\io2|n_kbWR~0_combout\ & ( \io2|ps2PreviousByte[0]~1_combout\ ) ) # ( \io2|n_kbWR~0_combout\ & ( !\io2|ps2PreviousByte[0]~1_combout\ & ( 
-- (!\io2|kbd_ctl~6_combout\ & (((\io2|kbWriteTimer~0_combout\)) # (\io2|ps2Scroll~1_combout\))) # (\io2|kbd_ctl~6_combout\ & (\io2|ps2Scroll~1_combout\ & (!\io2|n_kbWR~2_combout\))) ) ) ) # ( !\io2|n_kbWR~0_combout\ & ( !\io2|ps2PreviousByte[0]~1_combout\ & 
-- ( (!\io2|kbd_ctl~6_combout\ & \io2|kbWriteTimer~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100101011101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbd_ctl~6_combout\,
	datab => \io2|ALT_INV_ps2Scroll~1_combout\,
	datac => \io2|ALT_INV_n_kbWR~2_combout\,
	datad => \io2|ALT_INV_kbWriteTimer~0_combout\,
	datae => \io2|ALT_INV_n_kbWR~0_combout\,
	dataf => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	combout => \io2|kbWriteTimer[17]~1_combout\);

-- Location: FF_X25_Y28_N14
\io2|kbWriteTimer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~5_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(14));

-- Location: LABCELL_X25_Y28_N15
\io2|Add20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~9_sumout\ = SUM(( \io2|kbWriteTimer\(15) ) + ( GND ) + ( \io2|Add20~6\ ))
-- \io2|Add20~10\ = CARRY(( \io2|kbWriteTimer\(15) ) + ( GND ) + ( \io2|Add20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(15),
	cin => \io2|Add20~6\,
	sumout => \io2|Add20~9_sumout\,
	cout => \io2|Add20~10\);

-- Location: FF_X25_Y28_N16
\io2|kbWriteTimer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~9_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(15));

-- Location: LABCELL_X25_Y28_N18
\io2|Add20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~13_sumout\ = SUM(( \io2|kbWriteTimer\(16) ) + ( GND ) + ( \io2|Add20~10\ ))
-- \io2|Add20~14\ = CARRY(( \io2|kbWriteTimer\(16) ) + ( GND ) + ( \io2|Add20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(16),
	cin => \io2|Add20~10\,
	sumout => \io2|Add20~13_sumout\,
	cout => \io2|Add20~14\);

-- Location: FF_X25_Y28_N20
\io2|kbWriteTimer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~13_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(16));

-- Location: LABCELL_X25_Y28_N21
\io2|Add20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~33_sumout\ = SUM(( \io2|kbWriteTimer\(17) ) + ( GND ) + ( \io2|Add20~14\ ))
-- \io2|Add20~34\ = CARRY(( \io2|kbWriteTimer\(17) ) + ( GND ) + ( \io2|Add20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer\(17),
	cin => \io2|Add20~14\,
	sumout => \io2|Add20~33_sumout\,
	cout => \io2|Add20~34\);

-- Location: FF_X25_Y28_N23
\io2|kbWriteTimer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~33_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(17));

-- Location: LABCELL_X25_Y28_N24
\io2|Add20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~29_sumout\ = SUM(( \io2|kbWriteTimer\(18) ) + ( GND ) + ( \io2|Add20~34\ ))
-- \io2|Add20~30\ = CARRY(( \io2|kbWriteTimer\(18) ) + ( GND ) + ( \io2|Add20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(18),
	cin => \io2|Add20~34\,
	sumout => \io2|Add20~29_sumout\,
	cout => \io2|Add20~30\);

-- Location: FF_X25_Y28_N26
\io2|kbWriteTimer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~29_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(18));

-- Location: LABCELL_X25_Y28_N27
\io2|Add20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~25_sumout\ = SUM(( \io2|kbWriteTimer[19]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add20~30\ ))
-- \io2|Add20~26\ = CARRY(( \io2|kbWriteTimer[19]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer[19]~DUPLICATE_q\,
	cin => \io2|Add20~30\,
	sumout => \io2|Add20~25_sumout\,
	cout => \io2|Add20~26\);

-- Location: FF_X25_Y28_N29
\io2|kbWriteTimer[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~25_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[19]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y28_N30
\io2|Add20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~21_sumout\ = SUM(( \io2|kbWriteTimer\(20) ) + ( GND ) + ( \io2|Add20~26\ ))
-- \io2|Add20~22\ = CARRY(( \io2|kbWriteTimer\(20) ) + ( GND ) + ( \io2|Add20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWriteTimer\(20),
	cin => \io2|Add20~26\,
	sumout => \io2|Add20~21_sumout\,
	cout => \io2|Add20~22\);

-- Location: FF_X25_Y28_N32
\io2|kbWriteTimer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~21_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(20));

-- Location: LABCELL_X25_Y28_N33
\io2|Add20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~17_sumout\ = SUM(( \io2|kbWriteTimer\(21) ) + ( GND ) + ( \io2|Add20~22\ ))
-- \io2|Add20~18\ = CARRY(( \io2|kbWriteTimer\(21) ) + ( GND ) + ( \io2|Add20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(21),
	cin => \io2|Add20~22\,
	sumout => \io2|Add20~17_sumout\,
	cout => \io2|Add20~18\);

-- Location: FF_X25_Y28_N35
\io2|kbWriteTimer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~17_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(21));

-- Location: LABCELL_X25_Y28_N36
\io2|Add20~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~49_sumout\ = SUM(( \io2|kbWriteTimer\(22) ) + ( GND ) + ( \io2|Add20~18\ ))
-- \io2|Add20~50\ = CARRY(( \io2|kbWriteTimer\(22) ) + ( GND ) + ( \io2|Add20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(22),
	cin => \io2|Add20~18\,
	sumout => \io2|Add20~49_sumout\,
	cout => \io2|Add20~50\);

-- Location: FF_X25_Y28_N38
\io2|kbWriteTimer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~49_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(22));

-- Location: LABCELL_X25_Y28_N39
\io2|Add20~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~45_sumout\ = SUM(( \io2|kbWriteTimer\(23) ) + ( GND ) + ( \io2|Add20~50\ ))
-- \io2|Add20~46\ = CARRY(( \io2|kbWriteTimer\(23) ) + ( GND ) + ( \io2|Add20~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(23),
	cin => \io2|Add20~50\,
	sumout => \io2|Add20~45_sumout\,
	cout => \io2|Add20~46\);

-- Location: FF_X25_Y28_N41
\io2|kbWriteTimer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~45_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(23));

-- Location: LABCELL_X25_Y28_N42
\io2|Add20~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~41_sumout\ = SUM(( \io2|kbWriteTimer\(24) ) + ( GND ) + ( \io2|Add20~46\ ))
-- \io2|Add20~42\ = CARRY(( \io2|kbWriteTimer\(24) ) + ( GND ) + ( \io2|Add20~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWriteTimer\(24),
	cin => \io2|Add20~46\,
	sumout => \io2|Add20~41_sumout\,
	cout => \io2|Add20~42\);

-- Location: FF_X25_Y28_N44
\io2|kbWriteTimer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~41_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(24));

-- Location: LABCELL_X25_Y28_N45
\io2|Add20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~37_sumout\ = SUM(( \io2|kbWriteTimer\(25) ) + ( GND ) + ( \io2|Add20~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(25),
	cin => \io2|Add20~42\,
	sumout => \io2|Add20~37_sumout\);

-- Location: FF_X25_Y28_N47
\io2|kbWriteTimer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~37_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(25));

-- Location: LABCELL_X25_Y28_N54
\io2|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~0_combout\ = ( !\io2|kbWriteTimer\(24) & ( (!\io2|kbWriteTimer\(17) & (!\io2|kbWriteTimer\(23) & (!\io2|kbWriteTimer\(22) & !\io2|kbWriteTimer\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(17),
	datab => \io2|ALT_INV_kbWriteTimer\(23),
	datac => \io2|ALT_INV_kbWriteTimer\(22),
	datad => \io2|ALT_INV_kbWriteTimer\(25),
	dataf => \io2|ALT_INV_kbWriteTimer\(24),
	combout => \io2|Equal11~0_combout\);

-- Location: FF_X25_Y28_N28
\io2|kbWriteTimer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~25_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(19));

-- Location: LABCELL_X25_Y28_N48
\io2|Equal11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~1_combout\ = ( \io2|Equal11~0_combout\ & ( !\io2|kbWriteTimer\(19) & ( (!\io2|kbWriteTimer\(21) & (!\io2|kbWriteTimer\(18) & !\io2|kbWriteTimer\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(21),
	datac => \io2|ALT_INV_kbWriteTimer\(18),
	datad => \io2|ALT_INV_kbWriteTimer\(20),
	datae => \io2|ALT_INV_Equal11~0_combout\,
	dataf => \io2|ALT_INV_kbWriteTimer\(19),
	combout => \io2|Equal11~1_combout\);

-- Location: FF_X25_Y28_N19
\io2|kbWriteTimer[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~13_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[16]~DUPLICATE_q\);

-- Location: FF_X25_Y29_N47
\io2|kbWriteTimer[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~69_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[5]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y29_N9
\io2|Equal11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~4_combout\ = ( \io2|kbWriteTimer[5]~DUPLICATE_q\ & ( \io2|kbWriteTimer\(6) & ( (\io2|kbWriteTimer\(3) & (\io2|kbWriteTimer\(4) & \io2|kbWriteTimer[7]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWriteTimer\(3),
	datac => \io2|ALT_INV_kbWriteTimer\(4),
	datad => \io2|ALT_INV_kbWriteTimer[7]~DUPLICATE_q\,
	datae => \io2|ALT_INV_kbWriteTimer[5]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbWriteTimer\(6),
	combout => \io2|Equal11~4_combout\);

-- Location: FF_X25_Y28_N7
\io2|kbWriteTimer[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~85_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[12]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y29_N48
\io2|Equal11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~2_combout\ = ( !\io2|kbWriteTimer[12]~DUPLICATE_q\ & ( !\io2|kbWriteTimer\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer\(11),
	dataf => \io2|ALT_INV_kbWriteTimer[12]~DUPLICATE_q\,
	combout => \io2|Equal11~2_combout\);

-- Location: FF_X25_Y28_N1
\io2|kbWriteTimer[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~81_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[10]~DUPLICATE_q\);

-- Location: FF_X25_Y29_N56
\io2|kbWriteTimer[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~61_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[8]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y29_N21
\io2|Equal11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~3_combout\ = ( !\io2|kbWriteTimer\(9) & ( !\io2|kbWriteTimer[8]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer[8]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbWriteTimer\(9),
	combout => \io2|Equal11~3_combout\);

-- Location: FF_X25_Y28_N17
\io2|kbWriteTimer[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~9_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[15]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y28_N57
\io2|Equal11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~5_combout\ = ( !\io2|kbWriteTimer\(14) & ( !\io2|kbWriteTimer[15]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer[15]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbWriteTimer\(14),
	combout => \io2|Equal11~5_combout\);

-- Location: LABCELL_X24_Y29_N30
\io2|LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan16~0_combout\ = ( \io2|Equal11~3_combout\ & ( \io2|Equal11~5_combout\ & ( (!\io2|kbWriteTimer\(13)) # ((\io2|Equal11~2_combout\ & ((!\io2|Equal11~4_combout\) # (!\io2|kbWriteTimer[10]~DUPLICATE_q\)))) ) ) ) # ( !\io2|Equal11~3_combout\ & ( 
-- \io2|Equal11~5_combout\ & ( (!\io2|kbWriteTimer\(13)) # ((\io2|Equal11~2_combout\ & !\io2|kbWriteTimer[10]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011001100111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal11~4_combout\,
	datab => \io2|ALT_INV_kbWriteTimer\(13),
	datac => \io2|ALT_INV_Equal11~2_combout\,
	datad => \io2|ALT_INV_kbWriteTimer[10]~DUPLICATE_q\,
	datae => \io2|ALT_INV_Equal11~3_combout\,
	dataf => \io2|ALT_INV_Equal11~5_combout\,
	combout => \io2|LessThan16~0_combout\);

-- Location: FF_X25_Y29_N34
\io2|kbWriteTimer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~97_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(1));

-- Location: FF_X24_Y29_N59
\io2|kbWriteTimer[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add20~93_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	sload => VCC,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[0]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y29_N27
\io2|Equal11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~6_combout\ = ( \io2|kbWriteTimer[10]~DUPLICATE_q\ & ( (!\io2|kbWriteTimer\(1) & (!\io2|kbWriteTimer[0]~DUPLICATE_q\ & (!\io2|kbWriteTimer\(2) & \io2|kbWriteTimer\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(1),
	datab => \io2|ALT_INV_kbWriteTimer[0]~DUPLICATE_q\,
	datac => \io2|ALT_INV_kbWriteTimer\(2),
	datad => \io2|ALT_INV_kbWriteTimer\(13),
	dataf => \io2|ALT_INV_kbWriteTimer[10]~DUPLICATE_q\,
	combout => \io2|Equal11~6_combout\);

-- Location: LABCELL_X24_Y29_N0
\io2|Equal11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal11~7_combout\ = ( \io2|Equal11~6_combout\ & ( \io2|Equal11~5_combout\ & ( (\io2|Equal11~3_combout\ & (\io2|Equal11~4_combout\ & (\io2|Equal11~2_combout\ & \io2|kbWriteTimer[16]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal11~3_combout\,
	datab => \io2|ALT_INV_Equal11~4_combout\,
	datac => \io2|ALT_INV_Equal11~2_combout\,
	datad => \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\,
	datae => \io2|ALT_INV_Equal11~6_combout\,
	dataf => \io2|ALT_INV_Equal11~5_combout\,
	combout => \io2|Equal11~7_combout\);

-- Location: FF_X25_Y29_N59
\io2|kbWriteTimer[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~53_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[9]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y29_N0
\io2|LessThan17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan17~0_combout\ = ( !\io2|kbWriteTimer[8]~DUPLICATE_q\ & ( !\io2|kbWriteTimer[10]~DUPLICATE_q\ & ( (!\io2|kbWriteTimer[9]~DUPLICATE_q\ & ((!\io2|kbWriteTimer[7]~DUPLICATE_q\) # ((!\io2|kbWriteTimer\(6)) # (!\io2|kbWriteTimer[5]~DUPLICATE_q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer[7]~DUPLICATE_q\,
	datab => \io2|ALT_INV_kbWriteTimer[9]~DUPLICATE_q\,
	datac => \io2|ALT_INV_kbWriteTimer\(6),
	datad => \io2|ALT_INV_kbWriteTimer[5]~DUPLICATE_q\,
	datae => \io2|ALT_INV_kbWriteTimer[8]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbWriteTimer[10]~DUPLICATE_q\,
	combout => \io2|LessThan17~0_combout\);

-- Location: LABCELL_X24_Y28_N0
\io2|LessThan17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan17~1_combout\ = ( \io2|LessThan17~0_combout\ & ( (\io2|Equal11~5_combout\ & ((!\io2|kbWriteTimer\(13)) # (!\io2|kbWriteTimer\(12)))) ) ) # ( !\io2|LessThan17~0_combout\ & ( (\io2|Equal11~5_combout\ & ((!\io2|kbWriteTimer\(13)) # 
-- ((!\io2|kbWriteTimer\(11) & !\io2|kbWriteTimer\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000100010001100100010001000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(13),
	datab => \io2|ALT_INV_Equal11~5_combout\,
	datac => \io2|ALT_INV_kbWriteTimer\(11),
	datad => \io2|ALT_INV_kbWriteTimer\(12),
	dataf => \io2|ALT_INV_LessThan17~0_combout\,
	combout => \io2|LessThan17~1_combout\);

-- Location: LABCELL_X21_Y28_N12
\io2|ps2PreviousByte[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2PreviousByte[0]~0_combout\ = ( \io2|LessThan17~1_combout\ & ( \io2|Equal11~1_combout\ ) ) # ( !\io2|LessThan17~1_combout\ & ( (\io2|Equal11~1_combout\ & ((!\io2|kbWriteTimer[16]~DUPLICATE_q\) # ((\io2|Equal11~7_combout\) # 
-- (\io2|LessThan16~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010101010001010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal11~1_combout\,
	datab => \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\,
	datac => \io2|ALT_INV_LessThan16~0_combout\,
	datad => \io2|ALT_INV_Equal11~7_combout\,
	dataf => \io2|ALT_INV_LessThan17~1_combout\,
	combout => \io2|ps2PreviousByte[0]~0_combout\);

-- Location: LABCELL_X21_Y28_N27
\io2|ps2PreviousByte[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2PreviousByte[0]~1_combout\ = ( \io2|LessThan14~3_combout\ & ( \io2|ps2PreviousByte[0]~0_combout\ & ( \io2|n_kbWR~DUPLICATE_q\ ) ) ) # ( !\io2|LessThan14~3_combout\ & ( \io2|ps2PreviousByte[0]~0_combout\ & ( \io2|n_kbWR~DUPLICATE_q\ ) ) ) # ( 
-- \io2|LessThan14~3_combout\ & ( !\io2|ps2PreviousByte[0]~0_combout\ & ( \io2|n_kbWR~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	datae => \io2|ALT_INV_LessThan14~3_combout\,
	dataf => \io2|ALT_INV_ps2PreviousByte[0]~0_combout\,
	combout => \io2|ps2PreviousByte[0]~1_combout\);

-- Location: FF_X24_Y29_N58
\io2|kbWriteTimer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add20~93_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	sload => VCC,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(0));

-- Location: LABCELL_X25_Y29_N33
\io2|Add20~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~97_sumout\ = SUM(( \io2|kbWriteTimer[1]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add20~94\ ))
-- \io2|Add20~98\ = CARRY(( \io2|kbWriteTimer[1]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add20~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer[1]~DUPLICATE_q\,
	cin => \io2|Add20~94\,
	sumout => \io2|Add20~97_sumout\,
	cout => \io2|Add20~98\);

-- Location: FF_X25_Y29_N35
\io2|kbWriteTimer[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~97_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[1]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y29_N36
\io2|Add20~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~101_sumout\ = SUM(( \io2|kbWriteTimer\(2) ) + ( GND ) + ( \io2|Add20~98\ ))
-- \io2|Add20~102\ = CARRY(( \io2|kbWriteTimer\(2) ) + ( GND ) + ( \io2|Add20~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(2),
	cin => \io2|Add20~98\,
	sumout => \io2|Add20~101_sumout\,
	cout => \io2|Add20~102\);

-- Location: FF_X25_Y29_N38
\io2|kbWriteTimer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~101_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(2));

-- Location: LABCELL_X25_Y29_N39
\io2|Add20~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~73_sumout\ = SUM(( \io2|kbWriteTimer\(3) ) + ( GND ) + ( \io2|Add20~102\ ))
-- \io2|Add20~74\ = CARRY(( \io2|kbWriteTimer\(3) ) + ( GND ) + ( \io2|Add20~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(3),
	cin => \io2|Add20~102\,
	sumout => \io2|Add20~73_sumout\,
	cout => \io2|Add20~74\);

-- Location: FF_X25_Y29_N41
\io2|kbWriteTimer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~73_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(3));

-- Location: LABCELL_X25_Y29_N42
\io2|Add20~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~77_sumout\ = SUM(( \io2|kbWriteTimer\(4) ) + ( GND ) + ( \io2|Add20~74\ ))
-- \io2|Add20~78\ = CARRY(( \io2|kbWriteTimer\(4) ) + ( GND ) + ( \io2|Add20~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWriteTimer\(4),
	cin => \io2|Add20~74\,
	sumout => \io2|Add20~77_sumout\,
	cout => \io2|Add20~78\);

-- Location: FF_X25_Y29_N44
\io2|kbWriteTimer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~77_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(4));

-- Location: LABCELL_X25_Y29_N45
\io2|Add20~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~69_sumout\ = SUM(( \io2|kbWriteTimer\(5) ) + ( GND ) + ( \io2|Add20~78\ ))
-- \io2|Add20~70\ = CARRY(( \io2|kbWriteTimer\(5) ) + ( GND ) + ( \io2|Add20~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(5),
	cin => \io2|Add20~78\,
	sumout => \io2|Add20~69_sumout\,
	cout => \io2|Add20~70\);

-- Location: FF_X25_Y29_N46
\io2|kbWriteTimer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~69_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(5));

-- Location: LABCELL_X25_Y29_N48
\io2|Add20~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~65_sumout\ = SUM(( \io2|kbWriteTimer\(6) ) + ( GND ) + ( \io2|Add20~70\ ))
-- \io2|Add20~66\ = CARRY(( \io2|kbWriteTimer\(6) ) + ( GND ) + ( \io2|Add20~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(6),
	cin => \io2|Add20~70\,
	sumout => \io2|Add20~65_sumout\,
	cout => \io2|Add20~66\);

-- Location: FF_X25_Y29_N50
\io2|kbWriteTimer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~65_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(6));

-- Location: LABCELL_X25_Y29_N51
\io2|Add20~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~57_sumout\ = SUM(( \io2|kbWriteTimer[7]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add20~66\ ))
-- \io2|Add20~58\ = CARRY(( \io2|kbWriteTimer[7]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add20~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer[7]~DUPLICATE_q\,
	cin => \io2|Add20~66\,
	sumout => \io2|Add20~57_sumout\,
	cout => \io2|Add20~58\);

-- Location: FF_X25_Y29_N53
\io2|kbWriteTimer[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~57_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer[7]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y29_N54
\io2|Add20~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~61_sumout\ = SUM(( \io2|kbWriteTimer\(8) ) + ( GND ) + ( \io2|Add20~58\ ))
-- \io2|Add20~62\ = CARRY(( \io2|kbWriteTimer\(8) ) + ( GND ) + ( \io2|Add20~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer\(8),
	cin => \io2|Add20~58\,
	sumout => \io2|Add20~61_sumout\,
	cout => \io2|Add20~62\);

-- Location: FF_X25_Y29_N55
\io2|kbWriteTimer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~61_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(8));

-- Location: LABCELL_X25_Y29_N57
\io2|Add20~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~53_sumout\ = SUM(( \io2|kbWriteTimer\(9) ) + ( GND ) + ( \io2|Add20~62\ ))
-- \io2|Add20~54\ = CARRY(( \io2|kbWriteTimer\(9) ) + ( GND ) + ( \io2|Add20~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(9),
	cin => \io2|Add20~62\,
	sumout => \io2|Add20~53_sumout\,
	cout => \io2|Add20~54\);

-- Location: FF_X25_Y29_N58
\io2|kbWriteTimer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~53_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(9));

-- Location: LABCELL_X25_Y28_N0
\io2|Add20~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~81_sumout\ = SUM(( \io2|kbWriteTimer\(10) ) + ( GND ) + ( \io2|Add20~54\ ))
-- \io2|Add20~82\ = CARRY(( \io2|kbWriteTimer\(10) ) + ( GND ) + ( \io2|Add20~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer\(10),
	cin => \io2|Add20~54\,
	sumout => \io2|Add20~81_sumout\,
	cout => \io2|Add20~82\);

-- Location: FF_X25_Y28_N2
\io2|kbWriteTimer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~81_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(10));

-- Location: LABCELL_X25_Y28_N3
\io2|Add20~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~89_sumout\ = SUM(( \io2|kbWriteTimer\(11) ) + ( GND ) + ( \io2|Add20~82\ ))
-- \io2|Add20~90\ = CARRY(( \io2|kbWriteTimer\(11) ) + ( GND ) + ( \io2|Add20~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbWriteTimer\(11),
	cin => \io2|Add20~82\,
	sumout => \io2|Add20~89_sumout\,
	cout => \io2|Add20~90\);

-- Location: FF_X25_Y28_N5
\io2|kbWriteTimer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~89_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(11));

-- Location: LABCELL_X25_Y28_N6
\io2|Add20~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add20~85_sumout\ = SUM(( \io2|kbWriteTimer\(12) ) + ( GND ) + ( \io2|Add20~90\ ))
-- \io2|Add20~86\ = CARRY(( \io2|kbWriteTimer\(12) ) + ( GND ) + ( \io2|Add20~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWriteTimer\(12),
	cin => \io2|Add20~90\,
	sumout => \io2|Add20~85_sumout\,
	cout => \io2|Add20~86\);

-- Location: FF_X25_Y28_N8
\io2|kbWriteTimer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~85_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(12));

-- Location: FF_X25_Y28_N11
\io2|kbWriteTimer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~1_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(13));

-- Location: FF_X25_Y29_N52
\io2|kbWriteTimer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add20~57_sumout\,
	sclr => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	ena => \io2|kbWriteTimer[17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWriteTimer\(7));

-- Location: LABCELL_X25_Y29_N12
\io2|LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan14~0_combout\ = ( \io2|kbWriteTimer\(3) & ( (!\io2|kbWriteTimer\(6) & !\io2|kbWriteTimer[5]~DUPLICATE_q\) ) ) # ( !\io2|kbWriteTimer\(3) & ( (!\io2|kbWriteTimer\(6) & ((!\io2|kbWriteTimer\(4)) # (!\io2|kbWriteTimer[5]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWriteTimer\(4),
	datac => \io2|ALT_INV_kbWriteTimer\(6),
	datad => \io2|ALT_INV_kbWriteTimer[5]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbWriteTimer\(3),
	combout => \io2|LessThan14~0_combout\);

-- Location: LABCELL_X24_Y29_N15
\io2|LessThan14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan14~1_combout\ = ( !\io2|kbWriteTimer[12]~DUPLICATE_q\ & ( (!\io2|kbWriteTimer[10]~DUPLICATE_q\ & !\io2|kbWriteTimer\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer[10]~DUPLICATE_q\,
	datad => \io2|ALT_INV_kbWriteTimer\(11),
	dataf => \io2|ALT_INV_kbWriteTimer[12]~DUPLICATE_q\,
	combout => \io2|LessThan14~1_combout\);

-- Location: LABCELL_X24_Y29_N18
\io2|LessThan14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan14~2_combout\ = ( \io2|LessThan14~1_combout\ & ( (!\io2|kbWriteTimer\(9) & ((!\io2|kbWriteTimer\(7)) # ((!\io2|kbWriteTimer[8]~DUPLICATE_q\) # (\io2|LessThan14~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000101100001111000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(7),
	datab => \io2|ALT_INV_LessThan14~0_combout\,
	datac => \io2|ALT_INV_kbWriteTimer\(9),
	datad => \io2|ALT_INV_kbWriteTimer[8]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_LessThan14~1_combout\,
	combout => \io2|LessThan14~2_combout\);

-- Location: LABCELL_X21_Y28_N6
\io2|LessThan14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan14~3_combout\ = ( \io2|Equal11~1_combout\ & ( \io2|LessThan14~2_combout\ & ( (!\io2|kbWriteTimer[15]~DUPLICATE_q\ & !\io2|kbWriteTimer[16]~DUPLICATE_q\) ) ) ) # ( \io2|Equal11~1_combout\ & ( !\io2|LessThan14~2_combout\ & ( 
-- (!\io2|kbWriteTimer[15]~DUPLICATE_q\ & (!\io2|kbWriteTimer[16]~DUPLICATE_q\ & ((!\io2|kbWriteTimer\(13)) # (!\io2|kbWriteTimer\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(13),
	datab => \io2|ALT_INV_kbWriteTimer\(14),
	datac => \io2|ALT_INV_kbWriteTimer[15]~DUPLICATE_q\,
	datad => \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\,
	datae => \io2|ALT_INV_Equal11~1_combout\,
	dataf => \io2|ALT_INV_LessThan14~2_combout\,
	combout => \io2|LessThan14~3_combout\);

-- Location: LABCELL_X21_Y28_N15
\io2|kbd_ctl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~0_combout\ = ( \io2|LessThan14~3_combout\ & ( \io2|n_kbWR~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	dataf => \io2|ALT_INV_LessThan14~3_combout\,
	combout => \io2|kbd_ctl~0_combout\);

-- Location: FF_X25_Y27_N58
\io2|ps2WriteClkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount\(1));

-- Location: LABCELL_X25_Y29_N24
\io2|LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan15~0_combout\ = ( \io2|kbWriteTimer\(8) & ( \io2|kbWriteTimer\(4) & ( (\io2|kbWriteTimer\(9) & ((\io2|kbWriteTimer\(6)) # (\io2|kbWriteTimer\(7)))) ) ) ) # ( \io2|kbWriteTimer\(8) & ( !\io2|kbWriteTimer\(4) & ( (\io2|kbWriteTimer\(9) & 
-- (((\io2|kbWriteTimer\(6) & \io2|kbWriteTimer\(5))) # (\io2|kbWriteTimer\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001010100000000000000000001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer\(9),
	datab => \io2|ALT_INV_kbWriteTimer\(7),
	datac => \io2|ALT_INV_kbWriteTimer\(6),
	datad => \io2|ALT_INV_kbWriteTimer\(5),
	datae => \io2|ALT_INV_kbWriteTimer\(8),
	dataf => \io2|ALT_INV_kbWriteTimer\(4),
	combout => \io2|LessThan15~0_combout\);

-- Location: LABCELL_X25_Y29_N18
\io2|LessThan15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan15~1_combout\ = ( \io2|LessThan14~1_combout\ & ( (\io2|kbWriteTimer[15]~DUPLICATE_q\ & (\io2|kbWriteTimer\(14) & ((\io2|LessThan15~0_combout\) # (\io2|kbWriteTimer\(13))))) ) ) # ( !\io2|LessThan14~1_combout\ & ( 
-- (\io2|kbWriteTimer[15]~DUPLICATE_q\ & \io2|kbWriteTimer\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbWriteTimer[15]~DUPLICATE_q\,
	datab => \io2|ALT_INV_kbWriteTimer\(13),
	datac => \io2|ALT_INV_LessThan15~0_combout\,
	datad => \io2|ALT_INV_kbWriteTimer\(14),
	dataf => \io2|ALT_INV_LessThan14~1_combout\,
	combout => \io2|LessThan15~1_combout\);

-- Location: LABCELL_X24_Y29_N6
\io2|kbd_ctl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~1_combout\ = ( !\io2|LessThan15~1_combout\ & ( (\io2|n_kbWR~q\ & (!\io2|kbWriteTimer[16]~DUPLICATE_q\ & \io2|Equal11~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~q\,
	datac => \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\,
	datad => \io2|ALT_INV_Equal11~1_combout\,
	dataf => \io2|ALT_INV_LessThan15~1_combout\,
	combout => \io2|kbd_ctl~1_combout\);

-- Location: LABCELL_X24_Y29_N54
\io2|kbd_ctl~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~3_combout\ = ( \io2|Equal11~1_combout\ & ( \io2|n_kbWR~q\ & ( \io2|Equal11~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal11~7_combout\,
	datae => \io2|ALT_INV_Equal11~1_combout\,
	dataf => \io2|ALT_INV_n_kbWR~q\,
	combout => \io2|kbd_ctl~3_combout\);

-- Location: LABCELL_X24_Y29_N21
\io2|LessThan16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan16~1_combout\ = ( \io2|LessThan16~0_combout\ & ( \io2|Equal11~1_combout\ ) ) # ( !\io2|LessThan16~0_combout\ & ( (!\io2|kbWriteTimer[16]~DUPLICATE_q\ & \io2|Equal11~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\,
	datad => \io2|ALT_INV_Equal11~1_combout\,
	dataf => \io2|ALT_INV_LessThan16~0_combout\,
	combout => \io2|LessThan16~1_combout\);

-- Location: LABCELL_X24_Y29_N24
\io2|LessThan17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan17~2_combout\ = ( \io2|LessThan17~1_combout\ & ( \io2|Equal11~1_combout\ ) ) # ( !\io2|LessThan17~1_combout\ & ( (!\io2|kbWriteTimer[16]~DUPLICATE_q\ & \io2|Equal11~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbWriteTimer[16]~DUPLICATE_q\,
	datad => \io2|ALT_INV_Equal11~1_combout\,
	dataf => \io2|ALT_INV_LessThan17~1_combout\,
	combout => \io2|LessThan17~2_combout\);

-- Location: LABCELL_X24_Y29_N36
\io2|kbWRParity~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWRParity~2_combout\ = ( !\io2|LessThan16~1_combout\ & ( !\io2|LessThan17~2_combout\ & ( (\io2|n_kbWR~q\ & (!\io2|kbd_ctl~1_combout\ & (!\io2|kbd_ctl~3_combout\ & \io2|kbBuffer~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~q\,
	datab => \io2|ALT_INV_kbd_ctl~1_combout\,
	datac => \io2|ALT_INV_kbd_ctl~3_combout\,
	datad => \io2|ALT_INV_kbBuffer~21_combout\,
	datae => \io2|ALT_INV_LessThan16~1_combout\,
	dataf => \io2|ALT_INV_LessThan17~2_combout\,
	combout => \io2|kbWRParity~2_combout\);

-- Location: LABCELL_X25_Y27_N48
\io2|ps2WriteClkCount[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount[0]~1_combout\ = ( \io2|kbWRParity~2_combout\ & ( (!\io2|ps2WriteClkCount~0_combout\ & (\io2|Equal29~0_combout\ & !\io2|kbd_ctl~0_combout\)) ) ) # ( !\io2|kbWRParity~2_combout\ & ( !\io2|kbd_ctl~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2WriteClkCount~0_combout\,
	datac => \io2|ALT_INV_Equal29~0_combout\,
	datad => \io2|ALT_INV_kbd_ctl~0_combout\,
	dataf => \io2|ALT_INV_kbWRParity~2_combout\,
	combout => \io2|ps2WriteClkCount[0]~1_combout\);

-- Location: LABCELL_X25_Y27_N57
\io2|ps2WriteClkCount[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount[1]~4_combout\ = ( \io2|ps2WriteClkCount[0]~1_combout\ & ( \io2|ps2WriteClkCount\(1) ) ) # ( !\io2|ps2WriteClkCount[0]~1_combout\ & ( (\io2|ps2WriteClkCount~0_combout\ & (!\io2|kbd_ctl~0_combout\ & (!\io2|ps2WriteClkCount\(0) $ 
-- (!\io2|ps2WriteClkCount\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000100000000100000010000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount\(0),
	datab => \io2|ALT_INV_ps2WriteClkCount~0_combout\,
	datac => \io2|ALT_INV_kbd_ctl~0_combout\,
	datad => \io2|ALT_INV_ps2WriteClkCount\(1),
	dataf => \io2|ALT_INV_ps2WriteClkCount[0]~1_combout\,
	combout => \io2|ps2WriteClkCount[1]~4_combout\);

-- Location: FF_X25_Y27_N59
\io2|ps2WriteClkCount[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount[1]~DUPLICATE_q\);

-- Location: FF_X25_Y27_N37
\io2|ps2WriteClkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount\(2));

-- Location: LABCELL_X24_Y27_N18
\io2|Add23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add23~0_combout\ = ( \io2|ps2WriteClkCount\(0) & ( (\io2|ps2WriteClkCount\(1) & \io2|ps2WriteClkCount\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2WriteClkCount\(1),
	datac => \io2|ALT_INV_ps2WriteClkCount\(2),
	dataf => \io2|ALT_INV_ps2WriteClkCount\(0),
	combout => \io2|Add23~0_combout\);

-- Location: LABCELL_X25_Y27_N3
\io2|ps2WriteClkCount[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount[3]~2_combout\ = ( \io2|ps2WriteClkCount[0]~1_combout\ & ( \io2|ps2WriteClkCount\(3) ) ) # ( !\io2|ps2WriteClkCount[0]~1_combout\ & ( (!\io2|kbd_ctl~0_combout\ & (\io2|ps2WriteClkCount~0_combout\ & (!\io2|Add23~0_combout\ $ 
-- (!\io2|ps2WriteClkCount\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000000100010000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbd_ctl~0_combout\,
	datab => \io2|ALT_INV_ps2WriteClkCount~0_combout\,
	datac => \io2|ALT_INV_Add23~0_combout\,
	datad => \io2|ALT_INV_ps2WriteClkCount\(3),
	dataf => \io2|ALT_INV_ps2WriteClkCount[0]~1_combout\,
	combout => \io2|ps2WriteClkCount[3]~2_combout\);

-- Location: FF_X25_Y27_N5
\io2|ps2WriteClkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount\(3));

-- Location: LABCELL_X24_Y29_N12
\io2|ps2WriteClkCount[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount[4]~6_combout\ = ( !\io2|kbd_ctl~0_combout\ & ( \io2|ps2WriteClkCount\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_ps2WriteClkCount\(4),
	dataf => \io2|ALT_INV_kbd_ctl~0_combout\,
	combout => \io2|ps2WriteClkCount[4]~6_combout\);

-- Location: FF_X24_Y29_N13
\io2|ps2WriteClkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount\(4));

-- Location: LABCELL_X25_Y27_N24
\io2|ps2WriteClkCount~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount~0_combout\ = ( !\io2|ps2WriteClkCount\(4) & ( (!\io2|ps2WriteClkCount\(3)) # ((!\io2|ps2WriteClkCount[2]~DUPLICATE_q\ & !\io2|ps2WriteClkCount[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount[2]~DUPLICATE_q\,
	datab => \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_ps2WriteClkCount\(3),
	dataf => \io2|ALT_INV_ps2WriteClkCount\(4),
	combout => \io2|ps2WriteClkCount~0_combout\);

-- Location: LABCELL_X25_Y27_N51
\io2|ps2WriteClkCount[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount[0]~3_combout\ = ( \io2|ps2WriteClkCount[0]~1_combout\ & ( \io2|ps2WriteClkCount\(0) ) ) # ( !\io2|ps2WriteClkCount[0]~1_combout\ & ( (!\io2|kbd_ctl~0_combout\ & (\io2|ps2WriteClkCount~0_combout\ & !\io2|ps2WriteClkCount\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbd_ctl~0_combout\,
	datab => \io2|ALT_INV_ps2WriteClkCount~0_combout\,
	datad => \io2|ALT_INV_ps2WriteClkCount\(0),
	dataf => \io2|ALT_INV_ps2WriteClkCount[0]~1_combout\,
	combout => \io2|ps2WriteClkCount[0]~3_combout\);

-- Location: FF_X25_Y27_N53
\io2|ps2WriteClkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount\(0));

-- Location: LABCELL_X25_Y27_N36
\io2|ps2WriteClkCount[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteClkCount[2]~5_combout\ = ( \io2|ps2WriteClkCount\(2) & ( \io2|ps2WriteClkCount[0]~1_combout\ ) ) # ( \io2|ps2WriteClkCount\(2) & ( !\io2|ps2WriteClkCount[0]~1_combout\ & ( (\io2|ps2WriteClkCount~0_combout\ & (!\io2|kbd_ctl~0_combout\ & 
-- ((!\io2|ps2WriteClkCount\(0)) # (!\io2|ps2WriteClkCount[1]~DUPLICATE_q\)))) ) ) ) # ( !\io2|ps2WriteClkCount\(2) & ( !\io2|ps2WriteClkCount[0]~1_combout\ & ( (\io2|ps2WriteClkCount\(0) & (\io2|ps2WriteClkCount~0_combout\ & (!\io2|kbd_ctl~0_combout\ & 
-- \io2|ps2WriteClkCount[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000001100000010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount\(0),
	datab => \io2|ALT_INV_ps2WriteClkCount~0_combout\,
	datac => \io2|ALT_INV_kbd_ctl~0_combout\,
	datad => \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\,
	datae => \io2|ALT_INV_ps2WriteClkCount\(2),
	dataf => \io2|ALT_INV_ps2WriteClkCount[0]~1_combout\,
	combout => \io2|ps2WriteClkCount[2]~5_combout\);

-- Location: FF_X25_Y27_N38
\io2|ps2WriteClkCount[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteClkCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteClkCount[2]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y27_N27
\io2|Equal29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal29~0_combout\ = ( \io2|ps2WriteClkCount\(0) ) # ( !\io2|ps2WriteClkCount\(0) & ( ((!\io2|ps2WriteClkCount[1]~DUPLICATE_q\) # ((!\io2|ps2WriteClkCount\(3)) # (\io2|ps2WriteClkCount\(4)))) # (\io2|ps2WriteClkCount[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111111111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount[2]~DUPLICATE_q\,
	datab => \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_ps2WriteClkCount\(4),
	datad => \io2|ALT_INV_ps2WriteClkCount\(3),
	dataf => \io2|ALT_INV_ps2WriteClkCount\(0),
	combout => \io2|Equal29~0_combout\);

-- Location: MLABCELL_X23_Y27_N18
\io2|ps2WriteByte~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~4_combout\ = ( \io2|Equal29~0_combout\ & ( \io2|kbWatchdogTimer[18]~0_combout\ & ( (!\io2|n_kbWR~DUPLICATE_q\ & (\io2|n_kbWR~0_combout\ & (\io2|kbBuffer~21_combout\ & \io2|ps2Scroll~0_combout\))) ) ) ) # ( !\io2|Equal29~0_combout\ & ( 
-- \io2|kbWatchdogTimer[18]~0_combout\ & ( (\io2|kbBuffer~21_combout\ & (((\io2|n_kbWR~0_combout\ & \io2|ps2Scroll~0_combout\)) # (\io2|n_kbWR~DUPLICATE_q\))) ) ) ) # ( \io2|Equal29~0_combout\ & ( !\io2|kbWatchdogTimer[18]~0_combout\ & ( 
-- (!\io2|n_kbWR~DUPLICATE_q\ & (\io2|n_kbWR~0_combout\ & (\io2|kbBuffer~21_combout\ & \io2|ps2Scroll~0_combout\))) # (\io2|n_kbWR~DUPLICATE_q\ & (((!\io2|kbBuffer~21_combout\)))) ) ) ) # ( !\io2|Equal29~0_combout\ & ( !\io2|kbWatchdogTimer[18]~0_combout\ & 
-- ( ((\io2|n_kbWR~0_combout\ & (\io2|kbBuffer~21_combout\ & \io2|ps2Scroll~0_combout\))) # (\io2|n_kbWR~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010100000101001000000101000001110000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	datab => \io2|ALT_INV_n_kbWR~0_combout\,
	datac => \io2|ALT_INV_kbBuffer~21_combout\,
	datad => \io2|ALT_INV_ps2Scroll~0_combout\,
	datae => \io2|ALT_INV_Equal29~0_combout\,
	dataf => \io2|ALT_INV_kbWatchdogTimer[18]~0_combout\,
	combout => \io2|ps2WriteByte~4_combout\);

-- Location: MLABCELL_X23_Y28_N6
\io2|ps2WriteByte2[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2[0]~4_combout\ = ( !\io2|ps2PreviousByte[0]~1_combout\ & ( \io2|ps2WriteByte~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_ps2WriteByte~4_combout\,
	dataf => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	combout => \io2|ps2WriteByte2[0]~4_combout\);

-- Location: FF_X23_Y28_N34
\io2|ps2WriteByte2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte2~3_combout\,
	ena => \io2|ps2WriteByte2[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte2\(0));

-- Location: MLABCELL_X23_Y27_N36
\io2|ps2WriteByte~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~2_combout\ = ( \io2|n_kbWR~DUPLICATE_q\ & ( (\io2|kbBuffer~21_combout\ & \io2|ps2WriteByte2\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbBuffer~21_combout\,
	datad => \io2|ALT_INV_ps2WriteByte2\(0),
	dataf => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	combout => \io2|ps2WriteByte~2_combout\);

-- Location: MLABCELL_X23_Y27_N15
\io2|ps2WriteByte[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte[0]~3_combout\ = ( \io2|ps2PreviousByte\(7) & ( \io2|ps2WriteByte~1_combout\ & ( (!\io2|ps2PreviousByte\(4)) # (!\io2|kbd_ctl~4_combout\) ) ) ) # ( !\io2|ps2PreviousByte\(7) & ( \io2|ps2WriteByte~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2PreviousByte\(4),
	datac => \io2|ALT_INV_kbd_ctl~4_combout\,
	datae => \io2|ALT_INV_ps2PreviousByte\(7),
	dataf => \io2|ALT_INV_ps2WriteByte~1_combout\,
	combout => \io2|ps2WriteByte[0]~3_combout\);

-- Location: MLABCELL_X23_Y27_N57
\io2|ps2WriteByte[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte[0]~5_combout\ = ( !\io2|ps2PreviousByte[0]~1_combout\ & ( (\io2|ps2WriteByte~4_combout\ & (((!\io2|kbd_ctl~6_combout\) # (\io2|Equal19~1_combout\)) # (\io2|ps2WriteByte[0]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010101010100010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte~4_combout\,
	datab => \io2|ALT_INV_ps2WriteByte[0]~3_combout\,
	datac => \io2|ALT_INV_kbd_ctl~6_combout\,
	datad => \io2|ALT_INV_Equal19~1_combout\,
	dataf => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	combout => \io2|ps2WriteByte[0]~5_combout\);

-- Location: FF_X23_Y27_N37
\io2|ps2WriteByte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte~2_combout\,
	ena => \io2|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte\(0));

-- Location: LABCELL_X25_Y29_N15
\io2|Equal22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal22~1_combout\ = ( \io2|Equal18~0_combout\ & ( \io2|Equal22~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal22~0_combout\,
	dataf => \io2|ALT_INV_Equal18~0_combout\,
	combout => \io2|Equal22~1_combout\);

-- Location: MLABCELL_X23_Y28_N12
\io2|ps2Caps~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Caps~0_combout\ = ( \io2|ps2Scroll~1_combout\ & ( !\io2|ps2Caps~q\ $ (((!\io2|Equal22~1_combout\) # (\io2|Equal25~0_combout\))) ) ) # ( !\io2|ps2Scroll~1_combout\ & ( \io2|ps2Caps~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datac => \io2|ALT_INV_Equal22~1_combout\,
	datad => \io2|ALT_INV_ps2Caps~q\,
	dataf => \io2|ALT_INV_ps2Scroll~1_combout\,
	combout => \io2|ps2Caps~0_combout\);

-- Location: FF_X23_Y28_N14
\io2|ps2Caps\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2Caps~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Caps~q\);

-- Location: MLABCELL_X23_Y28_N24
\io2|Equal21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal21~1_combout\ = ( \io2|Equal20~1_combout\ & ( \io2|Equal21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal21~0_combout\,
	dataf => \io2|ALT_INV_Equal20~1_combout\,
	combout => \io2|Equal21~1_combout\);

-- Location: MLABCELL_X23_Y28_N42
\io2|ps2WriteByte2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~8_combout\ = ( \io2|Equal22~1_combout\ & ( \io2|Equal20~2_combout\ & ( (!\io2|Equal25~0_combout\ & ((\io2|ps2Caps~q\))) # (\io2|Equal25~0_combout\ & (!\io2|ps2WriteByte2\(2))) ) ) ) # ( !\io2|Equal22~1_combout\ & ( 
-- \io2|Equal20~2_combout\ & ( (!\io2|Equal25~0_combout\ & ((\io2|ps2Caps~q\))) # (\io2|Equal25~0_combout\ & (!\io2|ps2WriteByte2\(2))) ) ) ) # ( \io2|Equal22~1_combout\ & ( !\io2|Equal20~2_combout\ & ( (!\io2|Equal25~0_combout\ & ((!\io2|Equal21~1_combout\ 
-- $ (\io2|ps2Caps~q\)))) # (\io2|Equal25~0_combout\ & (!\io2|ps2WriteByte2\(2))) ) ) ) # ( !\io2|Equal22~1_combout\ & ( !\io2|Equal20~2_combout\ & ( (!\io2|Equal25~0_combout\ & ((!\io2|Equal21~1_combout\ & (!\io2|ps2WriteByte2\(2))) # 
-- (\io2|Equal21~1_combout\ & ((\io2|ps2Caps~q\))))) # (\io2|Equal25~0_combout\ & (!\io2|ps2WriteByte2\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101110111000100010111000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte2\(2),
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datac => \io2|ALT_INV_Equal21~1_combout\,
	datad => \io2|ALT_INV_ps2Caps~q\,
	datae => \io2|ALT_INV_Equal22~1_combout\,
	dataf => \io2|ALT_INV_Equal20~2_combout\,
	combout => \io2|ps2WriteByte2~8_combout\);

-- Location: MLABCELL_X23_Y28_N9
\io2|ps2WriteByte2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~9_combout\ = ( \io2|ps2WriteByte2~8_combout\ & ( (!\io2|ps2Caps~q\ & ((!\io2|kbBuffer~21_combout\) # ((\io2|Equal19~1_combout\ & !\io2|n_kbWR~q\)))) ) ) # ( !\io2|ps2WriteByte2~8_combout\ & ( (!\io2|kbBuffer~21_combout\ & 
-- (((!\io2|ps2Caps~q\)))) # (\io2|kbBuffer~21_combout\ & (!\io2|n_kbWR~q\ & ((!\io2|Equal19~1_combout\) # (!\io2|ps2Caps~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010010100000111101001010000010110000101000001011000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~21_combout\,
	datab => \io2|ALT_INV_Equal19~1_combout\,
	datac => \io2|ALT_INV_ps2Caps~q\,
	datad => \io2|ALT_INV_n_kbWR~q\,
	dataf => \io2|ALT_INV_ps2WriteByte2~8_combout\,
	combout => \io2|ps2WriteByte2~9_combout\);

-- Location: FF_X23_Y28_N10
\io2|ps2WriteByte2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte2~9_combout\,
	ena => \io2|ps2WriteByte2[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte2\(2));

-- Location: MLABCELL_X23_Y27_N24
\io2|ps2WriteByte~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~7_combout\ = ( \io2|n_kbWR~DUPLICATE_q\ & ( (\io2|kbBuffer~21_combout\ & \io2|ps2WriteByte2\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~21_combout\,
	datac => \io2|ALT_INV_ps2WriteByte2\(2),
	dataf => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	combout => \io2|ps2WriteByte~7_combout\);

-- Location: FF_X23_Y27_N25
\io2|ps2WriteByte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte~7_combout\,
	ena => \io2|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte\(2));

-- Location: MLABCELL_X23_Y28_N0
\io2|ps2WriteByte2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~10_combout\ = ( \io2|ps2WriteByte[0]~3_combout\ & ( (!\io2|kbBuffer~21_combout\) # (!\io2|n_kbWR~q\) ) ) # ( !\io2|ps2WriteByte[0]~3_combout\ & ( (!\io2|kbBuffer~21_combout\) # ((!\io2|n_kbWR~q\ & ((\io2|ps2WriteByte2\(3)) # 
-- (\io2|Equal19~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101011111010101110101111101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~21_combout\,
	datab => \io2|ALT_INV_Equal19~1_combout\,
	datac => \io2|ALT_INV_n_kbWR~q\,
	datad => \io2|ALT_INV_ps2WriteByte2\(3),
	dataf => \io2|ALT_INV_ps2WriteByte[0]~3_combout\,
	combout => \io2|ps2WriteByte2~10_combout\);

-- Location: FF_X23_Y28_N1
\io2|ps2WriteByte2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte2~10_combout\,
	ena => \io2|ps2WriteByte2[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte2\(3));

-- Location: MLABCELL_X23_Y27_N27
\io2|ps2WriteByte~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~8_combout\ = ( \io2|n_kbWR~DUPLICATE_q\ & ( (\io2|kbBuffer~21_combout\ & \io2|ps2WriteByte2\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~21_combout\,
	datac => \io2|ALT_INV_ps2WriteByte2\(3),
	dataf => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	combout => \io2|ps2WriteByte~8_combout\);

-- Location: FF_X23_Y27_N28
\io2|ps2WriteByte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte~8_combout\,
	ena => \io2|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte\(3));

-- Location: MLABCELL_X23_Y28_N21
\io2|ps2WriteByte2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~5_combout\ = ( \io2|Equal21~1_combout\ & ( (\io2|Equal20~2_combout\ & !\io2|Equal25~0_combout\) ) ) # ( !\io2|Equal21~1_combout\ & ( (!\io2|Equal25~0_combout\ & ((\io2|Equal22~1_combout\) # (\io2|Equal20~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011001100010001001100110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal20~2_combout\,
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datad => \io2|ALT_INV_Equal22~1_combout\,
	dataf => \io2|ALT_INV_Equal21~1_combout\,
	combout => \io2|ps2WriteByte2~5_combout\);

-- Location: MLABCELL_X23_Y28_N57
\io2|ps2Num~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Num~0_combout\ = ( \io2|Equal21~1_combout\ & ( !\io2|ps2Num~q\ $ (((!\io2|ps2Scroll~1_combout\) # (\io2|Equal25~0_combout\))) ) ) # ( !\io2|Equal21~1_combout\ & ( \io2|ps2Num~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000100101110110100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Scroll~1_combout\,
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datad => \io2|ALT_INV_ps2Num~q\,
	dataf => \io2|ALT_INV_Equal21~1_combout\,
	combout => \io2|ps2Num~0_combout\);

-- Location: FF_X23_Y28_N59
\io2|ps2Num\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2Num~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Num~q\);

-- Location: FF_X23_Y28_N38
\io2|ps2WriteByte2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte2~7_combout\,
	ena => \io2|ps2WriteByte2[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte2\(1));

-- Location: MLABCELL_X23_Y28_N27
\io2|ps2WriteByte2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~6_combout\ = ( \io2|Equal21~1_combout\ & ( (!\io2|ps2WriteByte2~0_combout\ & ((!\io2|ps2Num~q\) # ((!\io2|ps2WriteByte[0]~3_combout\ & !\io2|ps2WriteByte2\(1))))) # (\io2|ps2WriteByte2~0_combout\ & (((!\io2|ps2WriteByte[0]~3_combout\ & 
-- !\io2|ps2WriteByte2\(1))))) ) ) # ( !\io2|Equal21~1_combout\ & ( (!\io2|ps2WriteByte[0]~3_combout\ & !\io2|ps2WriteByte2\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111000100010001111100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte2~0_combout\,
	datab => \io2|ALT_INV_ps2Num~q\,
	datac => \io2|ALT_INV_ps2WriteByte[0]~3_combout\,
	datad => \io2|ALT_INV_ps2WriteByte2\(1),
	dataf => \io2|ALT_INV_Equal21~1_combout\,
	combout => \io2|ps2WriteByte2~6_combout\);

-- Location: MLABCELL_X23_Y28_N36
\io2|ps2WriteByte2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte2~7_combout\ = ( \io2|ps2WriteByte2~6_combout\ & ( \io2|kbBuffer~21_combout\ & ( (\io2|Equal19~1_combout\ & (!\io2|n_kbWR~q\ & !\io2|ps2Num~q\)) ) ) ) # ( !\io2|ps2WriteByte2~6_combout\ & ( \io2|kbBuffer~21_combout\ & ( (!\io2|n_kbWR~q\ & 
-- ((!\io2|ps2Num~q\) # ((!\io2|ps2WriteByte2~5_combout\ & !\io2|Equal19~1_combout\)))) ) ) ) # ( \io2|ps2WriteByte2~6_combout\ & ( !\io2|kbBuffer~21_combout\ & ( !\io2|ps2Num~q\ ) ) ) # ( !\io2|ps2WriteByte2~6_combout\ & ( !\io2|kbBuffer~21_combout\ & ( 
-- !\io2|ps2Num~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000100000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte2~5_combout\,
	datab => \io2|ALT_INV_Equal19~1_combout\,
	datac => \io2|ALT_INV_n_kbWR~q\,
	datad => \io2|ALT_INV_ps2Num~q\,
	datae => \io2|ALT_INV_ps2WriteByte2~6_combout\,
	dataf => \io2|ALT_INV_kbBuffer~21_combout\,
	combout => \io2|ps2WriteByte2~7_combout\);

-- Location: FF_X23_Y28_N37
\io2|ps2WriteByte2[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte2~7_combout\,
	ena => \io2|ps2WriteByte2[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte2[1]~DUPLICATE_q\);

-- Location: MLABCELL_X23_Y27_N54
\io2|ps2WriteByte~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~6_combout\ = ( \io2|kbBuffer~21_combout\ & ( (!\io2|n_kbWR~DUPLICATE_q\) # (\io2|ps2WriteByte2[1]~DUPLICATE_q\) ) ) # ( !\io2|kbBuffer~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	datad => \io2|ALT_INV_ps2WriteByte2[1]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbBuffer~21_combout\,
	combout => \io2|ps2WriteByte~6_combout\);

-- Location: FF_X23_Y27_N55
\io2|ps2WriteByte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte~6_combout\,
	ena => \io2|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte\(1));

-- Location: MLABCELL_X23_Y27_N6
\io2|ps2WriteByte~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~9_combout\ = ( \io2|ps2WriteByte2\(3) ) # ( !\io2|ps2WriteByte2\(3) & ( (!\io2|kbBuffer~21_combout\) # (!\io2|n_kbWR~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~21_combout\,
	datac => \io2|ALT_INV_n_kbWR~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2WriteByte2\(3),
	combout => \io2|ps2WriteByte~9_combout\);

-- Location: FF_X23_Y27_N7
\io2|ps2WriteByte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2WriteByte~9_combout\,
	ena => \io2|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2WriteByte\(4));

-- Location: LABCELL_X24_Y27_N6
\io2|Equal23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal23~1_combout\ = ( \io2|Equal15~0_combout\ & ( \io2|Equal23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal23~0_combout\,
	dataf => \io2|ALT_INV_Equal15~0_combout\,
	combout => \io2|Equal23~1_combout\);

-- Location: LABCELL_X24_Y27_N3
\io2|n_kbWR~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|n_kbWR~1_combout\ = ( \io2|ps2WriteByte\(4) & ( \io2|Equal23~1_combout\ ) ) # ( !\io2|ps2WriteByte\(4) & ( \io2|Equal23~1_combout\ & ( (((\io2|ps2WriteByte\(1)) # (\io2|ps2WriteByte\(3))) # (\io2|ps2WriteByte\(2))) # (\io2|ps2WriteByte\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte\(0),
	datab => \io2|ALT_INV_ps2WriteByte\(2),
	datac => \io2|ALT_INV_ps2WriteByte\(3),
	datad => \io2|ALT_INV_ps2WriteByte\(1),
	datae => \io2|ALT_INV_ps2WriteByte\(4),
	dataf => \io2|ALT_INV_Equal23~1_combout\,
	combout => \io2|n_kbWR~1_combout\);

-- Location: LABCELL_X24_Y27_N42
\io2|n_kbWR~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|n_kbWR~2_combout\ = ( \io2|ps2PreviousByte\(7) & ( \io2|n_kbWR~1_combout\ & ( (\io2|ps2PreviousByte\(4) & (\io2|kbd_ctl~4_combout\ & (\io2|ps2WriteByte~1_combout\ & !\io2|Equal19~1_combout\))) ) ) ) # ( \io2|ps2PreviousByte\(7) & ( 
-- !\io2|n_kbWR~1_combout\ & ( (!\io2|Equal19~1_combout\ & ((!\io2|ps2WriteByte~1_combout\) # ((\io2|ps2PreviousByte\(4) & \io2|kbd_ctl~4_combout\)))) ) ) ) # ( !\io2|ps2PreviousByte\(7) & ( !\io2|n_kbWR~1_combout\ & ( (!\io2|ps2WriteByte~1_combout\ & 
-- !\io2|Equal19~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100010000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2PreviousByte\(4),
	datab => \io2|ALT_INV_kbd_ctl~4_combout\,
	datac => \io2|ALT_INV_ps2WriteByte~1_combout\,
	datad => \io2|ALT_INV_Equal19~1_combout\,
	datae => \io2|ALT_INV_ps2PreviousByte\(7),
	dataf => \io2|ALT_INV_n_kbWR~1_combout\,
	combout => \io2|n_kbWR~2_combout\);

-- Location: LABCELL_X24_Y28_N18
\io2|n_kbWR~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|n_kbWR~3_combout\ = ( !\io2|n_kbWR~q\ & ( ((!\io2|n_kbWR~0_combout\) # ((!\io2|ps2Scroll~0_combout\) # ((!\io2|kbBuffer~21_combout\) # (\io2|ps2PreviousByte[0]~1_combout\)))) # (\io2|n_kbWR~2_combout\) ) ) # ( \io2|n_kbWR~q\ & ( 
-- (((!\io2|Equal29~0_combout\ & (\io2|kbBuffer~21_combout\ & !\io2|ps2PreviousByte[0]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111101000000001111000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~2_combout\,
	datab => \io2|ALT_INV_n_kbWR~0_combout\,
	datac => \io2|ALT_INV_Equal29~0_combout\,
	datad => \io2|ALT_INV_kbBuffer~21_combout\,
	datae => \io2|ALT_INV_n_kbWR~q\,
	dataf => \io2|ALT_INV_ps2PreviousByte[0]~1_combout\,
	datag => \io2|ALT_INV_ps2Scroll~0_combout\,
	combout => \io2|n_kbWR~3_combout\);

-- Location: LABCELL_X24_Y28_N3
\io2|n_kbWR~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|n_kbWR~7_combout\ = ( !\io2|n_kbWR~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_n_kbWR~3_combout\,
	combout => \io2|n_kbWR~7_combout\);

-- Location: FF_X24_Y28_N5
\io2|n_kbWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|n_kbWR~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|n_kbWR~q\);

-- Location: MLABCELL_X23_Y28_N51
\io2|kbd_ctl~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~6_combout\ = ( \io2|ps2ClkFiltered~q\ & ( (!\io2|ps2PrevClk~q\ & !\io2|n_kbWR~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2PrevClk~q\,
	datad => \io2|ALT_INV_n_kbWR~q\,
	dataf => \io2|ALT_INV_ps2ClkFiltered~q\,
	combout => \io2|kbd_ctl~6_combout\);

-- Location: LABCELL_X24_Y28_N24
\io2|ps2ClkCount~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkCount~0_combout\ = ( \io2|kbd_ctl~6_combout\ & ( (!\io2|ps2ClkCount\(0) & ((!\io2|ps2ClkCount\(3)) # ((!\io2|ps2ClkCount\(1) & !\io2|ps2ClkCount[2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101100000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkCount\(1),
	datab => \io2|ALT_INV_ps2ClkCount\(3),
	datac => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	datad => \io2|ALT_INV_ps2ClkCount\(0),
	dataf => \io2|ALT_INV_kbd_ctl~6_combout\,
	combout => \io2|ps2ClkCount~0_combout\);

-- Location: LABCELL_X24_Y28_N42
\io2|ps2ClkCount[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkCount[3]~1_combout\ = ( \io2|ps2PreviousByte[0]~0_combout\ & ( \io2|LessThan14~3_combout\ & ( (!\io2|n_kbWR~q\ & ((!\io2|kbWatchdogTimer[18]~0_combout\) # ((\io2|ps2ClkFiltered~q\ & !\io2|ps2PrevClk~q\)))) ) ) ) # ( 
-- !\io2|ps2PreviousByte[0]~0_combout\ & ( \io2|LessThan14~3_combout\ & ( (!\io2|n_kbWR~q\ & ((!\io2|kbWatchdogTimer[18]~0_combout\) # ((\io2|ps2ClkFiltered~q\ & !\io2|ps2PrevClk~q\)))) ) ) ) # ( \io2|ps2PreviousByte[0]~0_combout\ & ( 
-- !\io2|LessThan14~3_combout\ & ( (!\io2|n_kbWR~q\ & ((!\io2|kbWatchdogTimer[18]~0_combout\) # ((\io2|ps2ClkFiltered~q\ & !\io2|ps2PrevClk~q\)))) ) ) ) # ( !\io2|ps2PreviousByte[0]~0_combout\ & ( !\io2|LessThan14~3_combout\ & ( (!\io2|ps2ClkFiltered~q\ & 
-- (((!\io2|kbWatchdogTimer[18]~0_combout\)))) # (\io2|ps2ClkFiltered~q\ & ((!\io2|ps2PrevClk~q\ & (!\io2|n_kbWR~q\)) # (\io2|ps2PrevClk~q\ & ((!\io2|kbWatchdogTimer[18]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100100000101010100010000010101010001000001010101000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~q\,
	datab => \io2|ALT_INV_ps2ClkFiltered~q\,
	datac => \io2|ALT_INV_ps2PrevClk~q\,
	datad => \io2|ALT_INV_kbWatchdogTimer[18]~0_combout\,
	datae => \io2|ALT_INV_ps2PreviousByte[0]~0_combout\,
	dataf => \io2|ALT_INV_LessThan14~3_combout\,
	combout => \io2|ps2ClkCount[3]~1_combout\);

-- Location: FF_X24_Y28_N25
\io2|ps2ClkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkCount~0_combout\,
	ena => \io2|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkCount\(0));

-- Location: LABCELL_X24_Y28_N30
\io2|ps2ClkCount~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkCount~2_combout\ = ( \io2|kbd_ctl~6_combout\ & ( (!\io2|ps2ClkCount[2]~DUPLICATE_q\ & (((!\io2|ps2ClkCount\(1) & \io2|ps2ClkCount\(3))))) # (\io2|ps2ClkCount[2]~DUPLICATE_q\ & (\io2|ps2ClkCount\(0) & (\io2|ps2ClkCount\(1) & 
-- !\io2|ps2ClkCount\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001101000000000000110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	datab => \io2|ALT_INV_ps2ClkCount\(0),
	datac => \io2|ALT_INV_ps2ClkCount\(1),
	datad => \io2|ALT_INV_ps2ClkCount\(3),
	dataf => \io2|ALT_INV_kbd_ctl~6_combout\,
	combout => \io2|ps2ClkCount~2_combout\);

-- Location: FF_X24_Y28_N32
\io2|ps2ClkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkCount~2_combout\,
	ena => \io2|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkCount\(3));

-- Location: FF_X24_Y28_N28
\io2|ps2ClkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkCount~4_combout\,
	ena => \io2|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkCount\(2));

-- Location: LABCELL_X24_Y28_N27
\io2|ps2ClkCount~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkCount~4_combout\ = ( \io2|kbd_ctl~6_combout\ & ( (!\io2|ps2ClkCount\(3) & (!\io2|ps2ClkCount\(2) $ (((!\io2|ps2ClkCount\(1)) # (!\io2|ps2ClkCount\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100110010000000010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkCount\(1),
	datab => \io2|ALT_INV_ps2ClkCount\(3),
	datac => \io2|ALT_INV_ps2ClkCount\(0),
	datad => \io2|ALT_INV_ps2ClkCount\(2),
	dataf => \io2|ALT_INV_kbd_ctl~6_combout\,
	combout => \io2|ps2ClkCount~4_combout\);

-- Location: FF_X24_Y28_N29
\io2|ps2ClkCount[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkCount~4_combout\,
	ena => \io2|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkCount[2]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y28_N33
\io2|ps2ClkCount~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkCount~3_combout\ = ( \io2|ps2ClkCount\(3) & ( (!\io2|ps2ClkCount[2]~DUPLICATE_q\ & (\io2|ps2ClkCount\(0) & (\io2|kbd_ctl~6_combout\ & !\io2|ps2ClkCount\(1)))) ) ) # ( !\io2|ps2ClkCount\(3) & ( (\io2|kbd_ctl~6_combout\ & (!\io2|ps2ClkCount\(0) $ 
-- (!\io2|ps2ClkCount\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	datab => \io2|ALT_INV_ps2ClkCount\(0),
	datac => \io2|ALT_INV_kbd_ctl~6_combout\,
	datad => \io2|ALT_INV_ps2ClkCount\(1),
	dataf => \io2|ALT_INV_ps2ClkCount\(3),
	combout => \io2|ps2ClkCount~3_combout\);

-- Location: FF_X24_Y28_N35
\io2|ps2ClkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkCount~3_combout\,
	ena => \io2|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkCount\(1));

-- Location: LABCELL_X24_Y28_N15
\io2|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal12~0_combout\ = ( !\io2|ps2ClkCount\(3) & ( (!\io2|ps2ClkCount\(1) & (!\io2|ps2ClkCount\(0) & !\io2|ps2ClkCount[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkCount\(1),
	datac => \io2|ALT_INV_ps2ClkCount\(0),
	datad => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2ClkCount\(3),
	combout => \io2|Equal12~0_combout\);

-- Location: FF_X23_Y27_N44
\io2|ps2Byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ps2Data~input_o\,
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(7));

-- Location: FF_X24_Y27_N20
\io2|ps2Byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(7),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(6));

-- Location: FF_X23_Y27_N13
\io2|ps2Byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(6),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(5));

-- Location: FF_X24_Y27_N50
\io2|ps2Byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(5),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(4));

-- Location: FF_X24_Y27_N53
\io2|ps2Byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(4),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(3));

-- Location: FF_X24_Y27_N35
\io2|ps2Byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(3),
	sclr => \io2|Equal12~0_combout\,
	sload => VCC,
	ena => \io2|ps2Byte[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Byte\(2));

-- Location: LABCELL_X24_Y27_N39
\io2|Equal22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal22~0_combout\ = ( \io2|ps2Byte\(6) & ( (!\io2|ps2Byte\(2) & \io2|ps2Byte\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2Byte\(2),
	datad => \io2|ALT_INV_ps2Byte\(3),
	dataf => \io2|ALT_INV_ps2Byte\(6),
	combout => \io2|Equal22~0_combout\);

-- Location: LABCELL_X24_Y27_N54
\io2|ps2WriteByte~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2WriteByte~0_combout\ = ( \io2|Equal18~0_combout\ & ( ((\io2|Equal21~0_combout\ & \io2|Equal20~1_combout\)) # (\io2|Equal22~0_combout\) ) ) # ( !\io2|Equal18~0_combout\ & ( (\io2|Equal21~0_combout\ & \io2|Equal20~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal22~0_combout\,
	datac => \io2|ALT_INV_Equal21~0_combout\,
	datad => \io2|ALT_INV_Equal20~1_combout\,
	dataf => \io2|ALT_INV_Equal18~0_combout\,
	combout => \io2|ps2WriteByte~0_combout\);

-- Location: LABCELL_X14_Y35_N36
\cpu1|WR_n~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|WR_n~0_combout\ = ( !\cpu1|u0|mcode|Mux262~1_combout\ & ( \cpu1|u0|Equal57~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux262~1_combout\,
	combout => \cpu1|WR_n~0_combout\);

-- Location: LABCELL_X24_Y35_N57
\cpu1|WR_n~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|WR_n~1_combout\ = ( \cpu1|WR_n~0_combout\ & ( !\cpu1|u0|mcode|Mux57~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|ALT_INV_WR_n~0_combout\,
	combout => \cpu1|WR_n~1_combout\);

-- Location: FF_X24_Y35_N59
\cpu1|WR_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|WR_n~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|WR_n~q\);

-- Location: LABCELL_X24_Y35_N39
n_ioWR : cyclonev_lcell_comb
-- Equation(s):
-- \n_ioWR~combout\ = LCELL(( \cpu1|IORQ_n~q\ & ( !\cpu1|WR_n~q\ ) ) # ( !\cpu1|IORQ_n~q\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|ALT_INV_WR_n~q\,
	dataf => \cpu1|ALT_INV_IORQ_n~q\,
	combout => \n_ioWR~combout\);

-- Location: MLABCELL_X23_Y33_N0
\comb~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~5_combout\ = LCELL(( \cpu1|u0|A\(1) & ( \cpu1|u0|A\(3) ) ) # ( !\cpu1|u0|A\(1) & ( \cpu1|u0|A\(3) ) ) # ( \cpu1|u0|A\(1) & ( !\cpu1|u0|A\(3) & ( (!\n_interface1CS~1_combout\) # ((\n_ioWR~combout\) # (\cpu1|u0|A\(2))) ) ) ) # ( !\cpu1|u0|A\(1) & ( 
-- !\cpu1|u0|A\(3) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_interface1CS~1_combout\,
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \ALT_INV_n_ioWR~combout\,
	datae => \cpu1|u0|ALT_INV_A\(1),
	dataf => \cpu1|u0|ALT_INV_A\(3),
	combout => \comb~5_combout\);

-- Location: LABCELL_X24_Y31_N15
\io2|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|process_2~1_combout\ = ( !\comb~5_combout\ & ( \io2|process_2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_process_2~0_combout\,
	dataf => \ALT_INV_comb~5_combout\,
	combout => \io2|process_2~1_combout\);

-- Location: FF_X24_Y31_N17
\io2|func_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|process_2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|func_reset~q\);

-- Location: LABCELL_X24_Y28_N9
\io2|keyAddr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|keyAddr[0]~0_combout\ = ( \io2|kbd_ctl~6_combout\ & ( (!\io2|ps2ClkCount\(1) & (\io2|ps2ClkCount\(3) & (\io2|ps2ClkCount\(0) & !\io2|ps2ClkCount[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ClkCount\(1),
	datab => \io2|ALT_INV_ps2ClkCount\(3),
	datac => \io2|ALT_INV_ps2ClkCount\(0),
	datad => \io2|ALT_INV_ps2ClkCount[2]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbd_ctl~6_combout\,
	combout => \io2|keyAddr[0]~0_combout\);

-- Location: FF_X23_Y27_N4
\io2|keyAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(0),
	sload => VCC,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(0));

-- Location: FF_X23_Y27_N34
\io2|keyAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(1));

-- Location: FF_X23_Y27_N22
\io2|keyAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(2),
	sload => VCC,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(2));

-- Location: FF_X26_Y27_N7
\io2|keyAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(3),
	sload => VCC,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(3));

-- Location: FF_X23_Y27_N52
\io2|keyAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2Byte\(4),
	sload => VCC,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(4));

-- Location: MLABCELL_X23_Y27_N42
\io2|kbd_ctl~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~9_combout\ = ( \io2|ps2Byte[1]~DUPLICATE_q\ & ( (!\io2|ps2Byte\(3) & ((!\io2|ps2Byte\(4)))) # (\io2|ps2Byte\(3) & (\io2|ps2Byte\(2) & \io2|ps2Byte\(4))) ) ) # ( !\io2|ps2Byte[1]~DUPLICATE_q\ & ( (!\io2|ps2Byte\(4) & ((!\io2|ps2Byte\(3)) # 
-- ((!\io2|ps2Byte\(2) & !\io2|ps2Byte\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000000000111010100000000010101010000100011010101000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(3),
	datab => \io2|ALT_INV_ps2Byte\(2),
	datac => \io2|ALT_INV_ps2Byte\(0),
	datad => \io2|ALT_INV_ps2Byte\(4),
	dataf => \io2|ALT_INV_ps2Byte[1]~DUPLICATE_q\,
	combout => \io2|kbd_ctl~9_combout\);

-- Location: MLABCELL_X23_Y28_N3
\io2|kbd_ctl~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~10_combout\ = ( \io2|ps2Byte\(6) & ( (\io2|ps2Num~q\ & !\io2|kbd_ctl~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2Num~q\,
	datad => \io2|ALT_INV_kbd_ctl~9_combout\,
	dataf => \io2|ALT_INV_ps2Byte\(6),
	combout => \io2|kbd_ctl~10_combout\);

-- Location: LABCELL_X26_Y27_N18
\io2|Equal15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal15~1_combout\ = ( !\io2|ps2Byte\(3) & ( \io2|ps2Byte\(7) & ( (!\io2|ps2Byte\(2) & !\io2|ps2Byte\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte\(2),
	datac => \io2|ALT_INV_ps2Byte\(1),
	datae => \io2|ALT_INV_ps2Byte\(3),
	dataf => \io2|ALT_INV_ps2Byte\(7),
	combout => \io2|Equal15~1_combout\);

-- Location: LABCELL_X24_Y27_N51
\io2|kbd_ctl~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~8_combout\ = ( \io2|Equal15~1_combout\ & ( (!\io2|ps2PreviousByte\(4) & (\io2|kbd_ctl~4_combout\ & (\io2|ps2PreviousByte\(7) & !\io2|Equal15~0_combout\))) ) ) # ( !\io2|Equal15~1_combout\ & ( (!\io2|ps2PreviousByte\(4) & 
-- (\io2|kbd_ctl~4_combout\ & \io2|ps2PreviousByte\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2PreviousByte\(4),
	datab => \io2|ALT_INV_kbd_ctl~4_combout\,
	datac => \io2|ALT_INV_ps2PreviousByte\(7),
	datad => \io2|ALT_INV_Equal15~0_combout\,
	dataf => \io2|ALT_INV_Equal15~1_combout\,
	combout => \io2|kbd_ctl~8_combout\);

-- Location: LABCELL_X26_Y27_N15
\io2|keyAddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|keyAddr~1_combout\ = ( !\io2|kbd_ctl~8_combout\ & ( !\io2|ps2Byte\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(7),
	dataf => \io2|ALT_INV_kbd_ctl~8_combout\,
	combout => \io2|keyAddr~1_combout\);

-- Location: LABCELL_X26_Y27_N36
\io2|keyAddr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|keyAddr~2_combout\ = ( !\io2|kbd_ctl~10_combout\ & ( \io2|keyAddr~1_combout\ & ( \io2|ps2Byte\(5) ) ) ) # ( \io2|kbd_ctl~10_combout\ & ( !\io2|keyAddr~1_combout\ & ( \io2|ps2Byte\(5) ) ) ) # ( !\io2|kbd_ctl~10_combout\ & ( !\io2|keyAddr~1_combout\ & 
-- ( \io2|ps2Byte\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte\(5),
	datae => \io2|ALT_INV_kbd_ctl~10_combout\,
	dataf => \io2|ALT_INV_keyAddr~1_combout\,
	combout => \io2|keyAddr~2_combout\);

-- Location: FF_X26_Y27_N37
\io2|keyAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|keyAddr~2_combout\,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(5));

-- Location: LABCELL_X26_Y27_N30
\io2|keyAddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|keyAddr~3_combout\ = ( !\io2|kbd_ctl~8_combout\ & ( \io2|ps2Byte\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte\(6),
	dataf => \io2|ALT_INV_kbd_ctl~8_combout\,
	combout => \io2|keyAddr~3_combout\);

-- Location: FF_X26_Y27_N31
\io2|keyAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|keyAddr~3_combout\,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(6));

-- Location: LABCELL_X26_Y27_N12
\io2|keyAddr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|keyAddr~4_combout\ = ( \io2|keyAddr~1_combout\ & ( (\io2|ps2Byte\(5) & \io2|kbd_ctl~10_combout\) ) ) # ( !\io2|keyAddr~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte\(5),
	datac => \io2|ALT_INV_kbd_ctl~10_combout\,
	dataf => \io2|ALT_INV_keyAddr~1_combout\,
	combout => \io2|keyAddr~4_combout\);

-- Location: FF_X26_Y27_N13
\io2|keyAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|keyAddr~4_combout\,
	ena => \io2|keyAddr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(7));

-- Location: LABCELL_X26_Y27_N51
\io2|kbd_ctl~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~11_combout\ = ( !\io2|ps2Byte\(1) & ( \io2|ps2Byte\(0) & ( (\io2|ps2Byte\(3) & \io2|ps2Byte\(6)) ) ) ) # ( \io2|ps2Byte\(1) & ( !\io2|ps2Byte\(0) & ( (!\io2|ps2Byte\(3) & !\io2|ps2Byte\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(3),
	datac => \io2|ALT_INV_ps2Byte\(6),
	datae => \io2|ALT_INV_ps2Byte\(1),
	dataf => \io2|ALT_INV_ps2Byte\(0),
	combout => \io2|kbd_ctl~11_combout\);

-- Location: LABCELL_X25_Y27_N9
\io2|keyAddr[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|keyAddr[8]~5_combout\ = ( \io2|keyAddr\(8) & ( \io2|ps2Scroll~1_combout\ & ( ((!\io2|kbd_ctl~5_combout\) # ((!\io2|Equal25~0_combout\) # (!\io2|kbd_ctl~11_combout\))) # (\io2|ps2Byte\(2)) ) ) ) # ( !\io2|keyAddr\(8) & ( \io2|ps2Scroll~1_combout\ & ( 
-- (!\io2|ps2Byte\(2) & (\io2|kbd_ctl~5_combout\ & (!\io2|Equal25~0_combout\ & \io2|kbd_ctl~11_combout\))) ) ) ) # ( \io2|keyAddr\(8) & ( !\io2|ps2Scroll~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Byte\(2),
	datab => \io2|ALT_INV_kbd_ctl~5_combout\,
	datac => \io2|ALT_INV_Equal25~0_combout\,
	datad => \io2|ALT_INV_kbd_ctl~11_combout\,
	datae => \io2|ALT_INV_keyAddr\(8),
	dataf => \io2|ALT_INV_ps2Scroll~1_combout\,
	combout => \io2|keyAddr[8]~5_combout\);

-- Location: FF_X25_Y27_N10
\io2|keyAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|keyAddr[8]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|keyAddr\(8));

-- Location: M10K_X22_Y27_N0
\io2|keyRom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000120002A0002D000030002B0009B000000001B000050000400000000180007F000160000000000000000000100013000000000600000000000000800000000000000000000000000000000000000000001200010000000000300000000000000000000000050000400000000180007F000160000000000000000000100013000000000600000000000000000000000000000000000000000000000000000000000000000000000000D00",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000002F000000000000000000000000000000000870000000000000000000000000000390002A0002D000330002B0009B000000001B000380003600035000320002E000300000000000000000003700034000000003100000000000000800000000000000000000000000000000000000000007C000000007D0000D000000000000000000000002B0007B00000000220000000000000000005F000500003A0004C0003F0003E000000000000028000290004F000490004B0003C00000000000002A00026000550004A0004D0000000000000000005E00059000470004",
	mem_init2 => "8000420004E000000000000025000520005400046000560002000000000000002300024000450004400058000430000000000000400005700041000530005A00000000000000000021000510000000000000000000000000000000007E000090009400096000980009A000000009C0009200091000930009500000000990000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000390002A0002D000330002B0009B000000001B000380003600035000320002E000300000000000000000",
	mem_init1 => "003700034000000003100000000000000000000000000000000000000000000000000000000001200010000000000300000000000000000000000050000400000000180007F000160000000000000000000100013000000000600000000000000000000000000000000000000000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000000002F000000000000000000000000000000000870000000000000000000000000000120002A0002D000030002B0009B000000001B000050000400000000180007F00016000000000000000000010001300000000060000000000000",
	mem_init0 => "0800000000000000000000000000000000000000000005C000000005D0000D000000000000000000000003D0005B00000000270000000000000000002D000700003B0006C0002F0002E000000000000039000300006F000690006B0002C00000000000003800037000750006A0006D00000000000000000036000790006700068000620006E000000000000035000720007400066000760002000000000000003300034000650006400078000630000000000000320007700061000730007A000000000000000000310007100000000000000000000000000000000060000090008400086000880008A000000008C00082000810008300085000000008900000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Components/TERMINAL/keymap.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portaaddr => \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|keyRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X25_Y31_N17
\io2|ps2ConvertedByte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(7));

-- Location: FF_X25_Y31_N14
\io2|ps2ConvertedByte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(6));

-- Location: LABCELL_X25_Y31_N42
\io2|ps2ConvertedByte[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ConvertedByte[5]~feeder_combout\ = ( \io2|keyRom|altsyncram_component|auto_generated|q_a\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|keyRom|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \io2|ps2ConvertedByte[5]~feeder_combout\);

-- Location: FF_X25_Y31_N44
\io2|ps2ConvertedByte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ConvertedByte[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(5));

-- Location: LABCELL_X25_Y31_N12
\io2|Equal26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal26~1_combout\ = ( !\io2|ps2ConvertedByte\(6) & ( !\io2|ps2ConvertedByte\(5) & ( !\io2|ps2ConvertedByte\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2ConvertedByte\(7),
	datae => \io2|ALT_INV_ps2ConvertedByte\(6),
	dataf => \io2|ALT_INV_ps2ConvertedByte\(5),
	combout => \io2|Equal26~1_combout\);

-- Location: FF_X21_Y27_N50
\io2|ps2ConvertedByte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(2));

-- Location: FF_X24_Y31_N59
\io2|ps2ConvertedByte[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte[4]~DUPLICATE_q\);

-- Location: FF_X24_Y31_N10
\io2|ps2ConvertedByte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(3));

-- Location: FF_X25_Y31_N50
\io2|ps2ConvertedByte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(1));

-- Location: FF_X21_Y27_N53
\io2|ps2ConvertedByte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(0));

-- Location: LABCELL_X24_Y31_N12
\io2|Equal26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal26~0_combout\ = ( !\io2|ps2ConvertedByte\(0) & ( (!\io2|ps2ConvertedByte\(2) & (!\io2|ps2ConvertedByte[4]~DUPLICATE_q\ & (!\io2|ps2ConvertedByte\(3) & !\io2|ps2ConvertedByte\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2ConvertedByte\(2),
	datab => \io2|ALT_INV_ps2ConvertedByte[4]~DUPLICATE_q\,
	datac => \io2|ALT_INV_ps2ConvertedByte\(3),
	datad => \io2|ALT_INV_ps2ConvertedByte\(1),
	dataf => \io2|ALT_INV_ps2ConvertedByte\(0),
	combout => \io2|Equal26~0_combout\);

-- Location: LABCELL_X24_Y31_N30
\io2|kbBuffer~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~22_combout\ = ( \io2|Equal26~0_combout\ & ( (!\io2|Equal26~1_combout\ & ((!\io2|Equal23~0_combout\) # ((!\io2|Equal15~0_combout\ & !\io2|Equal19~0_combout\)))) ) ) # ( !\io2|Equal26~0_combout\ & ( (!\io2|Equal23~0_combout\) # 
-- ((!\io2|Equal15~0_combout\ & !\io2|Equal19~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101010111110101010101011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal23~0_combout\,
	datab => \io2|ALT_INV_Equal26~1_combout\,
	datac => \io2|ALT_INV_Equal15~0_combout\,
	datad => \io2|ALT_INV_Equal19~0_combout\,
	dataf => \io2|ALT_INV_Equal26~0_combout\,
	combout => \io2|kbBuffer~22_combout\);

-- Location: LABCELL_X24_Y31_N6
\io2|kbInPointer[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbInPointer[3]~3_combout\ = ( \io2|ps2WriteByte2~0_combout\ & ( \io2|kbBuffer~22_combout\ & ( \io2|func_reset~q\ ) ) ) # ( !\io2|ps2WriteByte2~0_combout\ & ( \io2|kbBuffer~22_combout\ & ( ((!\io2|ps2WriteByte~0_combout\ & (\io2|ps2Scroll~1_combout\ & 
-- \io2|n_kbWR~0_combout\))) # (\io2|func_reset~q\) ) ) ) # ( \io2|ps2WriteByte2~0_combout\ & ( !\io2|kbBuffer~22_combout\ & ( \io2|func_reset~q\ ) ) ) # ( !\io2|ps2WriteByte2~0_combout\ & ( !\io2|kbBuffer~22_combout\ & ( \io2|func_reset~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001110110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte~0_combout\,
	datab => \io2|ALT_INV_func_reset~q\,
	datac => \io2|ALT_INV_ps2Scroll~1_combout\,
	datad => \io2|ALT_INV_n_kbWR~0_combout\,
	datae => \io2|ALT_INV_ps2WriteByte2~0_combout\,
	dataf => \io2|ALT_INV_kbBuffer~22_combout\,
	combout => \io2|kbInPointer[3]~3_combout\);

-- Location: FF_X24_Y31_N34
\io2|kbInPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbInPointer~4_combout\,
	ena => \io2|kbInPointer[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbInPointer\(0));

-- Location: FF_X24_Y31_N43
\io2|kbInPointer[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbInPointer~2_combout\,
	ena => \io2|kbInPointer[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbInPointer[2]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y31_N36
\io2|kbInPointer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbInPointer~0_combout\ = ( \io2|kbBuffer~22_combout\ & ( (!\io2|ps2WriteByte~0_combout\ & (\io2|ps2Scroll~1_combout\ & (!\io2|ps2WriteByte2~0_combout\ & \io2|n_kbWR~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteByte~0_combout\,
	datab => \io2|ALT_INV_ps2Scroll~1_combout\,
	datac => \io2|ALT_INV_ps2WriteByte2~0_combout\,
	datad => \io2|ALT_INV_n_kbWR~0_combout\,
	dataf => \io2|ALT_INV_kbBuffer~22_combout\,
	combout => \io2|kbInPointer~0_combout\);

-- Location: LABCELL_X24_Y31_N51
\io2|kbInPointer[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbInPointer[3]~1_combout\ = ( \io2|kbInPointer[1]~DUPLICATE_q\ & ( (\io2|kbInPointer~0_combout\ & ((!\io2|kbInPointer[0]~DUPLICATE_q\) # (!\io2|kbInPointer[2]~DUPLICATE_q\))) ) ) # ( !\io2|kbInPointer[1]~DUPLICATE_q\ & ( \io2|kbInPointer~0_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\,
	datab => \io2|ALT_INV_kbInPointer[2]~DUPLICATE_q\,
	datad => \io2|ALT_INV_kbInPointer~0_combout\,
	dataf => \io2|ALT_INV_kbInPointer[1]~DUPLICATE_q\,
	combout => \io2|kbInPointer[3]~1_combout\);

-- Location: LABCELL_X24_Y31_N33
\io2|kbInPointer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbInPointer~4_combout\ = ( \io2|kbInPointer[3]~1_combout\ & ( !\io2|kbInPointer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_kbInPointer\(0),
	dataf => \io2|ALT_INV_kbInPointer[3]~1_combout\,
	combout => \io2|kbInPointer~4_combout\);

-- Location: FF_X24_Y31_N35
\io2|kbInPointer[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbInPointer~4_combout\,
	ena => \io2|kbInPointer[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbInPointer[0]~DUPLICATE_q\);

-- Location: FF_X24_Y31_N49
\io2|kbInPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbInPointer~5_combout\,
	ena => \io2|kbInPointer[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbInPointer\(1));

-- Location: LABCELL_X24_Y31_N48
\io2|kbInPointer~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbInPointer~5_combout\ = ( \io2|kbInPointer[3]~1_combout\ & ( !\io2|kbInPointer[0]~DUPLICATE_q\ $ (!\io2|kbInPointer\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\,
	datad => \io2|ALT_INV_kbInPointer\(1),
	dataf => \io2|ALT_INV_kbInPointer[3]~1_combout\,
	combout => \io2|kbInPointer~5_combout\);

-- Location: FF_X24_Y31_N50
\io2|kbInPointer[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbInPointer~5_combout\,
	ena => \io2|kbInPointer[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbInPointer[1]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y31_N42
\io2|kbInPointer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbInPointer~2_combout\ = ( \io2|kbInPointer\(2) & ( \io2|kbInPointer[3]~1_combout\ & ( (!\io2|kbInPointer[1]~DUPLICATE_q\) # (!\io2|kbInPointer[0]~DUPLICATE_q\) ) ) ) # ( !\io2|kbInPointer\(2) & ( \io2|kbInPointer[3]~1_combout\ & ( 
-- (\io2|kbInPointer[1]~DUPLICATE_q\ & \io2|kbInPointer[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbInPointer[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\,
	datae => \io2|ALT_INV_kbInPointer\(2),
	dataf => \io2|ALT_INV_kbInPointer[3]~1_combout\,
	combout => \io2|kbInPointer~2_combout\);

-- Location: FF_X24_Y31_N44
\io2|kbInPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbInPointer~2_combout\,
	ena => \io2|kbInPointer[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbInPointer\(2));

-- Location: LABCELL_X24_Y31_N24
\io2|kbReadPointer[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer[0]~2_combout\ = ( \io2|Equal7~0_combout\ & ( !\io2|kbReadPointer\(0) $ (!\cpu1|u0|A\(0)) ) ) # ( !\io2|Equal7~0_combout\ & ( !\io2|kbReadPointer\(0) $ (((!\cpu1|u0|A\(0)) # (\io2|Equal7~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101011001010110010101100101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbReadPointer\(0),
	datab => \io2|ALT_INV_Equal7~1_combout\,
	datac => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io2|ALT_INV_Equal7~0_combout\,
	combout => \io2|kbReadPointer[0]~2_combout\);

-- Location: FF_X24_Y31_N5
\io2|kbReadPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	asdata => \io2|kbReadPointer[0]~2_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbReadPointer\(0));

-- Location: LABCELL_X24_Y31_N27
\io2|kbReadPointer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer~0_combout\ = ( \io2|kbReadPointer\(1) & ( !\io2|kbReadPointer\(0) $ (!\io2|kbReadPointer\(2)) ) ) # ( !\io2|kbReadPointer\(1) & ( \io2|kbReadPointer\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbReadPointer\(0),
	datad => \io2|ALT_INV_kbReadPointer\(2),
	dataf => \io2|ALT_INV_kbReadPointer\(1),
	combout => \io2|kbReadPointer~0_combout\);

-- Location: LABCELL_X24_Y31_N54
\io2|kbReadPointer[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer[2]~1_combout\ = ( \io2|Equal7~1_combout\ & ( (!\io2|kbReadPointer\(2) & (\io2|kbInPointer[2]~DUPLICATE_q\ & (\cpu1|u0|A\(0) & \io2|kbReadPointer~0_combout\))) # (\io2|kbReadPointer\(2) & (((!\cpu1|u0|A\(0)) # 
-- (\io2|kbReadPointer~0_combout\)) # (\io2|kbInPointer[2]~DUPLICATE_q\))) ) ) # ( !\io2|Equal7~1_combout\ & ( (!\cpu1|u0|A\(0) & (\io2|kbReadPointer\(2))) # (\cpu1|u0|A\(0) & ((\io2|kbReadPointer~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010001010101110101000101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbReadPointer\(2),
	datab => \io2|ALT_INV_kbInPointer[2]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \io2|ALT_INV_kbReadPointer~0_combout\,
	dataf => \io2|ALT_INV_Equal7~1_combout\,
	combout => \io2|kbReadPointer[2]~1_combout\);

-- Location: FF_X24_Y31_N29
\io2|kbReadPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	asdata => \io2|kbReadPointer[2]~1_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbReadPointer\(2));

-- Location: LABCELL_X24_Y31_N39
\io2|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal7~0_combout\ = !\io2|kbInPointer\(2) $ (!\io2|kbReadPointer\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbInPointer\(2),
	datad => \io2|ALT_INV_kbReadPointer\(2),
	combout => \io2|Equal7~0_combout\);

-- Location: MLABCELL_X23_Y31_N0
\io2|kbReadPointer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer~3_combout\ = ( !\io2|kbReadPointer\(1) & ( \io2|kbReadPointer\(0) ) ) # ( \io2|kbReadPointer\(1) & ( !\io2|kbReadPointer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_kbReadPointer\(1),
	dataf => \io2|ALT_INV_kbReadPointer\(0),
	combout => \io2|kbReadPointer~3_combout\);

-- Location: LABCELL_X24_Y31_N0
\io2|kbReadPointer[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer[1]~4_combout\ = ( \io2|Equal7~1_combout\ & ( (!\io2|Equal7~0_combout\ & (\io2|kbReadPointer\(1))) # (\io2|Equal7~0_combout\ & ((!\cpu1|u0|A\(0) & (\io2|kbReadPointer\(1))) # (\cpu1|u0|A\(0) & ((\io2|kbReadPointer~3_combout\))))) ) ) # ( 
-- !\io2|Equal7~1_combout\ & ( (!\cpu1|u0|A\(0) & (\io2|kbReadPointer\(1))) # (\cpu1|u0|A\(0) & ((\io2|kbReadPointer~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010100010101110101010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbReadPointer\(1),
	datab => \io2|ALT_INV_Equal7~0_combout\,
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \io2|ALT_INV_kbReadPointer~3_combout\,
	dataf => \io2|ALT_INV_Equal7~1_combout\,
	combout => \io2|kbReadPointer[1]~4_combout\);

-- Location: FF_X24_Y31_N2
\io2|kbReadPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|kbReadPointer[1]~4_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbReadPointer\(1));

-- Location: LABCELL_X24_Y31_N3
\io2|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal7~1_combout\ = ( \io2|kbInPointer[0]~DUPLICATE_q\ & ( (\io2|kbReadPointer\(0) & (!\io2|kbReadPointer\(1) $ (\io2|kbInPointer\(1)))) ) ) # ( !\io2|kbInPointer[0]~DUPLICATE_q\ & ( (!\io2|kbReadPointer\(0) & (!\io2|kbReadPointer\(1) $ 
-- (\io2|kbInPointer\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbReadPointer\(1),
	datac => \io2|ALT_INV_kbInPointer\(1),
	datad => \io2|ALT_INV_kbReadPointer\(0),
	dataf => \io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\,
	combout => \io2|Equal7~1_combout\);

-- Location: LABCELL_X24_Y31_N21
\io2|kbBuffer~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~23_combout\ = ( \io2|Equal7~0_combout\ & ( (\io2|kbBuffer~12_q\) # (\cpu1|u0|A\(0)) ) ) # ( !\io2|Equal7~0_combout\ & ( ((\cpu1|u0|A\(0) & !\io2|Equal7~1_combout\)) # (\io2|kbBuffer~12_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011011100110111001101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(0),
	datab => \io2|ALT_INV_kbBuffer~12_q\,
	datac => \io2|ALT_INV_Equal7~1_combout\,
	dataf => \io2|ALT_INV_Equal7~0_combout\,
	combout => \io2|kbBuffer~23_combout\);

-- Location: FF_X24_Y31_N38
\io2|kbBuffer~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	asdata => \io2|kbBuffer~23_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~12_q\);

-- Location: LABCELL_X25_Y31_N30
\io2|kbBuffer~16feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~16feeder_combout\ = ( \io2|ps2ConvertedByte\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_ps2ConvertedByte\(3),
	combout => \io2|kbBuffer~16feeder_combout\);

-- Location: LABCELL_X24_Y31_N18
\io2|kbBuffer~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~26_combout\ = ( !\io2|kbInPointer[1]~DUPLICATE_q\ & ( (!\io2|kbInPointer[0]~DUPLICATE_q\ & !\io2|kbInPointer[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_kbInPointer[0]~DUPLICATE_q\,
	datad => \io2|ALT_INV_kbInPointer[2]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_kbInPointer[1]~DUPLICATE_q\,
	combout => \io2|kbBuffer~26_combout\);

-- Location: LABCELL_X24_Y28_N51
\io2|kbBuffer~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~24_combout\ = ( !\io2|n_kbWR~q\ & ( \io2|ps2ClkFiltered~q\ & ( (!\io2|ps2PrevClk~q\ & (\io2|ps2ClkCount\(3) & ((\io2|ps2ClkCount\(1)) # (\io2|ps2ClkCount\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2PrevClk~q\,
	datab => \io2|ALT_INV_ps2ClkCount\(2),
	datac => \io2|ALT_INV_ps2ClkCount\(3),
	datad => \io2|ALT_INV_ps2ClkCount\(1),
	datae => \io2|ALT_INV_n_kbWR~q\,
	dataf => \io2|ALT_INV_ps2ClkFiltered~q\,
	combout => \io2|kbBuffer~24_combout\);

-- Location: LABCELL_X25_Y31_N48
\io2|kbBuffer~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~27_combout\ = ( !\io2|ps2WriteByte~0_combout\ & ( \io2|kbBuffer~24_combout\ & ( (\io2|n_kbWR~0_combout\ & (\io2|kbBuffer~26_combout\ & (\io2|kbBuffer~22_combout\ & !\io2|ps2WriteByte2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~0_combout\,
	datab => \io2|ALT_INV_kbBuffer~26_combout\,
	datac => \io2|ALT_INV_kbBuffer~22_combout\,
	datad => \io2|ALT_INV_ps2WriteByte2~0_combout\,
	datae => \io2|ALT_INV_ps2WriteByte~0_combout\,
	dataf => \io2|ALT_INV_kbBuffer~24_combout\,
	combout => \io2|kbBuffer~27_combout\);

-- Location: FF_X25_Y31_N31
\io2|kbBuffer~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbBuffer~16feeder_combout\,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~16_q\);

-- Location: MLABCELL_X23_Y31_N36
\io2|kbBuffer~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~25_combout\ = ( !\io2|ps2WriteByte2~0_combout\ & ( (\io2|kbBuffer~22_combout\ & (\io2|kbBuffer~24_combout\ & (!\io2|ps2WriteByte~0_combout\ & \io2|n_kbWR~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~22_combout\,
	datab => \io2|ALT_INV_kbBuffer~24_combout\,
	datac => \io2|ALT_INV_ps2WriteByte~0_combout\,
	datad => \io2|ALT_INV_n_kbWR~0_combout\,
	dataf => \io2|ALT_INV_ps2WriteByte2~0_combout\,
	combout => \io2|kbBuffer~25_combout\);

-- Location: MLABCELL_X23_Y31_N15
\io2|kbReadPointer[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer[0]~5_combout\ = ( \io2|Equal7~1_combout\ & ( \io2|Equal7~0_combout\ & ( !\cpu1|u0|A\(0) ) ) ) # ( !\io2|Equal7~1_combout\ & ( \io2|Equal7~0_combout\ & ( !\cpu1|u0|A\(0) ) ) ) # ( \io2|Equal7~1_combout\ & ( !\io2|Equal7~0_combout\ ) ) # 
-- ( !\io2|Equal7~1_combout\ & ( !\io2|Equal7~0_combout\ & ( !\cpu1|u0|A\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(0),
	datae => \io2|ALT_INV_Equal7~1_combout\,
	dataf => \io2|ALT_INV_Equal7~0_combout\,
	combout => \io2|kbReadPointer[0]~5_combout\);

-- Location: MLABCELL_X23_Y31_N42
\io2|kbReadPointer[0]~5_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer[0]~5_wirecell_combout\ = ( !\io2|kbReadPointer[0]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_kbReadPointer[0]~5_combout\,
	combout => \io2|kbReadPointer[0]~5_wirecell_combout\);

-- Location: MLABCELL_X23_Y33_N39
\io2|kbReadPointer[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbReadPointer[0]~_wirecell_combout\ = ( !\io2|kbReadPointer\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_kbReadPointer\(0),
	combout => \io2|kbReadPointer[0]~_wirecell_combout\);

-- Location: MLABCELL_X37_Y43_N0
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X24_Y31_N58
\io2|ps2ConvertedByte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|keyRom|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ConvertedByte\(4));

-- Location: FF_X23_Y28_N13
\io2|ps2Caps~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2Caps~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Caps~DUPLICATE_q\);

-- Location: MLABCELL_X23_Y28_N48
\io2|Equal18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal18~1_combout\ = ( \io2|Equal18~0_combout\ & ( (!\io2|ps2Byte\(6) & (!\io2|ps2Byte\(3) & \io2|ps2Byte\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2Byte\(6),
	datac => \io2|ALT_INV_ps2Byte\(3),
	datad => \io2|ALT_INV_ps2Byte\(2),
	dataf => \io2|ALT_INV_Equal18~0_combout\,
	combout => \io2|Equal18~1_combout\);

-- Location: MLABCELL_X23_Y28_N18
\io2|ps2Ctrl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2Ctrl~0_combout\ = ( \io2|ps2Scroll~1_combout\ & ( (!\io2|Equal18~1_combout\ & ((\io2|ps2Ctrl~q\))) # (\io2|Equal18~1_combout\ & (!\io2|Equal25~0_combout\)) ) ) # ( !\io2|ps2Scroll~1_combout\ & ( \io2|ps2Ctrl~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal25~0_combout\,
	datac => \io2|ALT_INV_Equal18~1_combout\,
	datad => \io2|ALT_INV_ps2Ctrl~q\,
	dataf => \io2|ALT_INV_ps2Scroll~1_combout\,
	combout => \io2|ps2Ctrl~0_combout\);

-- Location: FF_X23_Y28_N19
\io2|ps2Ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2Ctrl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2Ctrl~q\);

-- Location: LABCELL_X25_Y31_N0
\io2|kbd_ctl~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~7_combout\ = ( \io2|ps2ConvertedByte\(0) & ( \io2|ps2ConvertedByte\(3) & ( (\io2|ps2ConvertedByte\(4) & ((\io2|ps2ConvertedByte\(2)) # (\io2|ps2ConvertedByte\(1)))) ) ) ) # ( !\io2|ps2ConvertedByte\(0) & ( \io2|ps2ConvertedByte\(3) & ( 
-- (\io2|ps2ConvertedByte\(4) & \io2|ps2ConvertedByte\(2)) ) ) ) # ( !\io2|ps2ConvertedByte\(0) & ( !\io2|ps2ConvertedByte\(3) & ( (!\io2|ps2ConvertedByte\(4) & (!\io2|ps2ConvertedByte\(1) & !\io2|ps2ConvertedByte\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_ps2ConvertedByte\(4),
	datac => \io2|ALT_INV_ps2ConvertedByte\(1),
	datad => \io2|ALT_INV_ps2ConvertedByte\(2),
	datae => \io2|ALT_INV_ps2ConvertedByte\(0),
	dataf => \io2|ALT_INV_ps2ConvertedByte\(3),
	combout => \io2|kbd_ctl~7_combout\);

-- Location: LABCELL_X25_Y31_N24
\io2|kbBuffer~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~28_combout\ = ( \io2|kbd_ctl~7_combout\ & ( \io2|ps2ConvertedByte\(5) & ( !\io2|ps2Ctrl~q\ ) ) ) # ( !\io2|kbd_ctl~7_combout\ & ( \io2|ps2ConvertedByte\(5) & ( (!\io2|ps2Ctrl~q\ & ((!\io2|ps2Caps~DUPLICATE_q\) # ((!\io2|ps2ConvertedByte\(6)) 
-- # (\io2|ps2ConvertedByte\(7))))) ) ) ) # ( !\io2|kbd_ctl~7_combout\ & ( !\io2|ps2ConvertedByte\(5) & ( (\io2|ps2Caps~DUPLICATE_q\ & (!\io2|ps2ConvertedByte\(7) & (!\io2|ps2Ctrl~q\ & \io2|ps2ConvertedByte\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000011110000101100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Caps~DUPLICATE_q\,
	datab => \io2|ALT_INV_ps2ConvertedByte\(7),
	datac => \io2|ALT_INV_ps2Ctrl~q\,
	datad => \io2|ALT_INV_ps2ConvertedByte\(6),
	datae => \io2|ALT_INV_kbd_ctl~7_combout\,
	dataf => \io2|ALT_INV_ps2ConvertedByte\(5),
	combout => \io2|kbBuffer~28_combout\);

-- Location: LABCELL_X25_Y31_N57
\io2|kbBuffer~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~30_combout\ = ( \io2|ps2ConvertedByte\(6) & ( !\io2|ps2Ctrl~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Ctrl~q\,
	dataf => \io2|ALT_INV_ps2ConvertedByte\(6),
	combout => \io2|kbBuffer~30_combout\);

-- Location: LABCELL_X25_Y31_N54
\io2|kbBuffer~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~29_combout\ = ( \io2|ps2ConvertedByte\(7) & ( !\io2|ps2Ctrl~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2Ctrl~q\,
	dataf => \io2|ALT_INV_ps2ConvertedByte\(7),
	combout => \io2|kbBuffer~29_combout\);

-- Location: M10K_X22_Y31_N0
\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io2|altsyncram:kbBuffer_rtl_0|altsyncram_jfk1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \io2|kbBuffer~25_combout\,
	portbre => VCC,
	portbaddrstall => \io2|ALT_INV_kbReadPointer[0]~5_wirecell_combout\,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \comb~4_combout\,
	portadatain => \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y32_N30
\io2|dataOut~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~9_combout\ = ( \io2|kbBuffer~16_q\ & ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a3\ ) ) # ( !\io2|kbBuffer~16_q\ & ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a3\ & ( \io2|kbBuffer~12_q\ ) ) ) # ( \io2|kbBuffer~16_q\ & ( 
-- !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a3\ & ( !\io2|kbBuffer~12_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbBuffer~12_q\,
	datae => \io2|ALT_INV_kbBuffer~16_q\,
	dataf => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \io2|dataOut~9_combout\);

-- Location: FF_X21_Y32_N32
\io2|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~9_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(3));

-- Location: LABCELL_X21_Y35_N30
\comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~2_combout\ = LCELL(( !\cpu1|u0|A\(3) & ( \cpu1|u0|A\(1) & ( (\n_ioRD~0_combout\ & (\cpu1|u0|A\(2) & \n_interface1CS~1_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_ioRD~0_combout\,
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \ALT_INV_n_interface1CS~1_combout\,
	datae => \cpu1|u0|ALT_INV_A\(3),
	dataf => \cpu1|u0|ALT_INV_A\(1),
	combout => \comb~2_combout\);

-- Location: LABCELL_X24_Y32_N0
\brg4|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~45_sumout\ = SUM(( \brg4|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \brg4|Add0~46\ = CARRY(( \brg4|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(0),
	cin => GND,
	sumout => \brg4|Add0~45_sumout\,
	cout => \brg4|Add0~46\);

-- Location: FF_X20_Y33_N8
\cpu1|u0|DO[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO[1]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y32_N39
\brg4|BaudReg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|BaudReg~2_combout\ = ( !\cpu1|u0|DO[1]~DUPLICATE_q\ & ( \n_reset~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \brg4|BaudReg~2_combout\);

-- Location: FF_X10_Y33_N49
\cpu1|u0|ISet[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ISet[1]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ISet\(1));

-- Location: MLABCELL_X9_Y34_N15
\cpu1|u0|IntE_FF1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IntE_FF1~0_combout\ = ( !\cpu1|u0|ISet[0]~DUPLICATE_q\ & ( (!\cpu1|u0|ISet\(1) & \cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ISet\(1),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_ISet[0]~DUPLICATE_q\,
	combout => \cpu1|u0|IntE_FF1~0_combout\);

-- Location: MLABCELL_X9_Y34_N54
\cpu1|u0|mcode|Mux86~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux86~2_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(7) & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(3) & \cpu1|u0|IR\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux86~2_combout\);

-- Location: LABCELL_X7_Y35_N12
\cpu1|u0|process_2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_2~3_combout\ = ( \cpu1|u0|IntE_FF1~0_combout\ & ( \cpu1|u0|mcode|Mux86~2_combout\ & ( (!\cpu1|u0|IR\(4) & ((!\cpu1|u0|TState[1]~DUPLICATE_q\ & (!\cpu1|u0|TState[0]~DUPLICATE_q\ & \cpu1|u0|TState[2]~DUPLICATE_q\)) # 
-- (\cpu1|u0|TState[1]~DUPLICATE_q\ & (\cpu1|u0|TState[0]~DUPLICATE_q\ & !\cpu1|u0|TState[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_TState[2]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_IntE_FF1~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	combout => \cpu1|u0|process_2~3_combout\);

-- Location: FF_X10_Y36_N8
\cpu1|u0|MCycle[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|MCycle[0]~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycle[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y35_N12
\cpu1|u0|mcode|Mux142~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux142~0_combout\ = ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|MCycle[0]~DUPLICATE_q\) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux142~0_combout\);

-- Location: FF_X10_Y36_N11
\cpu1|u0|MCycle[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|MCycle[2]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycle\(2));

-- Location: LABCELL_X10_Y36_N21
\cpu1|u0|mcode|Mux272~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux272~0_combout\ = ( !\cpu1|u0|IR\(6) & ( (!\cpu1|u0|MCycle\(2) & (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ $ (\cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux272~0_combout\);

-- Location: LABCELL_X10_Y35_N39
\cpu1|u0|mcode|Mux131~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux131~1_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( !\cpu1|u0|MCycle\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux131~1_combout\);

-- Location: LABCELL_X10_Y35_N51
\cpu1|u0|mcode|Mux198~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux198~1_combout\ = ( !\cpu1|u0|IR\(7) & ( (\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(0) & \cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux198~1_combout\);

-- Location: LABCELL_X10_Y35_N9
\cpu1|u0|mcode|Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux86~0_combout\ = ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux86~0_combout\);

-- Location: LABCELL_X10_Y35_N0
\cpu1|u0|mcode|Mux272~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux272~1_combout\ = ( \cpu1|u0|mcode|Mux198~1_combout\ & ( \cpu1|u0|mcode|Mux86~0_combout\ & ( ((!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux142~0_combout\)) # (\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux272~0_combout\)))) # 
-- (\cpu1|u0|mcode|Mux131~1_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux198~1_combout\ & ( \cpu1|u0|mcode|Mux86~0_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux142~0_combout\)) # (\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux272~0_combout\))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux198~1_combout\ & ( !\cpu1|u0|mcode|Mux86~0_combout\ & ( \cpu1|u0|mcode|Mux131~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100100111001001110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux142~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux272~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux198~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	combout => \cpu1|u0|mcode|Mux272~1_combout\);

-- Location: LABCELL_X10_Y36_N48
\cpu1|u0|alu|Q_t~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~18_combout\ = ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~18_combout\);

-- Location: LABCELL_X10_Y36_N27
\cpu1|u0|mcode|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux46~0_combout\ = ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle\(1) & \cpu1|u0|MCycle\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(1),
	datac => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux46~0_combout\);

-- Location: LABCELL_X10_Y36_N45
\cpu1|u0|mcode|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux57~3_combout\ = ( !\cpu1|u0|MCycle\(2) & ( (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle\(2),
	combout => \cpu1|u0|mcode|Mux57~3_combout\);

-- Location: LABCELL_X10_Y34_N39
\cpu1|u0|alu|Q_t~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~7_combout\ = ( \cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(1) & \cpu1|u0|IR\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~7_combout\);

-- Location: LABCELL_X12_Y34_N9
\cpu1|u0|mcode|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux57~2_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux57~2_combout\);

-- Location: LABCELL_X10_Y31_N48
\cpu1|u0|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~3_combout\ = ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|process_0~3_combout\);

-- Location: LABCELL_X10_Y32_N45
\cpu1|u0|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~4_combout\ = ( \cpu1|u0|process_0~3_combout\ & ( (!\cpu1|u0|IR\(7) & \cpu1|u0|ISet[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_process_0~3_combout\,
	combout => \cpu1|u0|process_0~4_combout\);

-- Location: MLABCELL_X13_Y36_N57
\cpu1|u0|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~5_combout\ = ( \cpu1|u0|process_0~4_combout\ & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|Equal0~3_combout\ & (!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux57~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~4_combout\,
	combout => \cpu1|u0|process_0~5_combout\);

-- Location: FF_X14_Y35_N49
\cpu1|u0|Auto_Wait_t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Auto_Wait_t1~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Auto_Wait_t1~q\);

-- Location: MLABCELL_X9_Y32_N57
\cpu1|u0|mcode|Mux278~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux278~0_combout\ = ( !\cpu1|u0|IR\(0) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(1) & \cpu1|u0|mcode|Mux131~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux278~0_combout\);

-- Location: MLABCELL_X9_Y35_N42
\cpu1|u0|mcode|Mux231~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux231~0_combout\ = ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux231~0_combout\);

-- Location: LABCELL_X10_Y34_N0
\cpu1|u0|mcode|Mux198~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux198~0_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux198~0_combout\);

-- Location: LABCELL_X10_Y33_N24
\cpu1|u0|alu|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~1_combout\ = ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|IR\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|alu|Mux7~1_combout\);

-- Location: LABCELL_X12_Y32_N9
\cpu1|u0|mcode|Mux278~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux278~2_combout\ = ( \cpu1|u0|alu|Mux7~1_combout\ & ( (\cpu1|u0|mcode|Mux198~0_combout\ & ((!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux57~3_combout\)))) ) ) # ( 
-- !\cpu1|u0|alu|Mux7~1_combout\ & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux198~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010010000000010001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	combout => \cpu1|u0|mcode|Mux278~2_combout\);

-- Location: LABCELL_X12_Y34_N42
\cpu1|u0|mcode|Mux278~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux278~1_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( ((\cpu1|u0|mcode|Mux57~2_combout\ & \cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(1)) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux57~2_combout\ & 
-- \cpu1|u0|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux278~1_combout\);

-- Location: LABCELL_X12_Y32_N39
\cpu1|u0|mcode|Mux278~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux278~3_combout\ = ( \cpu1|u0|mcode|Mux278~1_combout\ & ( (!\cpu1|u0|mcode|Mux231~0_combout\ & (((!\cpu1|u0|mcode|Mux278~0_combout\ & !\cpu1|u0|mcode|Mux278~2_combout\)) # (\cpu1|u0|IR\(7)))) ) ) # ( !\cpu1|u0|mcode|Mux278~1_combout\ & ( 
-- ((!\cpu1|u0|mcode|Mux278~0_combout\ & !\cpu1|u0|mcode|Mux278~2_combout\)) # (\cpu1|u0|IR\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111111101000001111111110000000110011001000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux278~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux278~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux278~1_combout\,
	combout => \cpu1|u0|mcode|Mux278~3_combout\);

-- Location: LABCELL_X14_Y30_N24
\cpu1|u0|mcode|Mux102~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux102~2_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux102~2_combout\);

-- Location: LABCELL_X16_Y29_N51
\cpu1|u0|mcode|Mux123~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux123~0_combout\ = ( \cpu1|u0|mcode|Mux102~2_combout\ & ( \cpu1|u0|IR\(0) & ( (\cpu1|u0|mcode|Mux57~4_combout\ & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(7)))) ) ) ) # ( !\cpu1|u0|mcode|Mux102~2_combout\ & ( \cpu1|u0|IR\(0) & ( 
-- (\cpu1|u0|mcode|Mux57~4_combout\ & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(7)))) ) ) ) # ( \cpu1|u0|mcode|Mux102~2_combout\ & ( !\cpu1|u0|IR\(0) & ( (\cpu1|u0|mcode|Mux57~2_combout\ & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(7)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux102~2_combout\ & ( !\cpu1|u0|IR\(0) & ( (\cpu1|u0|mcode|Mux57~4_combout\ & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000010110000101100000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux123~0_combout\);

-- Location: LABCELL_X12_Y34_N18
\cpu1|u0|alu|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~2_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|alu|Mux7~2_combout\);

-- Location: LABCELL_X10_Y30_N27
\cpu1|u0|mcode|Mux88~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~29_combout\ = (!\cpu1|u0|IR\(1) & (((\cpu1|u0|mcode|Mux131~1_combout\)) # (\cpu1|u0|IR\(2)))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100101010001110110010101000111011001010100011101100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux88~29_combout\);

-- Location: LABCELL_X10_Y30_N0
\cpu1|u0|mcode|Mux88~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~40_combout\ = ( !\cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & ((!\cpu1|u0|alu|Mux7~2_combout\) # ((!\cpu1|u0|IR\(1) & \cpu1|u0|mcode|Mux57~2_combout\))))) ) ) # ( \cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(6) & 
-- (((\cpu1|u0|mcode|Mux88~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000010100000101010001000101010000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~29_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	datag => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux88~40_combout\);

-- Location: LABCELL_X10_Y30_N36
\cpu1|u0|alu|Q_t~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~40_combout\ = ( \cpu1|u0|mcode|Mux102~2_combout\ & ( \cpu1|u0|mcode|Mux57~2_combout\ ) ) # ( !\cpu1|u0|mcode|Mux102~2_combout\ & ( !\cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	combout => \cpu1|u0|alu|Q_t~40_combout\);

-- Location: LABCELL_X10_Y31_N12
\cpu1|u0|mcode|Mux102~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux102~1_combout\ = ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|IR\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|mcode|Mux102~1_combout\);

-- Location: LABCELL_X14_Y31_N45
\cpu1|u0|alu|Q_t~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~10_combout\ = ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~10_combout\);

-- Location: MLABCELL_X13_Y32_N45
\cpu1|u0|mcode|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~0_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(1) & \cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux63~0_combout\);

-- Location: LABCELL_X14_Y32_N45
\cpu1|u0|alu|Q_t~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~44_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(6)) ) ) ) # ( 
-- \cpu1|u0|IR\(2) & ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|alu|Q_t~44_combout\);

-- Location: MLABCELL_X13_Y32_N39
\cpu1|u0|mcode|Mux88~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~28_combout\ = ( \cpu1|u0|alu|Q_t~44_combout\ & ( (!\cpu1|u0|mcode|Mux102~1_combout\ & (((\cpu1|u0|alu|Q_t~10_combout\)))) # (\cpu1|u0|mcode|Mux102~1_combout\ & ((!\cpu1|u0|IR\(5)) # ((\cpu1|u0|mcode|Mux63~0_combout\)))) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~44_combout\ & ( (!\cpu1|u0|mcode|Mux102~1_combout\ & (((\cpu1|u0|alu|Q_t~10_combout\)))) # (\cpu1|u0|mcode|Mux102~1_combout\ & (\cpu1|u0|IR\(5) & ((\cpu1|u0|mcode|Mux63~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~10_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux63~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~44_combout\,
	combout => \cpu1|u0|mcode|Mux88~28_combout\);

-- Location: LABCELL_X10_Y29_N18
\cpu1|u0|mcode|Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux94~0_combout\ = ( \cpu1|u0|IR\(6) & ( \cpu1|u0|mcode|Mux88~28_combout\ & ( (!\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(7)) # (\cpu1|u0|alu|Q_t~40_combout\)))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux88~40_combout\ & ((!\cpu1|u0|IR\(7))))) ) ) ) 
-- # ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|mcode|Mux88~28_combout\ & ( (!\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(7)) # (\cpu1|u0|alu|Q_t~40_combout\)))) # (\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(7))) # (\cpu1|u0|mcode|Mux88~40_combout\))) ) ) ) # ( \cpu1|u0|IR\(6) & ( 
-- !\cpu1|u0|mcode|Mux88~28_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|alu|Q_t~40_combout\ & \cpu1|u0|IR\(7))))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux88~40_combout\ & ((!\cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|IR\(6) & ( 
-- !\cpu1|u0|mcode|Mux88~28_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|alu|Q_t~40_combout\ & \cpu1|u0|IR\(7))))) # (\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(7))) # (\cpu1|u0|mcode|Mux88~40_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101011111000100010000101010111011010111111011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~40_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~40_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~28_combout\,
	combout => \cpu1|u0|mcode|Mux94~0_combout\);

-- Location: LABCELL_X16_Y30_N39
\cpu1|u0|mcode|Mux278~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux278~4_combout\ = ( \cpu1|u0|mcode|Mux94~0_combout\ & ( (!\cpu1|u0|ISet\(0)) # (\cpu1|u0|mcode|Mux123~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux94~0_combout\ & ( (\cpu1|u0|ISet\(0) & \cpu1|u0|mcode|Mux123~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ISet\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux123~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux94~0_combout\,
	combout => \cpu1|u0|mcode|Mux278~4_combout\);

-- Location: LABCELL_X17_Y32_N39
\cpu1|u0|Save_ALU_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_ALU_r~0_combout\ = ( \cpu1|u0|mcode|Mux278~4_combout\ & ( !\cpu1|u0|Equal0~3_combout\ & ( (\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|mcode|Mux278~3_combout\) # (!\cpu1|u0|ISet[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|mcode|Mux278~4_combout\ 
-- & ( !\cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|mcode|Mux278~3_combout\ & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & \cpu1|u0|process_0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000011100000111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux278~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux278~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|Save_ALU_r~0_combout\);

-- Location: FF_X17_Y32_N41
\cpu1|u0|Save_ALU_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Save_ALU_r~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Save_ALU_r~q\);

-- Location: LABCELL_X12_Y31_N51
\cpu1|u0|mcode|Mux79~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux79~2_combout\ = ( \cpu1|u0|IR\(5) & ( (\cpu1|u0|IR\(4) & \cpu1|u0|mcode|Mux46~0_combout\) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux57~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux79~2_combout\);

-- Location: LABCELL_X16_Y32_N3
\cpu1|u0|mcode|Mux92~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux92~1_combout\ = ( !\cpu1|u0|IR\(6) & ( !\cpu1|u0|IR\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux92~1_combout\);

-- Location: LABCELL_X12_Y31_N18
\cpu1|u0|mcode|Mux263~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux263~0_combout\ = ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(7) & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & \cpu1|u0|mcode|Mux198~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux263~0_combout\);

-- Location: LABCELL_X10_Y34_N3
\cpu1|u0|mcode|Mux206~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux206~0_combout\ = ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux206~0_combout\);

-- Location: LABCELL_X12_Y31_N21
\cpu1|u0|mcode|Mux263~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux263~1_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( (\cpu1|u0|mcode|Mux206~0_combout\ & (\cpu1|u0|IR\(3) & (!\cpu1|u0|IR\(0) $ (\cpu1|u0|IR\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|mcode|Mux263~1_combout\);

-- Location: MLABCELL_X13_Y32_N18
\cpu1|u0|mcode|Mux79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux79~0_combout\ = ( \cpu1|u0|mcode|Mux57~3_combout\ & ( (\cpu1|u0|IR\(6) & \cpu1|u0|IR\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	combout => \cpu1|u0|mcode|Mux79~0_combout\);

-- Location: LABCELL_X12_Y31_N48
\cpu1|u0|mcode|Mux79~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux79~1_combout\ = ( \cpu1|u0|mcode|Mux79~0_combout\ & ( (!\cpu1|u0|IR\(5) & \cpu1|u0|IR\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux79~0_combout\,
	combout => \cpu1|u0|mcode|Mux79~1_combout\);

-- Location: LABCELL_X12_Y31_N54
\cpu1|u0|mcode|Mux263~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux263~2_combout\ = ( !\cpu1|u0|mcode|Mux263~1_combout\ & ( \cpu1|u0|mcode|Mux79~1_combout\ & ( !\cpu1|u0|mcode|Mux263~0_combout\ ) ) ) # ( \cpu1|u0|mcode|Mux263~1_combout\ & ( !\cpu1|u0|mcode|Mux79~1_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux263~0_combout\ & ((!\cpu1|u0|mcode|Mux79~2_combout\) # (!\cpu1|u0|mcode|Mux92~1_combout\))) ) ) ) # ( !\cpu1|u0|mcode|Mux263~1_combout\ & ( !\cpu1|u0|mcode|Mux79~1_combout\ & ( !\cpu1|u0|mcode|Mux263~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111000001110000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux79~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux263~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux263~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux79~1_combout\,
	combout => \cpu1|u0|mcode|Mux263~2_combout\);

-- Location: MLABCELL_X13_Y33_N27
\cpu1|u0|mcode|Mux245~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux245~0_combout\ = ( !\cpu1|u0|MCycle\(0) & ( (\cpu1|u0|IR\(1) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux245~0_combout\);

-- Location: MLABCELL_X9_Y30_N48
\cpu1|u0|mcode|Mux212~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux212~0_combout\ = ( \cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & \cpu1|u0|IR\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux212~0_combout\);

-- Location: MLABCELL_X13_Y33_N39
\cpu1|u0|mcode|Mux102~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux102~0_combout\ = ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux102~0_combout\);

-- Location: MLABCELL_X9_Y30_N24
\cpu1|u0|mcode|Mux212~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux212~1_combout\ = ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( \cpu1|u0|mcode|Mux102~0_combout\ & ( (\cpu1|u0|IR\(1) & (((!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux131~1_combout\)) # (\cpu1|u0|mcode|Mux212~0_combout\))) ) ) ) # ( 
-- !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( \cpu1|u0|mcode|Mux102~0_combout\ & ( (\cpu1|u0|IR\(1) & (((!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux131~1_combout\)) # (\cpu1|u0|mcode|Mux212~0_combout\))) ) ) ) # ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( 
-- !\cpu1|u0|mcode|Mux102~0_combout\ & ( (!\cpu1|u0|mcode|Mux212~0_combout\ & (!\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux131~1_combout\)))) # (\cpu1|u0|mcode|Mux212~0_combout\ & (((!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux131~1_combout\)) # (\cpu1|u0|IR\(1)))) ) ) 
-- ) # ( !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( !\cpu1|u0|mcode|Mux102~0_combout\ & ( (\cpu1|u0|IR\(1) & (((!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux131~1_combout\)) # (\cpu1|u0|mcode|Mux212~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001101000001011100110100000101000011010000010100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux212~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datae => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	combout => \cpu1|u0|mcode|Mux212~1_combout\);

-- Location: MLABCELL_X9_Y30_N33
\cpu1|u0|mcode|Mux212~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux212~2_combout\ = ( \cpu1|u0|mcode|Mux245~0_combout\ & ( \cpu1|u0|mcode|Mux212~1_combout\ & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(7))) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(7)))) ) ) ) # ( !\cpu1|u0|mcode|Mux245~0_combout\ 
-- & ( \cpu1|u0|mcode|Mux212~1_combout\ & ( (\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(7)) ) ) ) # ( \cpu1|u0|mcode|Mux245~0_combout\ & ( !\cpu1|u0|mcode|Mux212~1_combout\ & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101001010101000000000101010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Mux245~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux212~1_combout\,
	combout => \cpu1|u0|mcode|Mux212~2_combout\);

-- Location: MLABCELL_X9_Y30_N57
\cpu1|u0|mcode|Mux212~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux212~3_combout\ = ( \cpu1|u0|mcode|Mux212~2_combout\ & ( (!\cpu1|u0|IR\(2)) # ((!\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(0) & !\cpu1|u0|mcode|Mux251~1_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux212~2_combout\ & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(0) 
-- & !\cpu1|u0|mcode|Mux251~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000011111111001000001111111100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux251~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux212~2_combout\,
	combout => \cpu1|u0|mcode|Mux212~3_combout\);

-- Location: LABCELL_X16_Y30_N15
\cpu1|u0|mcode|Mux88~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~26_combout\ = ( \cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|alu|Mux7~1_combout\ & (\cpu1|u0|IR\(1) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & \cpu1|u0|MCycle[0]~DUPLICATE_q\))) ) ) # ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( 
-- (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(1)) # ((\cpu1|u0|alu|Mux7~1_combout\ & \cpu1|u0|MCycle[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001101000000000001000000001100000011010000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux88~26_combout\);

-- Location: LABCELL_X16_Y30_N21
\cpu1|u0|mcode|Mux88~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~27_combout\ = ( \cpu1|u0|mcode|Mux88~26_combout\ & ( (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(3)) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux88~26_combout\ & ( \cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~26_combout\,
	combout => \cpu1|u0|mcode|Mux88~27_combout\);

-- Location: LABCELL_X10_Y31_N21
\cpu1|u0|alu|Q_t~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~9_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( !\cpu1|u0|IR\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~9_combout\);

-- Location: LABCELL_X14_Y30_N48
\cpu1|u0|mcode|Mux64~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~1_combout\ = (!\cpu1|u0|IR\(3) & !\cpu1|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux64~1_combout\);

-- Location: LABCELL_X14_Y30_N51
\cpu1|u0|mcode|Mux221~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux221~0_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux221~0_combout\);

-- Location: LABCELL_X14_Y30_N6
\cpu1|u0|mcode|Mux88~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~24_combout\ = ( !\cpu1|u0|mcode|Mux221~0_combout\ & ( (\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux64~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Mux64~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux221~0_combout\,
	combout => \cpu1|u0|mcode|Mux88~24_combout\);

-- Location: LABCELL_X16_Y30_N30
\cpu1|u0|mcode|Mux88~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~25_combout\ = ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( \cpu1|u0|mcode|Mux88~24_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|alu|Q_t~9_combout\)) # (\cpu1|u0|IR\(6) & ((\cpu1|u0|mcode|Mux102~0_combout\))) ) ) ) # ( 
-- !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( \cpu1|u0|mcode|Mux88~24_combout\ & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|alu|Q_t~9_combout\) # ((\cpu1|u0|IR\(2))))) # (\cpu1|u0|IR\(6) & (((\cpu1|u0|mcode|Mux102~0_combout\)))) ) ) ) # ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & 
-- ( !\cpu1|u0|mcode|Mux88~24_combout\ & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|alu|Q_t~9_combout\)) # (\cpu1|u0|IR\(6) & ((\cpu1|u0|mcode|Mux102~0_combout\))))) ) ) ) # ( !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( !\cpu1|u0|mcode|Mux88~24_combout\ 
-- & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|alu|Q_t~9_combout\)) # (\cpu1|u0|IR\(6) & ((\cpu1|u0|mcode|Mux102~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110100000000100011010000000010001101101011111000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~24_combout\,
	combout => \cpu1|u0|mcode|Mux88~25_combout\);

-- Location: LABCELL_X12_Y36_N57
\cpu1|u0|mcode|Mux88~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~12_combout\ = ( !\cpu1|u0|IR\(2) & ( (\cpu1|u0|MCycle\(2) & (!\cpu1|u0|MCycle\(1) & \cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(1),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux88~12_combout\);

-- Location: MLABCELL_X4_Y33_N18
\cpu1|u0|alu|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~4_combout\ = (\cpu1|u0|IR\(3) & \cpu1|u0|alu|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	combout => \cpu1|u0|alu|Mux7~4_combout\);

-- Location: LABCELL_X12_Y30_N24
\cpu1|u0|mcode|Mux88~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~13_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(6)) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(6)))) # (\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001110100011101000111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux88~13_combout\);

-- Location: LABCELL_X16_Y30_N3
\cpu1|u0|mcode|Mux88~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~22_combout\ = ( \cpu1|u0|mcode|Mux102~0_combout\ & ( (\cpu1|u0|mcode|Mux88~12_combout\ & \cpu1|u0|alu|Mux7~4_combout\) ) ) # ( !\cpu1|u0|mcode|Mux102~0_combout\ & ( (!\cpu1|u0|mcode|Mux88~13_combout\) # 
-- ((\cpu1|u0|mcode|Mux88~12_combout\ & \cpu1|u0|alu|Mux7~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~12_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux7~4_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~13_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	combout => \cpu1|u0|mcode|Mux88~22_combout\);

-- Location: LABCELL_X10_Y31_N27
\cpu1|u0|alu|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~3_combout\ = ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux102~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	combout => \cpu1|u0|alu|Mux7~3_combout\);

-- Location: LABCELL_X16_Y30_N18
\cpu1|u0|mcode|Mux88~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~21_combout\ = ( \cpu1|u0|alu|Mux7~3_combout\ & ( (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ & (((!\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & 
-- \cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) # ( !\cpu1|u0|alu|Mux7~3_combout\ & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011110000000000101111000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~3_combout\,
	combout => \cpu1|u0|mcode|Mux88~21_combout\);

-- Location: LABCELL_X16_Y30_N0
\cpu1|u0|mcode|Mux88~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~23_combout\ = ( \cpu1|u0|mcode|Mux88~21_combout\ & ( (!\cpu1|u0|mcode|Mux88~22_combout\ & ((\cpu1|u0|MCycle[2]~DUPLICATE_q\) # (\cpu1|u0|IR\(1)))) ) ) # ( !\cpu1|u0|mcode|Mux88~21_combout\ & ( !\cpu1|u0|mcode|Mux88~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~22_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~21_combout\,
	combout => \cpu1|u0|mcode|Mux88~23_combout\);

-- Location: LABCELL_X16_Y30_N6
\cpu1|u0|mcode|Mux70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux70~0_combout\ = ( \cpu1|u0|IR\(0) & ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux88~27_combout\ ) ) ) # ( !\cpu1|u0|IR\(0) & ( \cpu1|u0|IR\(7) & ( \cpu1|u0|alu|Q_t~40_combout\ ) ) ) # ( \cpu1|u0|IR\(0) & ( !\cpu1|u0|IR\(7) & ( 
-- !\cpu1|u0|mcode|Mux88~25_combout\ ) ) ) # ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux88~23_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110000000000111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~27_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~25_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~23_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~40_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux70~0_combout\);

-- Location: LABCELL_X16_Y30_N42
\cpu1|u0|Read_To_Reg_r~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Read_To_Reg_r~4_combout\ = ( \cpu1|u0|mcode|Mux70~0_combout\ & ( (!\cpu1|u0|ISet\(0)) # (\cpu1|u0|mcode|Mux123~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux70~0_combout\ & ( (\cpu1|u0|mcode|Mux123~0_combout\ & \cpu1|u0|ISet\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux123~0_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux70~0_combout\,
	combout => \cpu1|u0|Read_To_Reg_r~4_combout\);

-- Location: LABCELL_X16_Y30_N45
\cpu1|u0|Read_To_Reg_r~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Read_To_Reg_r~5_combout\ = ( !\cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|mcode|Mux263~2_combout\) # ((!\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((\cpu1|u0|Read_To_Reg_r~4_combout\))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux212~3_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110111011101011111011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux263~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux212~3_combout\,
	datac => \cpu1|u0|ALT_INV_Read_To_Reg_r~4_combout\,
	datad => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|Read_To_Reg_r~5_combout\);

-- Location: FF_X16_Y30_N46
\cpu1|u0|Read_To_Reg_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Read_To_Reg_r~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Read_To_Reg_r\(4));

-- Location: LABCELL_X10_Y32_N18
\cpu1|u0|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal4~0_combout\ = ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(0) & ( \cpu1|u0|IR\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|Equal4~0_combout\);

-- Location: MLABCELL_X9_Y31_N57
\cpu1|u0|mcode|Mux281~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux281~2_combout\ = ( \cpu1|u0|mcode|Mux92~1_combout\ & ( (\cpu1|u0|ISet[0]~DUPLICATE_q\ & ((!\cpu1|u0|Equal4~0_combout\ & ((!\cpu1|u0|mcode|Mux57~4_combout\))) # (\cpu1|u0|Equal4~0_combout\ & (!\cpu1|u0|mcode|Mux57~2_combout\)))) ) ) # ( 
-- !\cpu1|u0|mcode|Mux92~1_combout\ & ( (!\cpu1|u0|ISet[0]~DUPLICATE_q\) # ((!\cpu1|u0|Equal4~0_combout\ & ((!\cpu1|u0|mcode|Mux57~4_combout\))) # (\cpu1|u0|Equal4~0_combout\ & (!\cpu1|u0|mcode|Mux57~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111010111111001111101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datac => \cpu1|u0|ALT_INV_ISet[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	combout => \cpu1|u0|mcode|Mux281~2_combout\);

-- Location: MLABCELL_X9_Y31_N51
\cpu1|u0|mcode|Mux221~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux221~1_combout\ = ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|IR\(1) $ (!\cpu1|u0|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux221~1_combout\);

-- Location: MLABCELL_X9_Y31_N27
\cpu1|u0|mcode|Mux281~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux281~1_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux221~1_combout\ & ( (!\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(2)) ) ) ) # ( !\cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux221~1_combout\ & ( (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(2)) # 
-- (\cpu1|u0|mcode|Mux131~1_combout\))) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux221~1_combout\ & ( (!\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000101000011111111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux221~1_combout\,
	combout => \cpu1|u0|mcode|Mux281~1_combout\);

-- Location: MLABCELL_X9_Y31_N54
\cpu1|u0|mcode|Mux281~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux281~0_combout\ = ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(1) & ((!\cpu1|u0|mcode|Mux57~2_combout\) # ((\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(1) & (((!\cpu1|u0|mcode|Mux57~4_combout\)))) ) ) # ( !\cpu1|u0|IR\(7) & ( (\cpu1|u0|IR\(0) & 
-- ((!\cpu1|u0|mcode|Mux57~4_combout\) # (!\cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110010101111110011001010111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux281~0_combout\);

-- Location: MLABCELL_X9_Y31_N33
\cpu1|u0|mcode|Mux281~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux281~3_combout\ = ( \cpu1|u0|mcode|Mux281~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & !\cpu1|u0|mcode|Mux281~2_combout\) ) ) # ( !\cpu1|u0|mcode|Mux281~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & 
-- (!\cpu1|u0|mcode|Mux281~2_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((\cpu1|u0|mcode|Mux281~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001010000010100000111101011010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux281~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux281~1_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux281~0_combout\,
	combout => \cpu1|u0|mcode|Mux281~3_combout\);

-- Location: LABCELL_X17_Y30_N42
\cpu1|u0|alu|Q_t~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~45_combout\ = ( \cpu1|u0|mcode|Mux131~1_combout\ & ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(1) ) ) ) # ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( \cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|alu|Q_t~45_combout\);

-- Location: LABCELL_X12_Y30_N12
\cpu1|u0|mcode|Mux228~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux228~8_combout\ = ( !\cpu1|u0|IR\(3) & ( (\cpu1|u0|IR\(5) & (((!\cpu1|u0|alu|Q_t~4_combout\) # ((\cpu1|u0|IR\(4) & !\cpu1|u0|mcode|Mux57~2_combout\))))) ) ) # ( \cpu1|u0|IR\(3) & ( ((!\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(5) & 
-- ((!\cpu1|u0|alu|Q_t~4_combout\)))) # (\cpu1|u0|IR\(0) & (((\cpu1|u0|alu|Q_t~45_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010000111100010000000100000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~45_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	datag => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux228~8_combout\);

-- Location: LABCELL_X14_Y31_N36
\cpu1|u0|mcode|Mux281~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux281~4_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( \cpu1|u0|mcode|Mux228~8_combout\ & ( ((\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux281~3_combout\)) # (\cpu1|u0|mcode|Mux92~1_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux279~0_combout\ & ( 
-- \cpu1|u0|mcode|Mux228~8_combout\ & ( (\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux281~3_combout\) ) ) ) # ( \cpu1|u0|mcode|Mux279~0_combout\ & ( !\cpu1|u0|mcode|Mux228~8_combout\ & ( (\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux281~3_combout\) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux279~0_combout\ & ( !\cpu1|u0|mcode|Mux228~8_combout\ & ( (\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux281~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux281~3_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux228~8_combout\,
	combout => \cpu1|u0|mcode|Mux281~4_combout\);

-- Location: LABCELL_X14_Y32_N0
\cpu1|u0|ALU_Op_r~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~5_combout\ = ( \cpu1|u0|mcode|Mux281~4_combout\ & ( !\cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|process_0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux281~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|ALU_Op_r~5_combout\);

-- Location: FF_X14_Y32_N1
\cpu1|u0|ALU_Op_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r\(2));

-- Location: LABCELL_X17_Y30_N57
\cpu1|u0|mcode|Mux288~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux288~0_combout\ = ( \cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux288~0_combout\);

-- Location: LABCELL_X16_Y30_N24
\cpu1|u0|mcode|Mux121~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux121~0_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|IR\(7) ) ) # ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|mcode|Mux288~0_combout\ & 
-- (\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|mcode|Mux288~0_combout\ & ((\cpu1|u0|mcode|Mux57~2_combout\))))) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & (!\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(2) & 
-- ((!\cpu1|u0|mcode|Mux288~0_combout\ & (!\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|mcode|Mux288~0_combout\ & ((!\cpu1|u0|mcode|Mux57~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010110001010101010100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|mcode|ALT_INV_Mux288~0_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux121~0_combout\);

-- Location: LABCELL_X17_Y30_N48
\cpu1|u0|alu|Q_t~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~49_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|mcode|Mux131~1_combout\) # ((!\cpu1|u0|IR\(0)) # (\cpu1|u0|IR\(1))))) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(1) $ (!\cpu1|u0|IR\(0))))) ) ) ) # ( 
-- !\cpu1|u0|IR\(3) & ( \cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(2)) # (!\cpu1|u0|IR\(1) $ (!\cpu1|u0|IR\(0))) ) ) ) # ( \cpu1|u0|IR\(3) & ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(0))) ) ) ) # ( !\cpu1|u0|IR\(3) & ( 
-- !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011110011111111001111001110111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|alu|Q_t~49_combout\);

-- Location: LABCELL_X17_Y30_N54
\cpu1|u0|mcode|Mux282~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux282~0_combout\ = ( \cpu1|u0|alu|Q_t~49_combout\ & ( (!\cpu1|u0|IR\(5)) # ((!\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(0) & \cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|alu|Q_t~49_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(5) & 
-- \cpu1|u0|IR\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011110000111100101111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~49_combout\,
	combout => \cpu1|u0|mcode|Mux282~0_combout\);

-- Location: LABCELL_X16_Y30_N57
\cpu1|u0|mcode|Mux282~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux282~1_combout\ = ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( \cpu1|u0|mcode|Mux131~1_combout\ & ( ((!\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(0)) # (!\cpu1|u0|IR\(3))))) # (\cpu1|u0|IR\(1)) ) ) ) # ( !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( 
-- \cpu1|u0|mcode|Mux131~1_combout\ & ( ((!\cpu1|u0|IR\(3)) # ((!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(1)) ) ) ) # ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(2)) # ((!\cpu1|u0|IR\(3)) # 
-- (\cpu1|u0|IR\(1))) ) ) ) # ( !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(2)) # ((!\cpu1|u0|IR\(3)) # (\cpu1|u0|IR\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011111111111011101111111111101100111011101110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|mcode|Mux282~1_combout\);

-- Location: LABCELL_X16_Y30_N48
\cpu1|u0|mcode|Mux282~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux282~2_combout\ = ( !\cpu1|u0|ISet\(0) & ( (!\cpu1|u0|mcode|Mux92~1_combout\ & ((((\cpu1|u0|IR\(4)))))) # (\cpu1|u0|mcode|Mux92~1_combout\ & (((\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux282~1_combout\ & \cpu1|u0|IR\(4)))) # 
-- (\cpu1|u0|mcode|Mux282~0_combout\))) ) ) # ( \cpu1|u0|ISet\(0) & ( (((\cpu1|u0|mcode|Mux121~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011110000111111001101111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux121~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux282~0_combout\,
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	datag => \cpu1|u0|mcode|ALT_INV_Mux282~1_combout\,
	combout => \cpu1|u0|mcode|Mux282~2_combout\);

-- Location: LABCELL_X12_Y32_N48
\cpu1|u0|mcode|Mux229~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux229~0_combout\ = ( \cpu1|u0|IR\(5) & ( (\cpu1|u0|mcode|Mux57~2_combout\ & (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux229~0_combout\);

-- Location: LABCELL_X12_Y32_N51
\cpu1|u0|mcode|Mux229~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux229~1_combout\ = ( \cpu1|u0|mcode|Mux86~0_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux57~2_combout\ & (\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(1) & (((\cpu1|u0|mcode|Mux57~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100001101110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	combout => \cpu1|u0|mcode|Mux229~1_combout\);

-- Location: LABCELL_X12_Y32_N6
\cpu1|u0|alu|Q_t~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~46_combout\ = ( \cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(2) & !\cpu1|u0|MCycle\(0))) ) ) # ( !\cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(0) & !\cpu1|u0|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000011110000001100001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|alu|Q_t~46_combout\);

-- Location: LABCELL_X12_Y32_N30
\cpu1|u0|alu|Q_t~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~47_combout\ = ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(0) & !\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|IR\(4) & ( ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111100010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|alu|Q_t~47_combout\);

-- Location: LABCELL_X12_Y32_N33
\cpu1|u0|alu|Q_t~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~48_combout\ = ( \cpu1|u0|alu|Q_t~47_combout\ & ( (!\cpu1|u0|IR\(1)) # ((!\cpu1|u0|mcode|Mux131~1_combout\) # ((!\cpu1|u0|alu|Q_t~46_combout\) # (\cpu1|u0|IR\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~46_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~47_combout\,
	combout => \cpu1|u0|alu|Q_t~48_combout\);

-- Location: LABCELL_X12_Y32_N27
\cpu1|u0|mcode|Mux229~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux229~2_combout\ = ( \cpu1|u0|IR\(6) & ( \cpu1|u0|alu|Q_t~48_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|mcode|Mux229~1_combout\))) # (\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(4))) ) ) ) # ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|alu|Q_t~48_combout\ & ( 
-- (!\cpu1|u0|IR\(7) & (((!\cpu1|u0|IR\(4))))) # (\cpu1|u0|IR\(7) & (!\cpu1|u0|mcode|Mux229~1_combout\ & ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|mcode|Mux229~0_combout\)))) ) ) ) # ( \cpu1|u0|IR\(6) & ( !\cpu1|u0|alu|Q_t~48_combout\ & ( (\cpu1|u0|IR\(7) & 
-- !\cpu1|u0|IR\(4)) ) ) ) # ( !\cpu1|u0|IR\(6) & ( !\cpu1|u0|alu|Q_t~48_combout\ & ( (!\cpu1|u0|IR\(7) & (((!\cpu1|u0|IR\(4))))) # (\cpu1|u0|IR\(7) & (!\cpu1|u0|mcode|Mux229~1_combout\ & ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|mcode|Mux229~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000110100000010100000101000011110001101000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux229~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|mcode|ALT_INV_Mux229~1_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~48_combout\,
	combout => \cpu1|u0|mcode|Mux229~2_combout\);

-- Location: LABCELL_X5_Y32_N54
\cpu1|u0|ALU_Op_r~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~6_combout\ = ( !\cpu1|u0|Equal0~3_combout\ & ( (\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux282~2_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|mcode|Mux229~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux282~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux229~2_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|ALU_Op_r~6_combout\);

-- Location: FF_X5_Y32_N55
\cpu1|u0|ALU_Op_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r\(1));

-- Location: MLABCELL_X9_Y31_N12
\cpu1|u0|mcode|Mux230~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux230~6_combout\ = ( \cpu1|u0|IR\(0) & ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(3) ) ) ) # ( !\cpu1|u0|IR\(0) & ( \cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(2) & (((\cpu1|u0|mcode|Mux131~1_combout\ & \cpu1|u0|IR\(1))) # (\cpu1|u0|IR\(3)))) # 
-- (\cpu1|u0|IR\(2) & (((\cpu1|u0|IR\(3) & \cpu1|u0|IR\(1))))) ) ) ) # ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|IR\(5) & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000000000000001100010011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux230~6_combout\);

-- Location: MLABCELL_X9_Y33_N30
\cpu1|u0|mcode|Mux202~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~4_combout\ = ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|IR\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux202~4_combout\);

-- Location: MLABCELL_X9_Y31_N21
\cpu1|u0|mcode|Mux230~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux230~0_combout\ = ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|mcode|Mux57~4_combout\) # (!\cpu1|u0|mcode|Mux202~4_combout\) ) ) # ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|mcode|Mux57~2_combout\) # (!\cpu1|u0|mcode|Mux202~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux202~4_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux230~0_combout\);

-- Location: MLABCELL_X9_Y31_N0
\cpu1|u0|mcode|Mux230~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux230~2_combout\ = ( !\cpu1|u0|IR\(6) & ( (\cpu1|u0|IR\(3) & (((!\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(2)) # (!\cpu1|u0|mcode|Mux221~1_combout\)))) # (\cpu1|u0|mcode|Mux230~0_combout\))) ) ) # ( \cpu1|u0|IR\(6) & ( (\cpu1|u0|IR\(3) & 
-- (((!\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(2)) # (!\cpu1|u0|mcode|Mux221~1_combout\)))) # (\cpu1|u0|IR\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000010101111000000001010111100000000100011110000000010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux221~1_combout\,
	datag => \cpu1|u0|mcode|ALT_INV_Mux230~0_combout\,
	combout => \cpu1|u0|mcode|Mux230~2_combout\);

-- Location: MLABCELL_X9_Y31_N18
\cpu1|u0|mcode|Mux230~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux230~1_combout\ = ( \cpu1|u0|mcode|Mux231~0_combout\ & ( (!\cpu1|u0|mcode|Mux230~2_combout\ & ((!\cpu1|u0|mcode|Mux57~2_combout\) # ((!\cpu1|u0|IR\(0)) # (\cpu1|u0|IR\(1))))) ) ) # ( !\cpu1|u0|mcode|Mux231~0_combout\ & ( 
-- !\cpu1|u0|mcode|Mux230~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux230~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	combout => \cpu1|u0|mcode|Mux230~1_combout\);

-- Location: MLABCELL_X9_Y31_N42
\cpu1|u0|mcode|Mux99~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux99~1_combout\ = ( \cpu1|u0|mcode|Mux92~1_combout\ & ( (!\cpu1|u0|IR\(5) & ((!\cpu1|u0|Equal4~0_combout\))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100000011001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	combout => \cpu1|u0|mcode|Mux99~1_combout\);

-- Location: MLABCELL_X9_Y31_N45
\cpu1|u0|mcode|Mux99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux99~0_combout\ = ( \cpu1|u0|alu|Q_t~9_combout\ & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|MCycle[0]~DUPLICATE_q\) # (!\cpu1|u0|IR\(0)))) ) ) # ( !\cpu1|u0|alu|Q_t~9_combout\ & ( !\cpu1|u0|IR\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	combout => \cpu1|u0|mcode|Mux99~0_combout\);

-- Location: LABCELL_X17_Y30_N24
\cpu1|u0|mcode|Mux122~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux122~0_combout\ = ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|IR\(7) ) ) # ( \cpu1|u0|IR\(6) & ( !\cpu1|u0|IR\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux122~0_combout\);

-- Location: LABCELL_X16_Y30_N27
\cpu1|u0|mcode|Mux122~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux122~1_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux122~0_combout\ ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux122~0_combout\ & ( (!\cpu1|u0|mcode|Mux288~0_combout\ & (\cpu1|u0|mcode|Mux57~4_combout\)) # 
-- (\cpu1|u0|mcode|Mux288~0_combout\ & ((!\cpu1|u0|IR\(2) & (\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(2) & ((\cpu1|u0|mcode|Mux57~2_combout\))))) ) ) ) # ( \cpu1|u0|IR\(3) & ( !\cpu1|u0|mcode|Mux122~0_combout\ & ( (!\cpu1|u0|mcode|Mux288~0_combout\ 
-- & (!\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|mcode|Mux288~0_combout\ & ((!\cpu1|u0|IR\(2) & (!\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|mcode|Mux57~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010110001010101010100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux288~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux122~0_combout\,
	combout => \cpu1|u0|mcode|Mux122~1_combout\);

-- Location: MLABCELL_X9_Y31_N48
\cpu1|u0|mcode|Mux283~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux283~0_combout\ = ( \cpu1|u0|mcode|Mux122~1_combout\ & ( ((\cpu1|u0|IR\(3) & ((!\cpu1|u0|mcode|Mux99~1_combout\) # (\cpu1|u0|mcode|Mux99~0_combout\)))) # (\cpu1|u0|ISet\(0)) ) ) # ( !\cpu1|u0|mcode|Mux122~1_combout\ & ( (\cpu1|u0|IR\(3) & 
-- (!\cpu1|u0|ISet\(0) & ((!\cpu1|u0|mcode|Mux99~1_combout\) # (\cpu1|u0|mcode|Mux99~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010000010000000101000001001111010111110100111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|mcode|ALT_INV_Mux99~1_combout\,
	datac => \cpu1|u0|ALT_INV_ISet\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux99~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux122~1_combout\,
	combout => \cpu1|u0|mcode|Mux283~0_combout\);

-- Location: MLABCELL_X9_Y31_N36
\cpu1|u0|mcode|Mux283~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux283~1_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux283~0_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & \cpu1|u0|mcode|Mux230~1_combout\) ) ) ) # ( !\cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux283~0_combout\ & ( 
-- (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux230~1_combout\ & ((!\cpu1|u0|mcode|Mux230~6_combout\) # (!\cpu1|u0|IR\(6))))) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux283~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\) # 
-- (\cpu1|u0|mcode|Mux230~1_combout\) ) ) ) # ( !\cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux283~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\) # ((\cpu1|u0|mcode|Mux230~1_combout\ & ((!\cpu1|u0|mcode|Mux230~6_combout\) # (!\cpu1|u0|IR\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101110101011111010111100000101000001000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux230~6_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux230~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux283~0_combout\,
	combout => \cpu1|u0|mcode|Mux283~1_combout\);

-- Location: LABCELL_X14_Y32_N30
\cpu1|u0|ALU_Op_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~0_combout\ = ( !\cpu1|u0|mcode|Mux283~1_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & \cpu1|u0|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux283~1_combout\,
	combout => \cpu1|u0|ALU_Op_r~0_combout\);

-- Location: FF_X14_Y32_N32
\cpu1|u0|ALU_Op_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r\(0));

-- Location: LABCELL_X17_Y32_N54
\cpu1|u0|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~6_combout\ = ( \cpu1|u0|mcode|Mux57~3_combout\ & ( \cpu1|u0|ISet[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	dataf => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	combout => \cpu1|u0|process_0~6_combout\);

-- Location: LABCELL_X14_Y30_N9
\cpu1|u0|ALU_Op_r~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~2_combout\ = ( \cpu1|u0|mcode|Mux102~2_combout\ & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|IR\(5)) # (\cpu1|u0|mcode|Mux64~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux64~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	combout => \cpu1|u0|ALU_Op_r~2_combout\);

-- Location: LABCELL_X14_Y34_N42
\cpu1|u0|mcode|Mux100~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux100~0_combout\ = ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(4) & \cpu1|u0|IR\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux100~0_combout\);

-- Location: LABCELL_X17_Y32_N0
\cpu1|u0|ALU_Op_r~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~3_combout\ = ( \cpu1|u0|mcode|Mux100~0_combout\ & ( (!\cpu1|u0|ALU_Op_r~2_combout\ & ((!\cpu1|u0|process_0~6_combout\) # (!\cpu1|u0|mcode|Mux198~0_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux100~0_combout\ & ( !\cpu1|u0|ALU_Op_r~2_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~6_combout\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	combout => \cpu1|u0|ALU_Op_r~3_combout\);

-- Location: LABCELL_X12_Y34_N6
\cpu1|u0|ALU_Op_r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~1_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (\cpu1|u0|mcode|Equal8~0_combout\ & ((!\cpu1|u0|Equal4~0_combout\) # (\cpu1|u0|mcode|Mux57~2_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (\cpu1|u0|mcode|Mux57~2_combout\ & 
-- (\cpu1|u0|mcode|Equal8~0_combout\ & \cpu1|u0|Equal4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|ALU_Op_r~1_combout\);

-- Location: LABCELL_X17_Y32_N42
\cpu1|u0|ALU_Op_r~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ALU_Op_r~4_combout\ = ( !\cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|IR\(0) & ( (\cpu1|u0|process_0~0_combout\ & (((!\cpu1|u0|ALU_Op_r~3_combout\ & !\cpu1|u0|IR\(7))) # (\cpu1|u0|ALU_Op_r~1_combout\))) ) ) ) # ( !\cpu1|u0|Equal0~3_combout\ & ( 
-- !\cpu1|u0|IR\(0) & ( (\cpu1|u0|process_0~0_combout\ & \cpu1|u0|ALU_Op_r~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000100000001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r~3_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r~1_combout\,
	datae => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|ALU_Op_r~4_combout\);

-- Location: FF_X17_Y32_N43
\cpu1|u0|ALU_Op_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r\(3));

-- Location: LABCELL_X14_Y35_N42
\cpu1|u0|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_2~0_combout\ = ( !\cpu1|u0|ALU_Op_r\(3) & ( (\cpu1|u0|ALU_Op_r\(2) & (\cpu1|u0|ALU_Op_r\(1) & \cpu1|u0|ALU_Op_r\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	combout => \cpu1|u0|process_2~0_combout\);

-- Location: LABCELL_X14_Y35_N21
\cpu1|u0|SP~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~0_combout\ = ( \cpu1|u0|process_2~0_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & (!\cpu1|u0|Auto_Wait_t1~q\ & (!\cpu1|u0|Save_ALU_r~q\ & \cpu1|u0|Read_To_Reg_r\(4)))) ) ) # ( !\cpu1|u0|process_2~0_combout\ & ( (\cpu1|u0|Read_To_Reg_r\(4) & 
-- (((\cpu1|u0|Equal57~1_combout\ & !\cpu1|u0|Auto_Wait_t1~q\)) # (\cpu1|u0|Save_ALU_r~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001111000000000100111100000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datab => \cpu1|u0|ALT_INV_Auto_Wait_t1~q\,
	datac => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(4),
	dataf => \cpu1|u0|ALT_INV_process_2~0_combout\,
	combout => \cpu1|u0|SP~0_combout\);

-- Location: MLABCELL_X9_Y34_N27
\cpu1|u0|mcode|Mux251~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux251~0_combout\ = ( \cpu1|u0|mcode|Mux86~0_combout\ & ( (\cpu1|u0|mcode|Mux57~2_combout\ & (!\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	combout => \cpu1|u0|mcode|Mux251~0_combout\);

-- Location: MLABCELL_X9_Y32_N21
\cpu1|u0|mcode|Mux252~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux252~0_combout\ = ( \cpu1|u0|mcode|Mux88~12_combout\ & ( (!\cpu1|u0|IR\(5) & (((\cpu1|u0|IR\(6) & \cpu1|u0|IR\(4))))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux219~0_combout\)) ) ) # ( !\cpu1|u0|mcode|Mux88~12_combout\ & ( (\cpu1|u0|IR\(5) 
-- & \cpu1|u0|mcode|Mux219~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000110110001000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|mcode|ALT_INV_Mux219~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~12_combout\,
	combout => \cpu1|u0|mcode|Mux252~0_combout\);

-- Location: MLABCELL_X9_Y32_N54
\cpu1|u0|mcode|Mux252~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux252~1_combout\ = ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(6) & (((!\cpu1|u0|mcode|Mux102~0_combout\ & \cpu1|u0|mcode|Mux57~2_combout\)) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001001100010001000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux252~1_combout\);

-- Location: MLABCELL_X9_Y32_N6
\cpu1|u0|mcode|Mux214~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux214~0_combout\ = ( \cpu1|u0|mcode|Mux100~0_combout\ & ( (\cpu1|u0|mcode|Mux198~0_combout\ & (\cpu1|u0|mcode|Mux57~3_combout\ & !\cpu1|u0|IR\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	combout => \cpu1|u0|mcode|Mux214~0_combout\);

-- Location: MLABCELL_X9_Y32_N12
\cpu1|u0|mcode|Mux252~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux252~2_combout\ = ( \cpu1|u0|mcode|Mux252~1_combout\ & ( \cpu1|u0|mcode|Mux214~0_combout\ & ( (!\cpu1|u0|IR\(1)) # (\cpu1|u0|IR\(0)) ) ) ) # ( !\cpu1|u0|mcode|Mux252~1_combout\ & ( \cpu1|u0|mcode|Mux214~0_combout\ & ( \cpu1|u0|IR\(0) ) ) 
-- ) # ( \cpu1|u0|mcode|Mux252~1_combout\ & ( !\cpu1|u0|mcode|Mux214~0_combout\ & ( (!\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(1))) # (\cpu1|u0|IR\(0) & (((\cpu1|u0|mcode|Mux252~0_combout\ & \cpu1|u0|IR\(3))))) ) ) ) # ( !\cpu1|u0|mcode|Mux252~1_combout\ & ( 
-- !\cpu1|u0|mcode|Mux214~0_combout\ & ( (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux252~0_combout\ & \cpu1|u0|IR\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101100010001000110101010101010101011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux252~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|mcode|ALT_INV_Mux252~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux214~0_combout\,
	combout => \cpu1|u0|mcode|Mux252~2_combout\);

-- Location: MLABCELL_X4_Y37_N27
\cpu1|u0|mcode|Mux252~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux252~3_combout\ = (!\cpu1|u0|mcode|Mux251~0_combout\ & ((!\cpu1|u0|mcode|Mux252~2_combout\) # (\cpu1|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110001001100010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux251~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux252~2_combout\,
	combout => \cpu1|u0|mcode|Mux252~3_combout\);

-- Location: LABCELL_X10_Y30_N24
\cpu1|u0|mcode|Mux88~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~16_combout\ = ( \cpu1|u0|mcode|Mux102~1_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|alu|Q_t~9_combout\) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux102~1_combout\ & ( \cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	combout => \cpu1|u0|mcode|Mux88~16_combout\);

-- Location: LABCELL_X12_Y30_N27
\cpu1|u0|alu|Q_t~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~42_combout\ = ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(4)))) ) ) # ( !\cpu1|u0|IR\(1) & ( (\cpu1|u0|IR\(4) & ((\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~42_combout\);

-- Location: LABCELL_X12_Y30_N6
\cpu1|u0|alu|Q_t~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~43_combout\ = ( \cpu1|u0|alu|Q_t~4_combout\ & ( \cpu1|u0|IR\(4) ) ) # ( !\cpu1|u0|alu|Q_t~4_combout\ & ( (\cpu1|u0|IR\(4) & \cpu1|u0|IR\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	combout => \cpu1|u0|alu|Q_t~43_combout\);

-- Location: LABCELL_X12_Y30_N0
\cpu1|u0|alu|Q_t~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~41_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(4)) ) ) ) # ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(4) ) ) ) # ( \cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(6) & 
-- \cpu1|u0|IR\(4)) ) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(4) & (((!\cpu1|u0|IR\(5) & \cpu1|u0|mcode|Mux131~1_combout\)) # (\cpu1|u0|IR\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111011000000000011001100000000111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~41_combout\);

-- Location: LABCELL_X12_Y32_N3
\cpu1|u0|alu|Q_t~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~75_combout\ = ( !\cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(4))))) ) ) # ( \cpu1|u0|IR\(2) & ( ((!\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(1) & 
-- (\cpu1|u0|mcode|Mux57~2_combout\ & \cpu1|u0|IR\(4))) # (\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(4))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000001100110000000000001000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	datag => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|alu|Q_t~75_combout\);

-- Location: LABCELL_X12_Y30_N42
\cpu1|u0|mcode|Mux88~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~15_combout\ = ( \cpu1|u0|alu|Q_t~41_combout\ & ( \cpu1|u0|alu|Q_t~75_combout\ & ( (!\cpu1|u0|IR\(3)) # ((!\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~42_combout\)) # (\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~43_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~41_combout\ & ( \cpu1|u0|alu|Q_t~75_combout\ & ( (!\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~42_combout\ & (\cpu1|u0|IR\(3)))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(3)) # (\cpu1|u0|alu|Q_t~43_combout\)))) ) ) ) # ( \cpu1|u0|alu|Q_t~41_combout\ 
-- & ( !\cpu1|u0|alu|Q_t~75_combout\ & ( (!\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(3))) # (\cpu1|u0|alu|Q_t~42_combout\))) # (\cpu1|u0|IR\(5) & (((\cpu1|u0|IR\(3) & \cpu1|u0|alu|Q_t~43_combout\)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~41_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~75_combout\ & ( (\cpu1|u0|IR\(3) & ((!\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~42_combout\)) # (\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~43_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~42_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~43_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~41_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~75_combout\,
	combout => \cpu1|u0|mcode|Mux88~15_combout\);

-- Location: LABCELL_X17_Y30_N39
\cpu1|u0|mcode|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux45~2_combout\ = ( \cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux45~2_combout\);

-- Location: LABCELL_X12_Y30_N9
\cpu1|u0|mcode|Mux88~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~14_combout\ = ( \cpu1|u0|mcode|Mux45~2_combout\ & ( (\cpu1|u0|IR\(4) & \cpu1|u0|mcode|Mux63~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux45~2_combout\ & ( (\cpu1|u0|IR\(4) & ((!\cpu1|u0|mcode|Mux88~13_combout\) # 
-- (\cpu1|u0|mcode|Mux63~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000110010001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~13_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|mcode|ALT_INV_Mux63~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~2_combout\,
	combout => \cpu1|u0|mcode|Mux88~14_combout\);

-- Location: LABCELL_X10_Y30_N6
\cpu1|u0|mcode|Mux68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux68~0_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux88~14_combout\ & ( (!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~40_combout\))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux88~16_combout\)) ) ) ) # ( !\cpu1|u0|IR\(7) & ( 
-- \cpu1|u0|mcode|Mux88~14_combout\ & ( (!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux88~15_combout\) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux88~14_combout\ & ( (!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~40_combout\))) # (\cpu1|u0|IR\(0) & 
-- (!\cpu1|u0|mcode|Mux88~16_combout\)) ) ) ) # ( !\cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux88~14_combout\ & ( (\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux88~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001011100010111011001100111111110010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~16_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~40_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~15_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~14_combout\,
	combout => \cpu1|u0|mcode|Mux68~0_combout\);

-- Location: MLABCELL_X4_Y37_N48
\cpu1|u0|mcode|Mux252~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux252~4_combout\ = ( \cpu1|u0|mcode|Mux252~3_combout\ & ( \cpu1|u0|mcode|Mux68~0_combout\ & ( (!\cpu1|u0|ISet\(1) & ((!\cpu1|u0|ISet\(0)) # (\cpu1|u0|IR\(1)))) ) ) ) # ( !\cpu1|u0|mcode|Mux252~3_combout\ & ( \cpu1|u0|mcode|Mux68~0_combout\ 
-- & ( ((!\cpu1|u0|ISet\(0)) # (\cpu1|u0|IR\(1))) # (\cpu1|u0|ISet\(1)) ) ) ) # ( \cpu1|u0|mcode|Mux252~3_combout\ & ( !\cpu1|u0|mcode|Mux68~0_combout\ & ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|IR\(1) & \cpu1|u0|ISet\(0))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux252~3_combout\ & ( !\cpu1|u0|mcode|Mux68~0_combout\ & ( ((\cpu1|u0|IR\(1) & \cpu1|u0|ISet\(0))) # (\cpu1|u0|ISet\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111000000100000001011110111111101111010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet\(1),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_ISet\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux252~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux68~0_combout\,
	combout => \cpu1|u0|mcode|Mux252~4_combout\);

-- Location: MLABCELL_X13_Y36_N15
\cpu1|u0|Read_To_Reg_r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Read_To_Reg_r~1_combout\ = ( \cpu1|u0|mcode|Mux252~4_combout\ & ( !\cpu1|u0|Equal0~3_combout\ ) ) # ( !\cpu1|u0|mcode|Mux252~4_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & !\cpu1|u0|mcode|Mux263~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux263~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux252~4_combout\,
	combout => \cpu1|u0|Read_To_Reg_r~1_combout\);

-- Location: FF_X13_Y36_N17
\cpu1|u0|Read_To_Reg_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Read_To_Reg_r~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Read_To_Reg_r\(1));

-- Location: LABCELL_X12_Y30_N48
\cpu1|u0|mcode|Mux88~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~19_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & !\cpu1|u0|IR\(4)))) ) ) ) # ( \cpu1|u0|IR\(1) & ( 
-- !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & !\cpu1|u0|IR\(4)))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & 
-- (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ((!\cpu1|u0|MCycle[0]~DUPLICATE_q\) # (!\cpu1|u0|IR\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010000000000010000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux88~19_combout\);

-- Location: LABCELL_X12_Y30_N57
\cpu1|u0|mcode|Mux88~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~20_combout\ = ( \cpu1|u0|mcode|Mux88~19_combout\ & ( (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(3)) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux88~19_combout\ & ( \cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~19_combout\,
	combout => \cpu1|u0|mcode|Mux88~20_combout\);

-- Location: LABCELL_X12_Y30_N36
\cpu1|u0|mcode|Mux88~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~17_combout\ = ( \cpu1|u0|mcode|Mux63~0_combout\ & ( \cpu1|u0|mcode|Mux88~13_combout\ & ( \cpu1|u0|IR\(5) ) ) ) # ( !\cpu1|u0|mcode|Mux63~0_combout\ & ( \cpu1|u0|mcode|Mux88~13_combout\ & ( (\cpu1|u0|IR\(3) & 
-- (\cpu1|u0|mcode|Mux88~12_combout\ & (\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(4)))) ) ) ) # ( \cpu1|u0|mcode|Mux63~0_combout\ & ( !\cpu1|u0|mcode|Mux88~13_combout\ & ( \cpu1|u0|IR\(5) ) ) ) # ( !\cpu1|u0|mcode|Mux63~0_combout\ & ( !\cpu1|u0|mcode|Mux88~13_combout\ 
-- & ( (\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|IR\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000011110000111100000001000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~12_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|mcode|ALT_INV_Mux63~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~13_combout\,
	combout => \cpu1|u0|mcode|Mux88~17_combout\);

-- Location: LABCELL_X12_Y30_N54
\cpu1|u0|mcode|Mux88~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~18_combout\ = ( \cpu1|u0|alu|Q_t~9_combout\ & ( (!\cpu1|u0|IR\(4)) # ((!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & \cpu1|u0|MCycle[0]~DUPLICATE_q\))) ) ) # ( !\cpu1|u0|alu|Q_t~9_combout\ & ( (!\cpu1|u0|IR\(4) & ((\cpu1|u0|IR\(2)) # 
-- (\cpu1|u0|IR\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000011101110000000011111111000000101111111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	combout => \cpu1|u0|mcode|Mux88~18_combout\);

-- Location: LABCELL_X12_Y30_N18
\cpu1|u0|mcode|Mux88~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~44_combout\ = ( !\cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(6) & (((\cpu1|u0|IR\(1) & \cpu1|u0|IR\(2)))))) # (\cpu1|u0|IR\(5) & (((\cpu1|u0|mcode|Mux88~18_combout\)))) ) ) # ( \cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(6) & 
-- ((!\cpu1|u0|IR\(2) & (((\cpu1|u0|mcode|Mux131~1_combout\ & !\cpu1|u0|IR\(1))))) # (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(5) $ (((!\cpu1|u0|IR\(1)))))))) # (\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000111010001000100000101100011010101010110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	datag => \cpu1|u0|mcode|ALT_INV_Mux88~18_combout\,
	combout => \cpu1|u0|mcode|Mux88~44_combout\);

-- Location: LABCELL_X12_Y30_N30
\cpu1|u0|mcode|Mux67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux67~0_combout\ = ( \cpu1|u0|mcode|Mux88~17_combout\ & ( \cpu1|u0|mcode|Mux88~44_combout\ & ( (!\cpu1|u0|IR\(7)) # ((!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~40_combout\)) # (\cpu1|u0|IR\(0) & ((!\cpu1|u0|mcode|Mux88~20_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux88~17_combout\ & ( \cpu1|u0|mcode|Mux88~44_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~40_combout\ & (\cpu1|u0|IR\(7)))) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(7)) # (!\cpu1|u0|mcode|Mux88~20_combout\)))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux88~17_combout\ & ( !\cpu1|u0|mcode|Mux88~44_combout\ & ( (!\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(7))) # (\cpu1|u0|alu|Q_t~40_combout\))) # (\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(7) & !\cpu1|u0|mcode|Mux88~20_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux88~17_combout\ & ( !\cpu1|u0|mcode|Mux88~44_combout\ & ( (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~40_combout\)) # (\cpu1|u0|IR\(0) & ((!\cpu1|u0|mcode|Mux88~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100110001111100010000110111001101001111011111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~40_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~20_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux88~17_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~44_combout\,
	combout => \cpu1|u0|mcode|Mux67~0_combout\);

-- Location: MLABCELL_X9_Y30_N51
\cpu1|u0|mcode|Mux251~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux251~2_combout\ = ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(0)) # ((\cpu1|u0|mcode|Mux212~0_combout\ & (!\cpu1|u0|IR\(4) & \cpu1|u0|IR\(5)))) ) ) # ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( (\cpu1|u0|mcode|Mux212~0_combout\ & 
-- (!\cpu1|u0|IR\(4) & \cpu1|u0|IR\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011001100110111001100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux212~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|mcode|Mux251~2_combout\);

-- Location: MLABCELL_X9_Y30_N42
\cpu1|u0|mcode|Mux251~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux251~3_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( \cpu1|u0|mcode|Mux251~2_combout\ & ( ((!\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux102~0_combout\))) # (\cpu1|u0|IR\(1)) ) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( 
-- \cpu1|u0|mcode|Mux251~2_combout\ & ( \cpu1|u0|IR\(1) ) ) ) # ( \cpu1|u0|mcode|Mux57~2_combout\ & ( !\cpu1|u0|mcode|Mux251~2_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(5) & (!\cpu1|u0|mcode|Mux102~0_combout\ & !\cpu1|u0|IR\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000111111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux251~2_combout\,
	combout => \cpu1|u0|mcode|Mux251~3_combout\);

-- Location: MLABCELL_X9_Y30_N9
\cpu1|u0|mcode|Mux251~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux251~4_combout\ = ( \cpu1|u0|mcode|Mux251~3_combout\ & ( (!\cpu1|u0|IR\(7) & (((\cpu1|u0|IR\(0) & !\cpu1|u0|mcode|Mux251~1_combout\)) # (\cpu1|u0|process_0~3_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux251~3_combout\ & ( (!\cpu1|u0|IR\(7) & 
-- (\cpu1|u0|IR\(0) & !\cpu1|u0|mcode|Mux251~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000101010001000100010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_process_0~3_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux251~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux251~3_combout\,
	combout => \cpu1|u0|mcode|Mux251~4_combout\);

-- Location: MLABCELL_X4_Y37_N6
\cpu1|u0|mcode|Mux251~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux251~5_combout\ = ( \cpu1|u0|mcode|Mux67~0_combout\ & ( \cpu1|u0|mcode|Mux251~4_combout\ & ( ((!\cpu1|u0|ISet\(0)) # (\cpu1|u0|IR\(2))) # (\cpu1|u0|ISet\(1)) ) ) ) # ( !\cpu1|u0|mcode|Mux67~0_combout\ & ( \cpu1|u0|mcode|Mux251~4_combout\ 
-- & ( ((\cpu1|u0|ISet\(0) & \cpu1|u0|IR\(2))) # (\cpu1|u0|ISet\(1)) ) ) ) # ( \cpu1|u0|mcode|Mux67~0_combout\ & ( !\cpu1|u0|mcode|Mux251~4_combout\ & ( (!\cpu1|u0|ISet\(1) & (((!\cpu1|u0|ISet\(0)) # (\cpu1|u0|IR\(2))))) # (\cpu1|u0|ISet\(1) & 
-- (\cpu1|u0|mcode|Mux251~0_combout\)) ) ) ) # ( !\cpu1|u0|mcode|Mux67~0_combout\ & ( !\cpu1|u0|mcode|Mux251~4_combout\ & ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|ISet\(0) & \cpu1|u0|IR\(2))))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux251~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011101100011011101101010101010111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet\(1),
	datab => \cpu1|u0|mcode|ALT_INV_Mux251~0_combout\,
	datac => \cpu1|u0|ALT_INV_ISet\(0),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|mcode|ALT_INV_Mux67~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux251~4_combout\,
	combout => \cpu1|u0|mcode|Mux251~5_combout\);

-- Location: LABCELL_X14_Y35_N45
\cpu1|u0|Read_To_Reg_r~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Read_To_Reg_r~3_combout\ = ( !\cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|mcode|Mux263~2_combout\) # (\cpu1|u0|mcode|Mux251~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux263~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux251~5_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|Read_To_Reg_r~3_combout\);

-- Location: FF_X14_Y35_N46
\cpu1|u0|Read_To_Reg_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Read_To_Reg_r~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Read_To_Reg_r\(2));

-- Location: MLABCELL_X13_Y36_N54
\cpu1|u0|Read_To_Reg_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Read_To_Reg_r~0_combout\ = ( \cpu1|u0|mcode|Mux253~4_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & !\cpu1|u0|mcode|Mux263~2_combout\) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|Equal0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux263~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	combout => \cpu1|u0|Read_To_Reg_r~0_combout\);

-- Location: FF_X13_Y36_N56
\cpu1|u0|Read_To_Reg_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Read_To_Reg_r~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Read_To_Reg_r\(0));

-- Location: MLABCELL_X9_Y33_N27
\cpu1|u0|mcode|Mux250~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux250~1_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux212~0_combout\))) # (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(0))))) ) ) # ( !\cpu1|u0|alu|Mux7~2_combout\ & ( 
-- (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000110000000100100011000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux212~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|mcode|Mux250~1_combout\);

-- Location: LABCELL_X7_Y33_N39
\cpu1|u0|mcode|Mux92~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux92~5_combout\ = ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux92~5_combout\);

-- Location: MLABCELL_X9_Y33_N36
\cpu1|u0|mcode|Mux250~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux250~2_combout\ = ( \cpu1|u0|MCycle\(0) & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(7) $ (\cpu1|u0|IR\(6)))) ) ) # ( !\cpu1|u0|MCycle\(0) & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(7) & !\cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux250~2_combout\);

-- Location: MLABCELL_X9_Y33_N0
\cpu1|u0|mcode|Mux250~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux250~3_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( (\cpu1|u0|mcode|Mux250~2_combout\ & (!\cpu1|u0|IR\(3) & \cpu1|u0|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux250~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|mcode|Mux250~3_combout\);

-- Location: MLABCELL_X9_Y33_N54
\cpu1|u0|mcode|Mux250~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux250~4_combout\ = ( \cpu1|u0|mcode|Mux250~3_combout\ & ( \cpu1|u0|mcode|Mux250~0_combout\ & ( ((\cpu1|u0|mcode|Mux92~5_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) # (\cpu1|u0|mcode|Mux250~1_combout\) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux250~3_combout\ & ( \cpu1|u0|mcode|Mux250~0_combout\ & ( \cpu1|u0|mcode|Mux250~1_combout\ ) ) ) # ( \cpu1|u0|mcode|Mux250~3_combout\ & ( !\cpu1|u0|mcode|Mux250~0_combout\ & ( (\cpu1|u0|mcode|Mux92~5_combout\ & 
-- \cpu1|u0|mcode|Mux279~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001101010101010101010101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux250~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~5_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux250~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux250~0_combout\,
	combout => \cpu1|u0|mcode|Mux250~4_combout\);

-- Location: MLABCELL_X13_Y36_N12
\cpu1|u0|Read_To_Reg_r~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Read_To_Reg_r~2_combout\ = ( \cpu1|u0|mcode|Mux250~4_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & \cpu1|u0|mcode|Mux263~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux263~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	combout => \cpu1|u0|Read_To_Reg_r~2_combout\);

-- Location: FF_X13_Y36_N14
\cpu1|u0|Read_To_Reg_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Read_To_Reg_r~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Read_To_Reg_r\(3));

-- Location: MLABCELL_X13_Y36_N3
\cpu1|u0|F~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~0_combout\ = ( \cpu1|u0|Read_To_Reg_r\(3) & ( (\cpu1|u0|SP~0_combout\ & (\cpu1|u0|Read_To_Reg_r\(1) & (!\cpu1|u0|Read_To_Reg_r\(2) & \cpu1|u0|Read_To_Reg_r\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~0_combout\,
	datab => \cpu1|u0|ALT_INV_Read_To_Reg_r\(1),
	datac => \cpu1|u0|ALT_INV_Read_To_Reg_r\(2),
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	dataf => \cpu1|u0|ALT_INV_Read_To_Reg_r\(3),
	combout => \cpu1|u0|F~0_combout\);

-- Location: LABCELL_X21_Y36_N36
\io4|rxReadPointer[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[4]~2_combout\ = ( \cpu1|u0|A\(0) & ( (\io4|Equal0~0_combout\ & (\io4|rxReadPointer\(4) & \io4|Equal0~1_combout\)) ) ) # ( !\cpu1|u0|A\(0) & ( \io4|rxReadPointer\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_Equal0~0_combout\,
	datac => \io4|ALT_INV_rxReadPointer\(4),
	datad => \io4|ALT_INV_Equal0~1_combout\,
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \io4|rxReadPointer[4]~2_combout\);

-- Location: FF_X21_Y36_N23
\io4|rxReadPointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	asdata => \io4|rxReadPointer[4]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxReadPointer\(4));

-- Location: MLABCELL_X23_Y36_N15
\io4|rxInPointer[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxInPointer[0]~4_combout\ = !\io4|rxInPointer\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxInPointer\(0),
	combout => \io4|rxInPointer[0]~4_combout\);

-- Location: FF_X23_Y36_N26
\io4|rxInPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxInPointer[0]~4_combout\,
	sload => VCC,
	ena => \io4|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxInPointer\(0));

-- Location: MLABCELL_X23_Y36_N24
\io4|rxInPointer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxInPointer~2_combout\ = ( \io4|rxInPointer\(1) & ( !\io4|rxInPointer\(0) ) ) # ( !\io4|rxInPointer\(1) & ( \io4|rxInPointer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io4|ALT_INV_rxInPointer\(0),
	dataf => \io4|ALT_INV_rxInPointer\(1),
	combout => \io4|rxInPointer~2_combout\);

-- Location: FF_X23_Y36_N11
\io4|rxInPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxInPointer~2_combout\,
	sload => VCC,
	ena => \io4|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxInPointer\(1));

-- Location: MLABCELL_X23_Y36_N27
\io4|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal0~0_combout\ = ( \io4|rxInPointer\(0) & ( (!\io4|rxReadPointer\(4) & (\io4|rxReadPointer\(0) & (!\io4|rxReadPointer\(1) $ (\io4|rxInPointer\(1))))) ) ) # ( !\io4|rxInPointer\(0) & ( (!\io4|rxReadPointer\(4) & (!\io4|rxReadPointer\(0) & 
-- (!\io4|rxReadPointer\(1) $ (\io4|rxInPointer\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000100000100000000000000000100000100000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(4),
	datab => \io4|ALT_INV_rxReadPointer\(1),
	datac => \io4|ALT_INV_rxInPointer\(1),
	datad => \io4|ALT_INV_rxReadPointer\(0),
	dataf => \io4|ALT_INV_rxInPointer\(0),
	combout => \io4|Equal0~0_combout\);

-- Location: LABCELL_X21_Y36_N21
\io4|rxReadPointer[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[0]~3_combout\ = ( \io4|Equal0~1_combout\ & ( (!\io4|rxReadPointer\(0) & (\cpu1|u0|A\(0) & (!\io4|Equal0~0_combout\ & !\io4|rxReadPointer\(4)))) # (\io4|rxReadPointer\(0) & ((!\cpu1|u0|A\(0)) # ((\io4|Equal0~0_combout\)))) ) ) # ( 
-- !\io4|Equal0~1_combout\ & ( (!\io4|rxReadPointer\(0) & (\cpu1|u0|A\(0) & !\io4|rxReadPointer\(4))) # (\io4|rxReadPointer\(0) & (!\cpu1|u0|A\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001000100011001100100010001100101010001010110010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(0),
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io4|ALT_INV_Equal0~0_combout\,
	datad => \io4|ALT_INV_rxReadPointer\(4),
	dataf => \io4|ALT_INV_Equal0~1_combout\,
	combout => \io4|rxReadPointer[0]~3_combout\);

-- Location: FF_X21_Y36_N29
\io4|rxReadPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	asdata => \io4|rxReadPointer[0]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxReadPointer\(0));

-- Location: LABCELL_X21_Y36_N57
\io4|rxReadPointer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer~4_combout\ = (!\io4|rxReadPointer\(4) & (!\io4|rxReadPointer\(0) $ (!\io4|rxReadPointer\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010100001010000001010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(0),
	datac => \io4|ALT_INV_rxReadPointer\(4),
	datad => \io4|ALT_INV_rxReadPointer\(1),
	combout => \io4|rxReadPointer~4_combout\);

-- Location: LABCELL_X21_Y36_N45
\io4|rxReadPointer[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[1]~5_combout\ = ( \io4|Equal0~1_combout\ & ( (!\io4|Equal0~0_combout\ & ((!\cpu1|u0|A\(0) & ((\io4|rxReadPointer\(1)))) # (\cpu1|u0|A\(0) & (\io4|rxReadPointer~4_combout\)))) # (\io4|Equal0~0_combout\ & (((\io4|rxReadPointer\(1))))) ) ) 
-- # ( !\io4|Equal0~1_combout\ & ( (!\cpu1|u0|A\(0) & ((\io4|rxReadPointer\(1)))) # (\cpu1|u0|A\(0) & (\io4|rxReadPointer~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100110011010100110011001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer~4_combout\,
	datab => \io4|ALT_INV_rxReadPointer\(1),
	datac => \io4|ALT_INV_Equal0~0_combout\,
	datad => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io4|ALT_INV_Equal0~1_combout\,
	combout => \io4|rxReadPointer[1]~5_combout\);

-- Location: FF_X21_Y36_N59
\io4|rxReadPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	asdata => \io4|rxReadPointer[1]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxReadPointer\(1));

-- Location: LABCELL_X21_Y36_N27
\io4|rxReadPointer~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer~6_combout\ = ( !\io4|rxReadPointer\(4) & ( !\io4|rxReadPointer\(2) $ (((!\io4|rxReadPointer\(1)) # (!\io4|rxReadPointer\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(2),
	datac => \io4|ALT_INV_rxReadPointer\(1),
	datad => \io4|ALT_INV_rxReadPointer\(0),
	dataf => \io4|ALT_INV_rxReadPointer\(4),
	combout => \io4|rxReadPointer~6_combout\);

-- Location: LABCELL_X21_Y36_N24
\io4|rxReadPointer[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[2]~7_combout\ = ( \cpu1|u0|A\(0) & ( (!\io4|Equal0~0_combout\ & (((\io4|rxReadPointer~6_combout\)))) # (\io4|Equal0~0_combout\ & ((!\io4|Equal0~1_combout\ & ((\io4|rxReadPointer~6_combout\))) # (\io4|Equal0~1_combout\ & 
-- (\io4|rxReadPointer\(2))))) ) ) # ( !\cpu1|u0|A\(0) & ( \io4|rxReadPointer\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001101010011001100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(2),
	datab => \io4|ALT_INV_rxReadPointer~6_combout\,
	datac => \io4|ALT_INV_Equal0~0_combout\,
	datad => \io4|ALT_INV_Equal0~1_combout\,
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \io4|rxReadPointer[2]~7_combout\);

-- Location: FF_X21_Y36_N26
\io4|rxReadPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|rxReadPointer[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxReadPointer\(2));

-- Location: MLABCELL_X23_Y36_N12
\io4|rxInPointer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxInPointer~3_combout\ = ( \io4|rxInPointer\(1) & ( !\io4|rxInPointer\(0) $ (!\io4|rxInPointer\(2)) ) ) # ( !\io4|rxInPointer\(1) & ( \io4|rxInPointer\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxInPointer\(0),
	datac => \io4|ALT_INV_rxInPointer\(2),
	dataf => \io4|ALT_INV_rxInPointer\(1),
	combout => \io4|rxInPointer~3_combout\);

-- Location: FF_X23_Y36_N17
\io4|rxInPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxInPointer~3_combout\,
	sload => VCC,
	ena => \io4|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxInPointer\(2));

-- Location: MLABCELL_X23_Y36_N3
\io4|rxInPointer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxInPointer~0_combout\ = ( \io4|rxInPointer\(3) & ( (!\io4|rxInPointer\(0)) # ((!\io4|rxInPointer\(1)) # (!\io4|rxInPointer\(2))) ) ) # ( !\io4|rxInPointer\(3) & ( (\io4|rxInPointer\(0) & (\io4|rxInPointer\(1) & \io4|rxInPointer\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxInPointer\(0),
	datac => \io4|ALT_INV_rxInPointer\(1),
	datad => \io4|ALT_INV_rxInPointer\(2),
	dataf => \io4|ALT_INV_rxInPointer\(3),
	combout => \io4|rxInPointer~0_combout\);

-- Location: FF_X23_Y36_N50
\io4|rxInPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxInPointer~0_combout\,
	sload => VCC,
	ena => \io4|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxInPointer\(3));

-- Location: LABCELL_X21_Y36_N54
\io4|rxReadPointer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer~0_combout\ = ( !\io4|rxReadPointer\(4) & ( !\io4|rxReadPointer\(3) $ (((!\io4|rxReadPointer\(0)) # ((!\io4|rxReadPointer\(1)) # (!\io4|rxReadPointer\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000000011111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(0),
	datab => \io4|ALT_INV_rxReadPointer\(1),
	datac => \io4|ALT_INV_rxReadPointer\(2),
	datad => \io4|ALT_INV_rxReadPointer\(3),
	dataf => \io4|ALT_INV_rxReadPointer\(4),
	combout => \io4|rxReadPointer~0_combout\);

-- Location: LABCELL_X21_Y36_N51
\io4|rxReadPointer[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[3]~1_combout\ = ( \cpu1|u0|A\(0) & ( (!\io4|Equal0~1_combout\ & (((\io4|rxReadPointer~0_combout\)))) # (\io4|Equal0~1_combout\ & ((!\io4|Equal0~0_combout\ & (\io4|rxReadPointer~0_combout\)) # (\io4|Equal0~0_combout\ & 
-- ((\io4|rxReadPointer\(3)))))) ) ) # ( !\cpu1|u0|A\(0) & ( \io4|rxReadPointer\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal0~1_combout\,
	datab => \io4|ALT_INV_Equal0~0_combout\,
	datac => \io4|ALT_INV_rxReadPointer~0_combout\,
	datad => \io4|ALT_INV_rxReadPointer\(3),
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \io4|rxReadPointer[3]~1_combout\);

-- Location: FF_X21_Y36_N56
\io4|rxReadPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	asdata => \io4|rxReadPointer[3]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxReadPointer\(3));

-- Location: MLABCELL_X23_Y36_N51
\io4|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal0~1_combout\ = ( \io4|rxReadPointer\(3) & ( \io4|rxInPointer\(2) & ( (\io4|rxReadPointer\(2) & \io4|rxInPointer\(3)) ) ) ) # ( !\io4|rxReadPointer\(3) & ( \io4|rxInPointer\(2) & ( (\io4|rxReadPointer\(2) & !\io4|rxInPointer\(3)) ) ) ) # ( 
-- \io4|rxReadPointer\(3) & ( !\io4|rxInPointer\(2) & ( (!\io4|rxReadPointer\(2) & \io4|rxInPointer\(3)) ) ) ) # ( !\io4|rxReadPointer\(3) & ( !\io4|rxInPointer\(2) & ( (!\io4|rxReadPointer\(2) & !\io4|rxInPointer\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000001111000000001111000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxReadPointer\(2),
	datad => \io4|ALT_INV_rxInPointer\(3),
	datae => \io4|ALT_INV_rxReadPointer\(3),
	dataf => \io4|ALT_INV_rxInPointer\(2),
	combout => \io4|Equal0~1_combout\);

-- Location: MLABCELL_X23_Y36_N18
\io4|rxReadPointer[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[0]~8_combout\ = ( \cpu1|u0|A\(0) & ( (\io4|Equal0~1_combout\ & \io4|Equal0~0_combout\) ) ) # ( !\cpu1|u0|A\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_Equal0~1_combout\,
	datad => \io4|ALT_INV_Equal0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \io4|rxReadPointer[0]~8_combout\);

-- Location: MLABCELL_X23_Y36_N54
\io4|rxReadPointer[0]~8_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer[0]~8_wirecell_combout\ = ( !\io4|rxReadPointer[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io4|ALT_INV_rxReadPointer[0]~8_combout\,
	combout => \io4|rxReadPointer[0]~8_wirecell_combout\);

-- Location: IOIBUF_X22_Y45_N52
\rxd4~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rxd4,
	o => \rxd4~input_o\);

-- Location: LABCELL_X21_Y37_N30
\io4|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add3~13_sumout\ = SUM(( \io4|rxFilter\(0) ) + ( VCC ) + ( !VCC ))
-- \io4|Add3~14\ = CARRY(( \io4|rxFilter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io4|ALT_INV_rxFilter\(0),
	cin => GND,
	sumout => \io4|Add3~13_sumout\,
	cout => \io4|Add3~14\);

-- Location: LABCELL_X21_Y37_N33
\io4|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add3~1_sumout\ = SUM(( \io4|rxFilter\(1) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~14\ ))
-- \io4|Add3~2\ = CARRY(( \io4|rxFilter\(1) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rxd4~input_o\,
	datac => \io4|ALT_INV_Equal3~0_combout\,
	datad => \io4|ALT_INV_rxFilter\(1),
	cin => \io4|Add3~14\,
	sumout => \io4|Add3~1_sumout\,
	cout => \io4|Add3~2\);

-- Location: LABCELL_X21_Y37_N36
\io4|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add3~17_sumout\ = SUM(( \io4|rxFilter\(2) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~2\ ))
-- \io4|Add3~18\ = CARRY(( \io4|rxFilter\(2) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd4~input_o\,
	datab => \io4|ALT_INV_Equal3~0_combout\,
	datad => \io4|ALT_INV_rxFilter\(2),
	cin => \io4|Add3~2\,
	sumout => \io4|Add3~17_sumout\,
	cout => \io4|Add3~18\);

-- Location: FF_X21_Y37_N38
\io4|rxFilter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|Add3~17_sumout\,
	ena => \io4|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxFilter\(2));

-- Location: LABCELL_X21_Y37_N39
\io4|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add3~21_sumout\ = SUM(( \io4|rxFilter\(3) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~18\ ))
-- \io4|Add3~22\ = CARRY(( \io4|rxFilter\(3) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd4~input_o\,
	datac => \io4|ALT_INV_Equal3~0_combout\,
	datad => \io4|ALT_INV_rxFilter\(3),
	cin => \io4|Add3~18\,
	sumout => \io4|Add3~21_sumout\,
	cout => \io4|Add3~22\);

-- Location: FF_X21_Y37_N41
\io4|rxFilter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|Add3~21_sumout\,
	ena => \io4|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxFilter\(3));

-- Location: LABCELL_X21_Y37_N42
\io4|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add3~5_sumout\ = SUM(( \io4|rxFilter\(4) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~22\ ))
-- \io4|Add3~6\ = CARRY(( \io4|rxFilter\(4) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd4~input_o\,
	datab => \io4|ALT_INV_Equal3~0_combout\,
	datad => \io4|ALT_INV_rxFilter\(4),
	cin => \io4|Add3~22\,
	sumout => \io4|Add3~5_sumout\,
	cout => \io4|Add3~6\);

-- Location: FF_X21_Y37_N44
\io4|rxFilter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|Add3~5_sumout\,
	ena => \io4|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxFilter\(4));

-- Location: LABCELL_X21_Y37_N45
\io4|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add3~9_sumout\ = SUM(( \io4|rxFilter\(5) ) + ( (!\rxd4~input_o\ & \io4|Equal3~0_combout\) ) + ( \io4|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxd4~input_o\,
	datac => \io4|ALT_INV_Equal3~0_combout\,
	datad => \io4|ALT_INV_rxFilter\(5),
	cin => \io4|Add3~6\,
	sumout => \io4|Add3~9_sumout\);

-- Location: FF_X21_Y37_N47
\io4|rxFilter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|Add3~9_sumout\,
	ena => \io4|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxFilter\(5));

-- Location: LABCELL_X21_Y37_N18
\io4|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal2~0_combout\ = ( !\io4|rxFilter\(0) & ( (!\io4|rxFilter\(2) & !\io4|rxFilter\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxFilter\(2),
	datad => \io4|ALT_INV_rxFilter\(3),
	dataf => \io4|ALT_INV_rxFilter\(0),
	combout => \io4|Equal2~0_combout\);

-- Location: LABCELL_X21_Y37_N51
\io4|rxFilter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxFilter~0_combout\ = ( \io4|Equal2~0_combout\ & ( (!\io4|rxFilter\(1) & (((\io4|rxFilter\(5)) # (\io4|rxFilter\(4))) # (\rxd4~input_o\))) # (\io4|rxFilter\(1) & ((!\rxd4~input_o\) # ((!\io4|rxFilter\(4)) # (!\io4|rxFilter\(5))))) ) ) # ( 
-- !\io4|Equal2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111100111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxFilter\(1),
	datab => \ALT_INV_rxd4~input_o\,
	datac => \io4|ALT_INV_rxFilter\(4),
	datad => \io4|ALT_INV_rxFilter\(5),
	dataf => \io4|ALT_INV_Equal2~0_combout\,
	combout => \io4|rxFilter~0_combout\);

-- Location: FF_X21_Y37_N32
\io4|rxFilter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|Add3~13_sumout\,
	ena => \io4|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxFilter\(0));

-- Location: LABCELL_X21_Y37_N12
\io4|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal3~0_combout\ = ( \io4|rxFilter\(5) & ( \io4|rxFilter\(4) ) ) # ( !\io4|rxFilter\(5) & ( \io4|rxFilter\(4) ) ) # ( \io4|rxFilter\(5) & ( !\io4|rxFilter\(4) ) ) # ( !\io4|rxFilter\(5) & ( !\io4|rxFilter\(4) & ( (((\io4|rxFilter\(3)) # 
-- (\io4|rxFilter\(2))) # (\io4|rxFilter\(0))) # (\io4|rxFilter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxFilter\(1),
	datab => \io4|ALT_INV_rxFilter\(0),
	datac => \io4|ALT_INV_rxFilter\(2),
	datad => \io4|ALT_INV_rxFilter\(3),
	datae => \io4|ALT_INV_rxFilter\(5),
	dataf => \io4|ALT_INV_rxFilter\(4),
	combout => \io4|Equal3~0_combout\);

-- Location: FF_X21_Y37_N35
\io4|rxFilter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|Add3~1_sumout\,
	ena => \io4|rxFilter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxFilter\(1));

-- Location: LABCELL_X26_Y37_N18
\io4|rxdFiltered~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxdFiltered~0_combout\ = ( \io4|rxdFiltered~q\ & ( \io4|Equal2~0_combout\ & ( (!\io4|rxFilter\(1)) # ((!\rxd4~input_o\) # ((!\io4|rxFilter\(4)) # (!\io4|rxFilter\(5)))) ) ) ) # ( !\io4|rxdFiltered~q\ & ( \io4|Equal2~0_combout\ & ( (!\io4|rxFilter\(1) 
-- & (!\rxd4~input_o\ & (!\io4|rxFilter\(4) & !\io4|rxFilter\(5)))) ) ) ) # ( \io4|rxdFiltered~q\ & ( !\io4|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxFilter\(1),
	datab => \ALT_INV_rxd4~input_o\,
	datac => \io4|ALT_INV_rxFilter\(4),
	datad => \io4|ALT_INV_rxFilter\(5),
	datae => \io4|ALT_INV_rxdFiltered~q\,
	dataf => \io4|ALT_INV_Equal2~0_combout\,
	combout => \io4|rxdFiltered~0_combout\);

-- Location: FF_X26_Y37_N20
\io4|rxdFiltered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|rxdFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxdFiltered~q\);

-- Location: LABCELL_X24_Y36_N45
\io4|rxCurrentByteBuffer[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxCurrentByteBuffer[7]~1_combout\ = !\io4|rxdFiltered~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|rxCurrentByteBuffer[7]~1_combout\);

-- Location: LABCELL_X25_Y37_N36
\io4|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector5~0_combout\ = ( \io4|rxState.idle~q\ & ( \io4|rxdFiltered~q\ & ( (!\io4|rxClockCount\(3) & (((\io4|rxClockCount\(4))))) # (\io4|rxClockCount\(3) & ((!\io4|Equal5~1_combout\ & ((\io4|rxClockCount\(4)))) # (\io4|Equal5~1_combout\ & 
-- (\io4|rxClockCount\(5) & !\io4|rxClockCount\(4))))) ) ) ) # ( !\io4|rxState.idle~q\ & ( \io4|rxdFiltered~q\ & ( !\io4|rxClockCount\(4) $ (((!\io4|rxClockCount\(3)) # (!\io4|Equal5~1_combout\))) ) ) ) # ( \io4|rxState.idle~q\ & ( !\io4|rxdFiltered~q\ & ( 
-- (!\io4|rxClockCount\(3) & (((\io4|rxClockCount\(4))))) # (\io4|rxClockCount\(3) & ((!\io4|Equal5~1_combout\ & ((\io4|rxClockCount\(4)))) # (\io4|Equal5~1_combout\ & (\io4|rxClockCount\(5) & !\io4|rxClockCount\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000011111101000000101111110100000000111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(3),
	datab => \io4|ALT_INV_rxClockCount\(5),
	datac => \io4|ALT_INV_Equal5~1_combout\,
	datad => \io4|ALT_INV_rxClockCount\(4),
	datae => \io4|ALT_INV_rxState.idle~q\,
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|Selector5~0_combout\);

-- Location: LABCELL_X24_Y35_N33
\comb~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~3_combout\ = LCELL(( \n_ioWR~combout\ & ( \n_interface1CS~1_combout\ ) ) # ( !\n_ioWR~combout\ & ( \n_interface1CS~1_combout\ & ( ((!\cpu1|u0|A\(2)) # (!\cpu1|u0|A\(1))) # (\cpu1|u0|A\(3)) ) ) ) # ( \n_ioWR~combout\ & ( !\n_interface1CS~1_combout\ ) 
-- ) # ( !\n_ioWR~combout\ & ( !\n_interface1CS~1_combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(3),
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \cpu1|u0|ALT_INV_A\(1),
	datae => \ALT_INV_n_ioWR~combout\,
	dataf => \ALT_INV_n_interface1CS~1_combout\,
	combout => \comb~3_combout\);

-- Location: LABCELL_X24_Y37_N36
\io4|reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|reset~0_combout\ = (!\comb~3_combout\ & \io2|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_comb~3_combout\,
	datad => \io2|ALT_INV_process_2~0_combout\,
	combout => \io4|reset~0_combout\);

-- Location: FF_X24_Y37_N14
\io4|rxClockCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector5~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxClockCount\(4));

-- Location: LABCELL_X25_Y37_N0
\io4|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector4~0_combout\ = ( \io4|rxState.idle~q\ & ( \io4|rxdFiltered~q\ & ( !\io4|rxClockCount\(5) $ (((!\io4|rxClockCount\(3)) # ((!\io4|Equal5~1_combout\) # (!\io4|rxClockCount\(4))))) ) ) ) # ( !\io4|rxState.idle~q\ & ( \io4|rxdFiltered~q\ & ( 
-- !\io4|rxClockCount\(5) $ (((!\io4|rxClockCount\(3)) # ((!\io4|Equal5~1_combout\) # (!\io4|rxClockCount\(4))))) ) ) ) # ( \io4|rxState.idle~q\ & ( !\io4|rxdFiltered~q\ & ( !\io4|rxClockCount\(5) $ (((!\io4|rxClockCount\(3)) # ((!\io4|Equal5~1_combout\) # 
-- (!\io4|rxClockCount\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011011000110011001101100011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(3),
	datab => \io4|ALT_INV_rxClockCount\(5),
	datac => \io4|ALT_INV_Equal5~1_combout\,
	datad => \io4|ALT_INV_rxClockCount\(4),
	datae => \io4|ALT_INV_rxState.idle~q\,
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|Selector4~0_combout\);

-- Location: FF_X24_Y37_N2
\io4|rxClockCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector4~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxClockCount\(5));

-- Location: LABCELL_X24_Y37_N21
\io4|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector9~0_combout\ = ( \io4|rxdFiltered~q\ & ( (!\io4|rxClockCount\(0) & ((!\io4|Equal5~2_combout\) # (!\io4|rxState.idle~q\ $ (!\io4|rxClockCount\(3))))) ) ) # ( !\io4|rxdFiltered~q\ & ( (\io4|rxState.idle~q\ & (!\io4|rxClockCount\(0) & 
-- ((!\io4|Equal5~2_combout\) # (!\io4|rxClockCount\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000000010100000100000011010000111000001101000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxState.idle~q\,
	datab => \io4|ALT_INV_Equal5~2_combout\,
	datac => \io4|ALT_INV_rxClockCount\(0),
	datad => \io4|ALT_INV_rxClockCount\(3),
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|Selector9~0_combout\);

-- Location: FF_X24_Y37_N47
\io4|rxClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector9~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxClockCount\(0));

-- Location: LABCELL_X24_Y37_N42
\io4|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add6~0_combout\ = !\io4|rxClockCount\(2) $ (((!\io4|rxClockCount\(1)) # (!\io4|rxClockCount\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110110001101100011011000110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(1),
	datab => \io4|ALT_INV_rxClockCount\(2),
	datac => \io4|ALT_INV_rxClockCount\(0),
	combout => \io4|Add6~0_combout\);

-- Location: LABCELL_X24_Y37_N18
\io4|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector7~0_combout\ = ( \io4|Add6~0_combout\ & ( (!\io4|rxState.idle~q\ & (\io4|rxdFiltered~q\ & ((!\io4|Equal5~2_combout\) # (\io4|rxClockCount\(3))))) # (\io4|rxState.idle~q\ & ((!\io4|Equal5~2_combout\) # ((!\io4|rxClockCount\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010100110111100101010011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxState.idle~q\,
	datab => \io4|ALT_INV_Equal5~2_combout\,
	datac => \io4|ALT_INV_rxClockCount\(3),
	datad => \io4|ALT_INV_rxdFiltered~q\,
	dataf => \io4|ALT_INV_Add6~0_combout\,
	combout => \io4|Selector7~0_combout\);

-- Location: FF_X24_Y37_N20
\io4|rxClockCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector7~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxClockCount\(2));

-- Location: LABCELL_X24_Y37_N12
\io4|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal5~2_combout\ = ( \io4|rxClockCount\(2) & ( (!\io4|rxClockCount\(5) & (\io4|rxClockCount\(0) & (\io4|rxClockCount\(1) & !\io4|rxClockCount\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(5),
	datab => \io4|ALT_INV_rxClockCount\(0),
	datac => \io4|ALT_INV_rxClockCount\(1),
	datad => \io4|ALT_INV_rxClockCount\(4),
	dataf => \io4|ALT_INV_rxClockCount\(2),
	combout => \io4|Equal5~2_combout\);

-- Location: LABCELL_X25_Y37_N21
\io4|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector10~0_combout\ = ( \io4|Equal5~2_combout\ & ( \io4|rxdFiltered~q\ & ( (!\io4|rxClockCount\(3)) # ((!\io4|rxState.stopBit~q\ & \io4|rxState.idle~q\)) ) ) ) # ( !\io4|Equal5~2_combout\ & ( \io4|rxdFiltered~q\ & ( \io4|rxState.idle~q\ ) ) ) # ( 
-- \io4|Equal5~2_combout\ & ( !\io4|rxdFiltered~q\ & ( (\io4|rxState.idle~q\ & ((!\io4|rxClockCount\(3)) # (!\io4|rxState.stopBit~q\))) ) ) ) # ( !\io4|Equal5~2_combout\ & ( !\io4|rxdFiltered~q\ & ( \io4|rxState.idle~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011100000111000001111000011111010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(3),
	datab => \io4|ALT_INV_rxState.stopBit~q\,
	datac => \io4|ALT_INV_rxState.idle~q\,
	datae => \io4|ALT_INV_Equal5~2_combout\,
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|Selector10~0_combout\);

-- Location: FF_X25_Y37_N59
\io4|rxState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector10~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxState.idle~q\);

-- Location: LABCELL_X25_Y37_N9
\io4|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector8~0_combout\ = ( \io4|Equal5~2_combout\ & ( \io4|rxdFiltered~q\ & ( (!\io4|rxClockCount\(3) & (\io4|rxState.idle~q\ & (!\io4|rxClockCount\(0) $ (!\io4|rxClockCount\(1))))) # (\io4|rxClockCount\(3) & (!\io4|rxState.idle~q\ & 
-- (!\io4|rxClockCount\(0) $ (!\io4|rxClockCount\(1))))) ) ) ) # ( !\io4|Equal5~2_combout\ & ( \io4|rxdFiltered~q\ & ( !\io4|rxClockCount\(0) $ (!\io4|rxClockCount\(1)) ) ) ) # ( \io4|Equal5~2_combout\ & ( !\io4|rxdFiltered~q\ & ( (!\io4|rxClockCount\(3) & 
-- (\io4|rxState.idle~q\ & (!\io4|rxClockCount\(0) $ (!\io4|rxClockCount\(1))))) ) ) ) # ( !\io4|Equal5~2_combout\ & ( !\io4|rxdFiltered~q\ & ( (\io4|rxState.idle~q\ & (!\io4|rxClockCount\(0) $ (!\io4|rxClockCount\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000100010000000001111111100000000011001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(3),
	datab => \io4|ALT_INV_rxState.idle~q\,
	datac => \io4|ALT_INV_rxClockCount\(0),
	datad => \io4|ALT_INV_rxClockCount\(1),
	datae => \io4|ALT_INV_Equal5~2_combout\,
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|Selector8~0_combout\);

-- Location: FF_X24_Y37_N29
\io4|rxClockCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector8~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxClockCount\(1));

-- Location: LABCELL_X24_Y37_N45
\io4|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal5~1_combout\ = (\io4|rxClockCount\(1) & (\io4|rxClockCount\(2) & \io4|rxClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(1),
	datac => \io4|ALT_INV_rxClockCount\(2),
	datad => \io4|ALT_INV_rxClockCount\(0),
	combout => \io4|Equal5~1_combout\);

-- Location: LABCELL_X25_Y37_N48
\io4|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector6~0_combout\ = ( \io4|rxdFiltered~q\ & ( (!\io4|Equal5~1_combout\ & (\io4|rxClockCount\(3) & ((!\io4|Equal5~2_combout\) # (!\io4|rxState.idle~q\)))) # (\io4|Equal5~1_combout\ & (!\io4|rxClockCount\(3) & ((!\io4|Equal5~2_combout\) # 
-- (\io4|rxState.idle~q\)))) ) ) # ( !\io4|rxdFiltered~q\ & ( (\io4|rxState.idle~q\ & ((!\io4|Equal5~1_combout\ & (!\io4|Equal5~2_combout\ & \io4|rxClockCount\(3))) # (\io4|Equal5~1_combout\ & ((!\io4|rxClockCount\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011000000000000101100001001010010110000100101001011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal5~1_combout\,
	datab => \io4|ALT_INV_Equal5~2_combout\,
	datac => \io4|ALT_INV_rxClockCount\(3),
	datad => \io4|ALT_INV_rxState.idle~q\,
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|Selector6~0_combout\);

-- Location: FF_X24_Y37_N23
\io4|rxClockCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector6~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxClockCount\(3));

-- Location: LABCELL_X24_Y37_N3
\io4|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal5~0_combout\ = ( !\io4|rxClockCount\(5) & ( \io4|rxClockCount\(2) & ( (\io4|rxClockCount\(3) & (\io4|rxClockCount\(0) & (!\io4|rxClockCount\(4) & \io4|rxClockCount\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(3),
	datab => \io4|ALT_INV_rxClockCount\(0),
	datac => \io4|ALT_INV_rxClockCount\(4),
	datad => \io4|ALT_INV_rxClockCount\(1),
	datae => \io4|ALT_INV_rxClockCount\(5),
	dataf => \io4|ALT_INV_rxClockCount\(2),
	combout => \io4|Equal5~0_combout\);

-- Location: LABCELL_X25_Y37_N57
\io4|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector3~0_combout\ = ( !\io4|rxBitCount\(0) & ( \io4|rxState.dataBit~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_rxState.dataBit~q\,
	dataf => \io4|ALT_INV_rxBitCount\(0),
	combout => \io4|Selector3~0_combout\);

-- Location: LABCELL_X25_Y37_N54
\io4|rxBitCount[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxBitCount[2]~0_combout\ = ( \io4|rxdFiltered~q\ & ( (\io4|rxState.dataBit~q\ & \io4|Equal5~0_combout\) ) ) # ( !\io4|rxdFiltered~q\ & ( (!\io4|rxState.idle~q\) # ((\io4|rxState.dataBit~q\ & \io4|Equal5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_rxState.dataBit~q\,
	datac => \io4|ALT_INV_Equal5~0_combout\,
	datad => \io4|ALT_INV_rxState.idle~q\,
	dataf => \io4|ALT_INV_rxdFiltered~q\,
	combout => \io4|rxBitCount[2]~0_combout\);

-- Location: FF_X25_Y37_N17
\io4|rxBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector3~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io4|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxBitCount\(0));

-- Location: LABCELL_X25_Y37_N51
\io4|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector2~0_combout\ = ( \io4|rxBitCount\(1) & ( (!\io4|rxBitCount\(0) & \io4|rxState.dataBit~q\) ) ) # ( !\io4|rxBitCount\(1) & ( (\io4|rxBitCount\(0) & \io4|rxState.dataBit~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxBitCount\(0),
	datad => \io4|ALT_INV_rxState.dataBit~q\,
	dataf => \io4|ALT_INV_rxBitCount\(1),
	combout => \io4|Selector2~0_combout\);

-- Location: FF_X25_Y37_N41
\io4|rxBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector2~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io4|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxBitCount\(1));

-- Location: LABCELL_X26_Y37_N33
\io4|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector1~0_combout\ = ( \io4|rxBitCount\(2) & ( \io4|rxBitCount\(0) & ( (!\io4|rxBitCount\(1) & \io4|rxState.dataBit~q\) ) ) ) # ( !\io4|rxBitCount\(2) & ( \io4|rxBitCount\(0) & ( (\io4|rxBitCount\(1) & \io4|rxState.dataBit~q\) ) ) ) # ( 
-- \io4|rxBitCount\(2) & ( !\io4|rxBitCount\(0) & ( \io4|rxState.dataBit~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000011000000110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_rxBitCount\(1),
	datac => \io4|ALT_INV_rxState.dataBit~q\,
	datae => \io4|ALT_INV_rxBitCount\(2),
	dataf => \io4|ALT_INV_rxBitCount\(0),
	combout => \io4|Selector1~0_combout\);

-- Location: FF_X25_Y37_N26
\io4|rxBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector1~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io4|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxBitCount\(2));

-- Location: LABCELL_X25_Y37_N12
\io4|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector0~0_combout\ = ( \io4|rxState.dataBit~q\ & ( !\io4|rxBitCount\(3) $ (((!\io4|rxBitCount\(2)) # ((!\io4|rxBitCount\(1)) # (!\io4|rxBitCount\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101100101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxBitCount\(3),
	datab => \io4|ALT_INV_rxBitCount\(2),
	datac => \io4|ALT_INV_rxBitCount\(1),
	datad => \io4|ALT_INV_rxBitCount\(0),
	dataf => \io4|ALT_INV_rxState.dataBit~q\,
	combout => \io4|Selector0~0_combout\);

-- Location: FF_X25_Y37_N29
\io4|rxBitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|Selector0~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io4|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxBitCount\(3));

-- Location: LABCELL_X25_Y37_N15
\io4|rxState~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxState~10_combout\ = ( \io4|Equal5~0_combout\ & ( ((!\io4|rxBitCount\(2)) # ((!\io4|rxBitCount\(1)) # (!\io4|rxBitCount\(0)))) # (\io4|rxBitCount\(3)) ) ) # ( !\io4|Equal5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxBitCount\(3),
	datab => \io4|ALT_INV_rxBitCount\(2),
	datac => \io4|ALT_INV_rxBitCount\(1),
	datad => \io4|ALT_INV_rxBitCount\(0),
	dataf => \io4|ALT_INV_Equal5~0_combout\,
	combout => \io4|rxState~10_combout\);

-- Location: LABCELL_X25_Y37_N24
\io4|rxState~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxState~11_combout\ = ( \io4|rxClockCount\(2) & ( \io4|rxClockCount\(0) & ( (!\io4|rxClockCount\(3) & (!\io4|rxClockCount\(5) & (\io4|rxClockCount\(1) & !\io4|rxClockCount\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxClockCount\(3),
	datab => \io4|ALT_INV_rxClockCount\(5),
	datac => \io4|ALT_INV_rxClockCount\(1),
	datad => \io4|ALT_INV_rxClockCount\(4),
	datae => \io4|ALT_INV_rxClockCount\(2),
	dataf => \io4|ALT_INV_rxClockCount\(0),
	combout => \io4|rxState~11_combout\);

-- Location: LABCELL_X25_Y37_N42
\io4|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector11~0_combout\ = ( !\io4|rxState.dataBit~q\ & ( (!\io4|rxState.idle~q\ & (\io4|rxdFiltered~q\ & (\io4|rxState~11_combout\ & ((!\io4|Equal5~0_combout\) # (!\io4|rxState.stopBit~q\))))) ) ) # ( \io4|rxState.dataBit~q\ & ( 
-- (\io4|rxState~10_combout\ & ((!\io4|Equal5~0_combout\) # ((!\io4|rxState.stopBit~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011100000111000000000111000000000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal5~0_combout\,
	datab => \io4|ALT_INV_rxState.stopBit~q\,
	datac => \io4|ALT_INV_rxState~10_combout\,
	datad => \io4|ALT_INV_rxdFiltered~q\,
	datae => \io4|ALT_INV_rxState.dataBit~q\,
	dataf => \io4|ALT_INV_rxState~11_combout\,
	datag => \io4|ALT_INV_rxState.idle~q\,
	combout => \io4|Selector11~0_combout\);

-- Location: FF_X25_Y37_N44
\io4|rxState.dataBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector11~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxState.dataBit~q\);

-- Location: LABCELL_X24_Y36_N42
\io4|rxCurrentByteBuffer[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxCurrentByteBuffer[0]~0_combout\ = ( \io4|Equal5~0_combout\ & ( (\io4|rxState.dataBit~q\ & ((!\io2|process_2~0_combout\) # (\comb~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_rxState.dataBit~q\,
	datac => \io2|ALT_INV_process_2~0_combout\,
	datad => \ALT_INV_comb~3_combout\,
	dataf => \io4|ALT_INV_Equal5~0_combout\,
	combout => \io4|rxCurrentByteBuffer[0]~0_combout\);

-- Location: FF_X24_Y36_N47
\io4|rxCurrentByteBuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|rxCurrentByteBuffer[7]~1_combout\,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(7));

-- Location: FF_X24_Y36_N5
\io4|rxCurrentByteBuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(6));

-- Location: FF_X24_Y36_N44
\io4|rxCurrentByteBuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(5));

-- Location: FF_X24_Y36_N32
\io4|rxCurrentByteBuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(4));

-- Location: FF_X24_Y36_N20
\io4|rxCurrentByteBuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(3));

-- Location: FF_X24_Y36_N59
\io4|rxCurrentByteBuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(2));

-- Location: FF_X23_Y36_N41
\io4|rxCurrentByteBuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(1));

-- Location: FF_X23_Y36_N35
\io4|rxCurrentByteBuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \io4|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxCurrentByteBuffer\(0));

-- Location: MLABCELL_X23_Y36_N57
\io4|rxReadPointer~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxReadPointer~9_combout\ = ( !\io4|rxReadPointer\(4) & ( !\io4|rxReadPointer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxReadPointer\(0),
	dataf => \io4|ALT_INV_rxReadPointer\(4),
	combout => \io4|rxReadPointer~9_combout\);

-- Location: M10K_X22_Y36_N0
\io4|rxBuffer_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \io4|rxInPointer[0]~1_combout\,
	portbre => VCC,
	portbaddrstall => \io4|ALT_INV_rxReadPointer[0]~8_wirecell_combout\,
	clk0 => \brg4|ALT_INV_baud_clk~q\,
	clk1 => \comb~2_combout\,
	portadatain => \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y35_N27
\io4|dataOut[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut[2]~feeder_combout\ = ( \io4|rxBuffer_rtl_0|auto_generated|ram_block1a2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	combout => \io4|dataOut[2]~feeder_combout\);

-- Location: FF_X21_Y35_N29
\io4|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut[2]~feeder_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(2));

-- Location: FF_X25_Y31_N37
\io2|kbBuffer~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2ConvertedByte\(2),
	sload => VCC,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~15_q\);

-- Location: LABCELL_X21_Y31_N15
\io2|dataOut~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~6_combout\ = ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a2\ & ( \io2|kbBuffer~15_q\ ) ) # ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a2\ & ( \io2|kbBuffer~15_q\ & ( !\io2|kbBuffer~12_q\ ) ) ) # ( 
-- \io2|kbBuffer_rtl_0|auto_generated|ram_block1a2\ & ( !\io2|kbBuffer~15_q\ & ( \io2|kbBuffer~12_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~12_q\,
	datae => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \io2|ALT_INV_kbBuffer~15_q\,
	combout => \io2|dataOut~6_combout\);

-- Location: FF_X20_Y31_N53
\io2|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	asdata => \io2|dataOut~6_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	sload => VCC,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(2));

-- Location: LABCELL_X21_Y33_N42
\io1|rxInPointer[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxInPointer[0]~4_combout\ = !\io1|rxInPointer\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io1|ALT_INV_rxInPointer\(0),
	combout => \io1|rxInPointer[0]~4_combout\);

-- Location: FF_X21_Y34_N26
\io1|rxInPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxInPointer[0]~4_combout\,
	sload => VCC,
	ena => \io1|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxInPointer\(0));

-- Location: LABCELL_X21_Y33_N51
\io1|rxInPointer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxInPointer~2_combout\ = ( \io1|rxInPointer\(1) & ( !\io1|rxInPointer\(0) ) ) # ( !\io1|rxInPointer\(1) & ( \io1|rxInPointer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxInPointer\(0),
	datae => \io1|ALT_INV_rxInPointer\(1),
	combout => \io1|rxInPointer~2_combout\);

-- Location: FF_X21_Y34_N59
\io1|rxInPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxInPointer~2_combout\,
	sload => VCC,
	ena => \io1|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxInPointer\(1));

-- Location: LABCELL_X21_Y34_N21
\io1|rxInPointer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxInPointer~3_combout\ = ( \io1|rxInPointer\(2) & ( (!\io1|rxInPointer\(0)) # (!\io1|rxInPointer\(1)) ) ) # ( !\io1|rxInPointer\(2) & ( (\io1|rxInPointer\(0) & \io1|rxInPointer\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxInPointer\(0),
	datab => \io1|ALT_INV_rxInPointer\(1),
	dataf => \io1|ALT_INV_rxInPointer\(2),
	combout => \io1|rxInPointer~3_combout\);

-- Location: FF_X21_Y34_N11
\io1|rxInPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxInPointer~3_combout\,
	sload => VCC,
	ena => \io1|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxInPointer\(2));

-- Location: LABCELL_X21_Y33_N54
\io1|rxInPointer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxInPointer~0_combout\ = ( \io1|rxInPointer\(2) & ( !\io1|rxInPointer\(3) $ (((!\io1|rxInPointer\(1)) # (!\io1|rxInPointer\(0)))) ) ) # ( !\io1|rxInPointer\(2) & ( \io1|rxInPointer\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxInPointer\(1),
	datab => \io1|ALT_INV_rxInPointer\(3),
	datad => \io1|ALT_INV_rxInPointer\(0),
	dataf => \io1|ALT_INV_rxInPointer\(2),
	combout => \io1|rxInPointer~0_combout\);

-- Location: LABCELL_X21_Y34_N6
\io1|rxInPointer[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxInPointer[3]~feeder_combout\ = ( \io1|rxInPointer~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_rxInPointer~0_combout\,
	combout => \io1|rxInPointer[3]~feeder_combout\);

-- Location: FF_X21_Y34_N8
\io1|rxInPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|rxInPointer[3]~feeder_combout\,
	ena => \io1|rxInPointer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxInPointer\(3));

-- Location: LABCELL_X21_Y33_N0
\io1|rxReadPointer~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer~9_combout\ = ( !\io1|rxReadPointer\(0) & ( !\io1|rxReadPointer\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxReadPointer\(4),
	dataf => \io1|ALT_INV_rxReadPointer\(0),
	combout => \io1|rxReadPointer~9_combout\);

-- Location: LABCELL_X20_Y34_N3
\io1|rxReadPointer[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[1]~5_combout\ = ( \io1|Equal0~1_combout\ & ( (!\io1|Equal0~0_combout\ & ((!\cpu1|u0|A\(0) & ((\io1|rxReadPointer\(1)))) # (\cpu1|u0|A\(0) & (\io1|rxReadPointer~4_combout\)))) # (\io1|Equal0~0_combout\ & (((\io1|rxReadPointer\(1))))) ) ) 
-- # ( !\io1|Equal0~1_combout\ & ( (!\cpu1|u0|A\(0) & ((\io1|rxReadPointer\(1)))) # (\cpu1|u0|A\(0) & (\io1|rxReadPointer~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000010110111110000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Equal0~0_combout\,
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io1|ALT_INV_rxReadPointer~4_combout\,
	datad => \io1|ALT_INV_rxReadPointer\(1),
	dataf => \io1|ALT_INV_Equal0~1_combout\,
	combout => \io1|rxReadPointer[1]~5_combout\);

-- Location: FF_X20_Y34_N29
\io1|rxReadPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxReadPointer[1]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxReadPointer\(1));

-- Location: LABCELL_X19_Y34_N3
\io1|rxReadPointer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer~4_combout\ = (!\io1|rxReadPointer\(4) & (!\io1|rxReadPointer\(0) $ (!\io1|rxReadPointer\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(4),
	datab => \io1|ALT_INV_rxReadPointer\(0),
	datac => \io1|ALT_INV_rxReadPointer\(1),
	combout => \io1|rxReadPointer~4_combout\);

-- Location: LABCELL_X19_Y34_N9
\io1|rxReadPointer~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer~6_combout\ = ( \io1|rxReadPointer\(2) & ( (!\io1|rxReadPointer\(4) & ((!\io1|rxReadPointer\(0)) # (!\io1|rxReadPointer\(1)))) ) ) # ( !\io1|rxReadPointer\(2) & ( (!\io1|rxReadPointer\(4) & (\io1|rxReadPointer\(0) & 
-- \io1|rxReadPointer\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(4),
	datab => \io1|ALT_INV_rxReadPointer\(0),
	datac => \io1|ALT_INV_rxReadPointer\(1),
	dataf => \io1|ALT_INV_rxReadPointer\(2),
	combout => \io1|rxReadPointer~6_combout\);

-- Location: LABCELL_X20_Y34_N21
\io1|rxReadPointer[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[3]~1_combout\ = ( \io1|rxReadPointer~0_combout\ & ( ((\cpu1|u0|A\(0) & ((!\io1|Equal0~0_combout\) # (!\io1|Equal0~1_combout\)))) # (\io1|rxReadPointer\(3)) ) ) # ( !\io1|rxReadPointer~0_combout\ & ( (\io1|rxReadPointer\(3) & 
-- ((!\cpu1|u0|A\(0)) # ((\io1|Equal0~0_combout\ & \io1|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000001001100110000000100110011111110110011001111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Equal0~0_combout\,
	datab => \io1|ALT_INV_rxReadPointer\(3),
	datac => \io1|ALT_INV_Equal0~1_combout\,
	datad => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io1|ALT_INV_rxReadPointer~0_combout\,
	combout => \io1|rxReadPointer[3]~1_combout\);

-- Location: FF_X20_Y34_N20
\io1|rxReadPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxReadPointer[3]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxReadPointer\(3));

-- Location: LABCELL_X19_Y34_N36
\io1|rxReadPointer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer~0_combout\ = ( \io1|rxReadPointer\(0) & ( (!\io1|rxReadPointer\(4) & (!\io1|rxReadPointer\(3) $ (((!\io1|rxReadPointer\(2)) # (!\io1|rxReadPointer\(1)))))) ) ) # ( !\io1|rxReadPointer\(0) & ( (\io1|rxReadPointer\(3) & 
-- !\io1|rxReadPointer\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000011000000011000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(2),
	datab => \io1|ALT_INV_rxReadPointer\(3),
	datac => \io1|ALT_INV_rxReadPointer\(4),
	datad => \io1|ALT_INV_rxReadPointer\(1),
	dataf => \io1|ALT_INV_rxReadPointer\(0),
	combout => \io1|rxReadPointer~0_combout\);

-- Location: M10K_X22_Y34_N0
\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \io1|rxInPointer[0]~1_combout\,
	portbre => VCC,
	portbaddrstall => \io1|ALT_INV_rxReadPointer[0]~8_wirecell_combout\,
	clk0 => \brg1|ALT_INV_baud_clk~q\,
	clk1 => \comb~6_combout\,
	portadatain => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X21_Y34_N14
\io1|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a2\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(2));

-- Location: LABCELL_X24_Y35_N54
\n_sdCardCS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_sdCardCS~0_combout\ = ( \n_ioWR~combout\ & ( (\n_interface1CS~1_combout\ & (\cpu1|u0|A\(3) & \n_ioRD~0_combout\)) ) ) # ( !\n_ioWR~combout\ & ( (\n_interface1CS~1_combout\ & \cpu1|u0|A\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface1CS~1_combout\,
	datab => \cpu1|u0|ALT_INV_A\(3),
	datac => \ALT_INV_n_ioRD~0_combout\,
	dataf => \ALT_INV_n_ioWR~combout\,
	combout => \n_sdCardCS~0_combout\);

-- Location: IOIBUF_X20_Y45_N52
\sramData[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(2),
	o => \sramData[2]~input_o\);

-- Location: LABCELL_X24_Y35_N6
\MemoryManagement|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux6~0_combout\ = ( !\cpu1|u0|A\(0) & ( (!\cpu1|u0|A\(1) & !\cpu1|u0|A\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(1),
	datad => \cpu1|u0|ALT_INV_A\(2),
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \MemoryManagement|Mux6~0_combout\);

-- Location: MLABCELL_X9_Y35_N51
\cpu1|u0|mcode|Mux274~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux274~1_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(7) & ( (\cpu1|u0|ISet\(1) & !\cpu1|u0|IR\(0)) ) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(7) & ( (\cpu1|u0|ISet\(1) & \cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux274~1_combout\);

-- Location: MLABCELL_X9_Y35_N36
\cpu1|u0|mcode|Mux274~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux274~2_combout\ = ( \cpu1|u0|mcode|Mux231~0_combout\ & ( \cpu1|u0|mcode|Mux274~1_combout\ & ( (\cpu1|u0|mcode|Mux131~1_combout\ & ((!\cpu1|u0|MCycle\(0)) # ((!\cpu1|u0|IR\(7) & \cpu1|u0|mcode|Mux198~0_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux231~0_combout\ & ( \cpu1|u0|mcode|Mux274~1_combout\ & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(7) & \cpu1|u0|mcode|Mux198~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000101010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux274~1_combout\,
	combout => \cpu1|u0|mcode|Mux274~2_combout\);

-- Location: LABCELL_X10_Y35_N54
\cpu1|u0|mcode|Mux273~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux273~0_combout\ = ( \cpu1|u0|mcode|Mux231~0_combout\ & ( \cpu1|u0|mcode|Mux198~1_combout\ & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (\cpu1|u0|ISet\(1) & ((!\cpu1|u0|MCycle\(0)) # (!\cpu1|u0|IR\(1))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux231~0_combout\ & ( \cpu1|u0|mcode|Mux198~1_combout\ & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (!\cpu1|u0|IR\(1) & \cpu1|u0|ISet\(1))) ) ) ) # ( \cpu1|u0|mcode|Mux231~0_combout\ & ( !\cpu1|u0|mcode|Mux198~1_combout\ & ( 
-- (\cpu1|u0|mcode|Mux131~1_combout\ & (\cpu1|u0|ISet\(1) & (!\cpu1|u0|MCycle\(0) $ (!\cpu1|u0|IR\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001001000000000001100000000000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_ISet\(1),
	datae => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux198~1_combout\,
	combout => \cpu1|u0|mcode|Mux273~0_combout\);

-- Location: LABCELL_X10_Y36_N57
\cpu1|u0|alu|Q_t~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~22_combout\ = ( \cpu1|u0|IR\(6) & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (\cpu1|u0|IR\(2) & (!\cpu1|u0|MCycle\(1) $ (\cpu1|u0|MCycle[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycle\(1),
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~22_combout\);

-- Location: MLABCELL_X9_Y34_N3
\cpu1|u0|alu|Q_t~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~25_combout\ = ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1))) # (\cpu1|u0|IR\(2) & ((\cpu1|u0|MCycle[0]~DUPLICATE_q\))))) ) ) ) # ( 
-- !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & !\cpu1|u0|MCycle[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000000000000000100000001000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~25_combout\);

-- Location: LABCELL_X10_Y36_N36
\cpu1|u0|alu|Q_t~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~21_combout\ = ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|mcode|Mux206~0_combout\ & ( (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ & (\cpu1|u0|IR\(6) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ $ (!\cpu1|u0|MCycle\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_MCycle\(1),
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	combout => \cpu1|u0|alu|Q_t~21_combout\);

-- Location: MLABCELL_X9_Y36_N33
\cpu1|u0|alu|Q_t~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~74_combout\ = ( \cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(1) & ((!\cpu1|u0|MCycle\(1) & (\cpu1|u0|MCycle\(0) & \cpu1|u0|MCycle\(2))) # (\cpu1|u0|MCycle\(1) & (!\cpu1|u0|MCycle\(0) & !\cpu1|u0|MCycle\(2))))) # (\cpu1|u0|IR\(1) & 
-- (!\cpu1|u0|MCycle\(2) & (!\cpu1|u0|MCycle\(1) $ (\cpu1|u0|MCycle\(0))))) ) ) # ( !\cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|MCycle\(1) & !\cpu1|u0|MCycle\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000001100001000010000110000100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_MCycle\(1),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~74_combout\);

-- Location: MLABCELL_X9_Y36_N30
\cpu1|u0|alu|Q_t~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~24_combout\ = ( \cpu1|u0|alu|Q_t~74_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~74_combout\,
	combout => \cpu1|u0|alu|Q_t~24_combout\);

-- Location: MLABCELL_X9_Y36_N48
\cpu1|u0|mcode|Mux88~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~3_combout\ = ( \cpu1|u0|alu|Q_t~21_combout\ & ( \cpu1|u0|alu|Q_t~24_combout\ & ( (!\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(3) & !\cpu1|u0|alu|Q_t~25_combout\)))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|alu|Q_t~22_combout\ & (\cpu1|u0|IR\(3)))) ) ) 
-- ) # ( !\cpu1|u0|alu|Q_t~21_combout\ & ( \cpu1|u0|alu|Q_t~24_combout\ & ( (!\cpu1|u0|IR\(3) & (((!\cpu1|u0|alu|Q_t~25_combout\)))) # (\cpu1|u0|IR\(3) & (\cpu1|u0|IR\(5) & (!\cpu1|u0|alu|Q_t~22_combout\))) ) ) ) # ( \cpu1|u0|alu|Q_t~21_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~24_combout\ & ( (!\cpu1|u0|IR\(5) & (((!\cpu1|u0|alu|Q_t~25_combout\) # (\cpu1|u0|IR\(3))))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|alu|Q_t~22_combout\ & (\cpu1|u0|IR\(3)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~21_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~24_combout\ & ( (!\cpu1|u0|IR\(3) & (((!\cpu1|u0|alu|Q_t~25_combout\)))) # (\cpu1|u0|IR\(3) & ((!\cpu1|u0|IR\(5)) # ((!\cpu1|u0|alu|Q_t~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000001110101011100000111011110100000001001010010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~22_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~25_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~21_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~24_combout\,
	combout => \cpu1|u0|mcode|Mux88~3_combout\);

-- Location: LABCELL_X10_Y35_N48
\cpu1|u0|mcode|Mux88~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~5_combout\ = ( \cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux88~5_combout\);

-- Location: LABCELL_X7_Y38_N27
\cpu1|u0|mcode|Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux89~0_combout\ = ( \cpu1|u0|alu|Q_t~20_combout\ & ( \cpu1|u0|mcode|Mux88~5_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux88~2_combout\ & ((!\cpu1|u0|IR\(7))))) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|mcode|Mux88~3_combout\) # 
-- (!\cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|alu|Q_t~20_combout\ & ( \cpu1|u0|mcode|Mux88~5_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(7))) # (\cpu1|u0|mcode|Mux88~2_combout\))) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|mcode|Mux88~3_combout\) # 
-- (!\cpu1|u0|IR\(7))))) ) ) ) # ( \cpu1|u0|alu|Q_t~20_combout\ & ( !\cpu1|u0|mcode|Mux88~5_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux88~2_combout\ & ((!\cpu1|u0|IR\(7))))) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|mcode|Mux88~3_combout\ & 
-- \cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|alu|Q_t~20_combout\ & ( !\cpu1|u0|mcode|Mux88~5_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(7))) # (\cpu1|u0|mcode|Mux88~2_combout\))) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|mcode|Mux88~3_combout\ & 
-- \cpu1|u0|IR\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111100010100000000110001011111111111000101111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|alu|ALT_INV_Q_t~20_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~5_combout\,
	combout => \cpu1|u0|mcode|Mux89~0_combout\);

-- Location: LABCELL_X10_Y36_N33
\cpu1|u0|alu|Q_t~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~26_combout\ = ( !\cpu1|u0|IR\(6) & ( (\cpu1|u0|IR\(4) & (\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|alu|Q_t~26_combout\);

-- Location: LABCELL_X7_Y38_N18
\cpu1|u0|mcode|Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux90~0_combout\ = ( \cpu1|u0|alu|Q_t~20_combout\ & ( \cpu1|u0|mcode|Mux88~2_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0)) # ((\cpu1|u0|alu|Q_t~26_combout\)))) # (\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(0) & 
-- ((!\cpu1|u0|mcode|Mux88~3_combout\)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~20_combout\ & ( \cpu1|u0|mcode|Mux88~2_combout\ & ( (!\cpu1|u0|IR\(0)) # ((!\cpu1|u0|IR\(7) & (\cpu1|u0|alu|Q_t~26_combout\)) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|mcode|Mux88~3_combout\)))) ) 
-- ) ) # ( \cpu1|u0|alu|Q_t~20_combout\ & ( !\cpu1|u0|mcode|Mux88~2_combout\ & ( (\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(7) & (\cpu1|u0|alu|Q_t~26_combout\)) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|mcode|Mux88~3_combout\))))) ) ) ) # ( !\cpu1|u0|alu|Q_t~20_combout\ & ( 
-- !\cpu1|u0|mcode|Mux88~2_combout\ & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~26_combout\))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0)) # ((!\cpu1|u0|mcode|Mux88~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101000110000100110000001011011111110011101001101110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~26_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~20_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\,
	combout => \cpu1|u0|mcode|Mux90~0_combout\);

-- Location: LABCELL_X7_Y38_N33
\cpu1|u0|SP[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP[2]~4_combout\ = ( \cpu1|u0|mcode|Mux89~0_combout\ & ( \cpu1|u0|mcode|Mux90~0_combout\ & ( ((\cpu1|u0|mcode|Mux274~2_combout\ & \cpu1|u0|mcode|Mux273~0_combout\)) # (\cpu1|u0|mcode|Mux279~0_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux89~0_combout\ & 
-- ( \cpu1|u0|mcode|Mux90~0_combout\ & ( (\cpu1|u0|mcode|Mux273~0_combout\ & ((\cpu1|u0|mcode|Mux279~0_combout\) # (\cpu1|u0|mcode|Mux274~2_combout\))) ) ) ) # ( \cpu1|u0|mcode|Mux89~0_combout\ & ( !\cpu1|u0|mcode|Mux90~0_combout\ & ( 
-- (\cpu1|u0|mcode|Mux274~2_combout\ & ((\cpu1|u0|mcode|Mux273~0_combout\) # (\cpu1|u0|mcode|Mux279~0_combout\))) ) ) ) # ( !\cpu1|u0|mcode|Mux89~0_combout\ & ( !\cpu1|u0|mcode|Mux90~0_combout\ & ( (\cpu1|u0|mcode|Mux274~2_combout\ & 
-- \cpu1|u0|mcode|Mux273~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000001010101010100000000010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux274~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux273~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux89~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux90~0_combout\,
	combout => \cpu1|u0|SP[2]~4_combout\);

-- Location: MLABCELL_X13_Y36_N18
\cpu1|u0|RegWEH~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegWEH~0_combout\ = ( \cpu1|u0|Read_To_Reg_r\(2) & ( \cpu1|u0|SP~0_combout\ & ( (!\cpu1|u0|Read_To_Reg_r\(3) & !\cpu1|u0|Read_To_Reg_r\(1)) ) ) ) # ( !\cpu1|u0|Read_To_Reg_r\(2) & ( \cpu1|u0|SP~0_combout\ & ( !\cpu1|u0|Read_To_Reg_r\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Read_To_Reg_r\(3),
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(1),
	datae => \cpu1|u0|ALT_INV_Read_To_Reg_r\(2),
	dataf => \cpu1|u0|ALT_INV_SP~0_combout\,
	combout => \cpu1|u0|RegWEH~0_combout\);

-- Location: LABCELL_X7_Y38_N48
\cpu1|u0|RegWEH~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegWEH~1_combout\ = ( \cpu1|u0|RegWEH~0_combout\ & ( \cpu1|u0|process_2~2_combout\ & ( (!\cpu1|u0|Read_To_Reg_r\(0)) # ((!\cpu1|u0|SP[2]~4_combout\) # (\cpu1|u0|process_2~3_combout\)) ) ) ) # ( !\cpu1|u0|RegWEH~0_combout\ & ( 
-- \cpu1|u0|process_2~2_combout\ & ( (!\cpu1|u0|SP[2]~4_combout\) # (\cpu1|u0|process_2~3_combout\) ) ) ) # ( \cpu1|u0|RegWEH~0_combout\ & ( !\cpu1|u0|process_2~2_combout\ & ( (!\cpu1|u0|Read_To_Reg_r\(0)) # (\cpu1|u0|process_2~3_combout\) ) ) ) # ( 
-- !\cpu1|u0|RegWEH~0_combout\ & ( !\cpu1|u0|process_2~2_combout\ & ( \cpu1|u0|process_2~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101110111011101111110011111100111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	datab => \cpu1|u0|ALT_INV_process_2~3_combout\,
	datac => \cpu1|u0|ALT_INV_SP[2]~4_combout\,
	datae => \cpu1|u0|ALT_INV_RegWEH~0_combout\,
	dataf => \cpu1|u0|ALT_INV_process_2~2_combout\,
	combout => \cpu1|u0|RegWEH~1_combout\);

-- Location: LABCELL_X7_Y35_N9
\cpu1|u0|Equal57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal57~3_combout\ = ( !\cpu1|u0|TState[1]~DUPLICATE_q\ & ( (\cpu1|u0|TState[2]~DUPLICATE_q\ & !\cpu1|u0|TState[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TState[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\,
	combout => \cpu1|u0|Equal57~3_combout\);

-- Location: MLABCELL_X9_Y34_N36
\cpu1|u0|mcode|Mux275~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux275~0_combout\ = ( \cpu1|u0|IntE_FF1~0_combout\ & ( (!\cpu1|u0|IR\(4) & \cpu1|u0|mcode|Mux86~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IntE_FF1~0_combout\,
	combout => \cpu1|u0|mcode|Mux275~0_combout\);

-- Location: LABCELL_X7_Y38_N45
\cpu1|u0|RegDIL[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[7]~1_combout\ = ( !\cpu1|u0|process_2~2_combout\ & ( (!\cpu1|u0|Equal57~3_combout\) # (!\cpu1|u0|mcode|Mux275~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Equal57~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux275~0_combout\,
	dataf => \cpu1|u0|ALT_INV_process_2~2_combout\,
	combout => \cpu1|u0|RegDIL[7]~1_combout\);

-- Location: LABCELL_X7_Y31_N3
\cpu1|u0|mcode|Mux228~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux228~0_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(1)) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(1)) ) ) ) # ( !\cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(4) & ( 
-- (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux228~0_combout\);

-- Location: LABCELL_X10_Y32_N12
\cpu1|u0|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal10~0_combout\ = ( \cpu1|u0|alu|Q_t~4_combout\ & ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & (\cpu1|u0|mcode|Mux228~0_combout\ & \cpu1|u0|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux228~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	combout => \cpu1|u0|Equal10~0_combout\);

-- Location: MLABCELL_X9_Y35_N54
\cpu1|u0|XY_State~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|XY_State~0_combout\ = ( \cpu1|u0|Equal10~0_combout\ & ( \cpu1|u0|IR\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_Equal10~0_combout\,
	combout => \cpu1|u0|XY_State~0_combout\);

-- Location: LABCELL_X7_Y35_N33
\cpu1|u0|Equal57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal57~0_combout\ = ( !\cpu1|u0|TState[0]~DUPLICATE_q\ & ( !\cpu1|u0|TState[2]~DUPLICATE_q\ & ( \cpu1|u0|TState[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_TState[2]~DUPLICATE_q\,
	combout => \cpu1|u0|Equal57~0_combout\);

-- Location: LABCELL_X10_Y32_N3
\cpu1|u0|ISet~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ISet~0_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( \cpu1|u0|Equal3~0_combout\ & ( (\cpu1|u0|mcode|Mux228~0_combout\ & ((!\cpu1|u0|alu|Q_t~4_combout\) # (\cpu1|u0|mcode|Mux92~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux228~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	combout => \cpu1|u0|ISet~0_combout\);

-- Location: MLABCELL_X9_Y34_N18
\cpu1|u0|XY_State[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|XY_State[1]~1_combout\ = ( !\cpu1|u0|ISet~0_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & \cpu1|u0|Equal57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	dataf => \cpu1|u0|ALT_INV_ISet~0_combout\,
	combout => \cpu1|u0|XY_State[1]~1_combout\);

-- Location: FF_X9_Y34_N32
\cpu1|u0|XY_State[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|XY_State~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|XY_State[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|XY_State\(1));

-- Location: LABCELL_X7_Y35_N3
\cpu1|u0|Alternate~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Alternate~0_combout\ = ( !\cpu1|u0|IR\(5) & ( (\cpu1|u0|IR\(4) & \cpu1|u0|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|Alternate~0_combout\);

-- Location: LABCELL_X7_Y35_N6
\cpu1|u0|Alternate~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Alternate~1_combout\ = ( \cpu1|u0|mcode|Mux92~5_combout\ & ( !\cpu1|u0|Alternate~q\ $ (((!\cpu1|u0|mcode|Mux279~0_combout\) # ((!\cpu1|u0|Equal3~0_combout\) # (!\cpu1|u0|Alternate~0_combout\)))) ) ) # ( !\cpu1|u0|mcode|Mux92~5_combout\ & ( 
-- \cpu1|u0|Alternate~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	datac => \cpu1|u0|ALT_INV_Alternate~0_combout\,
	datad => \cpu1|u0|ALT_INV_Alternate~q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~5_combout\,
	combout => \cpu1|u0|Alternate~1_combout\);

-- Location: FF_X7_Y35_N7
\cpu1|u0|Alternate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Alternate~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Alternate~q\);

-- Location: LABCELL_X12_Y34_N27
\cpu1|u0|mcode|Mux131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux131~0_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( \cpu1|u0|MCycle[2]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux131~0_combout\);

-- Location: LABCELL_X12_Y33_N12
\cpu1|u0|mcode|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux43~0_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(0)) ) ) # ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux43~0_combout\);

-- Location: LABCELL_X12_Y32_N45
\cpu1|u0|mcode|Mux247~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux247~1_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(1)) # ((!\cpu1|u0|IR\(3) & (\cpu1|u0|mcode|Mux43~0_combout\ & !\cpu1|u0|alu|Mux7~2_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(3) & 
-- (\cpu1|u0|mcode|Mux43~0_combout\ & (!\cpu1|u0|alu|Mux7~2_combout\ & \cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000011111111001000001111111100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|mcode|ALT_INV_Mux43~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux247~1_combout\);

-- Location: MLABCELL_X9_Y32_N30
\cpu1|u0|mcode|Mux247~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux247~2_combout\ = ( \cpu1|u0|mcode|Mux100~0_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(4) & ((\cpu1|u0|mcode|Mux247~1_combout\)))) # (\cpu1|u0|IR\(2) & (((\cpu1|u0|mcode|Mux57~3_combout\)))) ) ) # ( !\cpu1|u0|mcode|Mux100~0_combout\ & 
-- ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(4) & \cpu1|u0|mcode|Mux247~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux247~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	combout => \cpu1|u0|mcode|Mux247~2_combout\);

-- Location: MLABCELL_X9_Y32_N33
\cpu1|u0|mcode|Mux247~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux247~3_combout\ = ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (\cpu1|u0|IR\(6) & (((\cpu1|u0|IR\(4) & !\cpu1|u0|IR\(5))) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000111000001010000011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|mcode|Mux247~3_combout\);

-- Location: LABCELL_X12_Y33_N0
\cpu1|u0|alu|Q_t~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~2_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle\(0)) ) ) # ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~2_combout\);

-- Location: LABCELL_X12_Y32_N21
\cpu1|u0|mcode|Mux247~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux247~0_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( \cpu1|u0|mcode|Mux231~0_combout\ & ( (!\cpu1|u0|IR\(1)) # (\cpu1|u0|alu|Q_t~2_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( \cpu1|u0|mcode|Mux231~0_combout\ & ( 
-- (\cpu1|u0|IR\(1) & \cpu1|u0|alu|Q_t~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	combout => \cpu1|u0|mcode|Mux247~0_combout\);

-- Location: MLABCELL_X9_Y32_N0
\cpu1|u0|mcode|Mux247~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux247~4_combout\ = ( \cpu1|u0|mcode|Mux86~1_combout\ & ( !\cpu1|u0|mcode|Mux247~0_combout\ & ( ((!\cpu1|u0|mcode|Mux247~2_combout\ & ((!\cpu1|u0|mcode|Mux247~3_combout\) # (!\cpu1|u0|mcode|Mux221~1_combout\)))) # (\cpu1|u0|IR\(7)) ) ) ) # 
-- ( !\cpu1|u0|mcode|Mux86~1_combout\ & ( !\cpu1|u0|mcode|Mux247~0_combout\ & ( ((!\cpu1|u0|mcode|Mux247~3_combout\) # (!\cpu1|u0|mcode|Mux221~1_combout\)) # (\cpu1|u0|IR\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101110111011101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux247~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux247~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux221~1_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux86~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux247~0_combout\,
	combout => \cpu1|u0|mcode|Mux247~4_combout\);

-- Location: LABCELL_X7_Y32_N39
\cpu1|u0|mcode|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~4_combout\ = (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(1))) # (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000110011010001000011001101000100001100110100010000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux63~4_combout\);

-- Location: LABCELL_X7_Y32_N36
\cpu1|u0|mcode|Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~5_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(1))))) # (\cpu1|u0|IR\(6) & (((\cpu1|u0|mcode|Mux57~4_combout\ & \cpu1|u0|IR\(1))))) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & 
-- ( (\cpu1|u0|IR\(6) & (\cpu1|u0|mcode|Mux57~4_combout\ & \cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101000100000000110100010000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux63~5_combout\);

-- Location: LABCELL_X7_Y32_N48
\cpu1|u0|mcode|Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~9_combout\ = ( !\cpu1|u0|IR\(5) & ( ((\cpu1|u0|alu|Q_t~9_combout\ & (!\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(4) & \cpu1|u0|IR\(3))))) # (\cpu1|u0|mcode|Mux63~4_combout\) ) ) # ( \cpu1|u0|IR\(5) & ( ((!\cpu1|u0|IR\(4) & 
-- (\cpu1|u0|mcode|Mux63~4_combout\)) # (\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|mcode|Mux63~5_combout\))) # (\cpu1|u0|IR\(3) & (\cpu1|u0|mcode|Mux63~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110000111100110011011100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux63~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux63~5_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	datag => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux63~9_combout\);

-- Location: LABCELL_X7_Y32_N33
\cpu1|u0|alu|Q_t~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~55_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|alu|Q_t~55_combout\);

-- Location: LABCELL_X10_Y34_N36
\cpu1|u0|mcode|Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~6_combout\ = ( \cpu1|u0|MCycle\(0) & ( (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (((!\cpu1|u0|IR\(5) & \cpu1|u0|mcode|Mux206~0_combout\)) # (\cpu1|u0|alu|Q_t~7_combout\))) ) ) # ( !\cpu1|u0|MCycle\(0) & ( (\cpu1|u0|alu|Q_t~7_combout\ & 
-- !\cpu1|u0|MCycle[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000011000010110000001100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux63~6_combout\);

-- Location: LABCELL_X7_Y32_N6
\cpu1|u0|mcode|Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~7_combout\ = ( \cpu1|u0|mcode|Mux102~1_combout\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (((!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(1))) # (\cpu1|u0|mcode|Mux63~6_combout\))) # (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|IR\(6) & 
-- ((\cpu1|u0|IR\(1))))) ) ) # ( !\cpu1|u0|mcode|Mux102~1_combout\ & ( (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|mcode|ALT_INV_Mux63~6_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	combout => \cpu1|u0|mcode|Mux63~7_combout\);

-- Location: LABCELL_X7_Y32_N3
\cpu1|u0|mcode|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~1_combout\ = (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(6) & \cpu1|u0|IR\(1))) # (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000100010010001000010001001000100001000100100010000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux63~1_combout\);

-- Location: LABCELL_X7_Y32_N0
\cpu1|u0|mcode|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~2_combout\ = (!\cpu1|u0|IR\(1) & (((!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(4))))) # (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001010000010101100101000001010110010100000101011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux63~2_combout\);

-- Location: LABCELL_X7_Y32_N9
\cpu1|u0|alu|Q_t~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~53_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|IR\(6) & !\cpu1|u0|MCycle\(0))) ) ) # ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (\cpu1|u0|IR\(6) & 
-- !\cpu1|u0|MCycle\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~53_combout\);

-- Location: LABCELL_X7_Y32_N24
\cpu1|u0|alu|Q_t~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~54_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & ((\cpu1|u0|alu|Q_t~53_combout\)))) # (\cpu1|u0|IR\(2) & (((!\cpu1|u0|IR\(6))))) ) ) ) # ( !\cpu1|u0|IR\(4) & ( 
-- \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(2))) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(1) & 
-- (!\cpu1|u0|IR\(2) & \cpu1|u0|alu|Q_t~53_combout\)) ) ) ) # ( !\cpu1|u0|IR\(4) & ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000011000000000000101000000011000000110000000110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~53_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|alu|Q_t~54_combout\);

-- Location: LABCELL_X7_Y32_N42
\cpu1|u0|mcode|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~3_combout\ = ( \cpu1|u0|mcode|Mux63~2_combout\ & ( \cpu1|u0|alu|Q_t~54_combout\ & ( (!\cpu1|u0|mcode|Mux63~1_combout\ & (((!\cpu1|u0|IR\(5) & !\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(3)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux63~2_combout\ & ( \cpu1|u0|alu|Q_t~54_combout\ & ( (!\cpu1|u0|mcode|Mux63~1_combout\ & ((!\cpu1|u0|IR\(5)) # (\cpu1|u0|IR\(3)))) ) ) ) # ( \cpu1|u0|mcode|Mux63~2_combout\ & ( !\cpu1|u0|alu|Q_t~54_combout\ & ( (!\cpu1|u0|IR\(3) & 
-- (((!\cpu1|u0|mcode|Mux63~1_combout\ & !\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(5)))) # (\cpu1|u0|IR\(3) & (((!\cpu1|u0|mcode|Mux63~1_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Mux63~2_combout\ & ( !\cpu1|u0|alu|Q_t~54_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux63~1_combout\) # ((\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010011110100111101000111010010110000101100001011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|mcode|ALT_INV_Mux63~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux63~2_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~54_combout\,
	combout => \cpu1|u0|mcode|Mux63~3_combout\);

-- Location: LABCELL_X7_Y32_N18
\cpu1|u0|mcode|Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux63~8_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux63~3_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~55_combout\)) # (\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux63~7_combout\))) ) ) ) # ( !\cpu1|u0|IR\(7) & ( 
-- \cpu1|u0|mcode|Mux63~3_combout\ & ( (\cpu1|u0|mcode|Mux63~9_combout\ & \cpu1|u0|IR\(0)) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux63~3_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~55_combout\)) # (\cpu1|u0|IR\(0) & 
-- ((\cpu1|u0|mcode|Mux63~7_combout\))) ) ) ) # ( !\cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux63~3_combout\ & ( (!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux63~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000011000011111100010001000100010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux63~9_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~55_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux63~7_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux63~3_combout\,
	combout => \cpu1|u0|mcode|Mux63~8_combout\);

-- Location: LABCELL_X7_Y32_N12
\cpu1|u0|mcode|Mux247~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux247~5_combout\ = ( \cpu1|u0|mcode|Mux247~4_combout\ & ( \cpu1|u0|mcode|Mux63~8_combout\ & ( (!\cpu1|u0|mcode|Mux131~0_combout\ & (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|ISet[0]~DUPLICATE_q\) # (\cpu1|u0|IR\(1))))) # 
-- (\cpu1|u0|mcode|Mux131~0_combout\ & (((\cpu1|u0|IR\(1))))) ) ) ) # ( !\cpu1|u0|mcode|Mux247~4_combout\ & ( \cpu1|u0|mcode|Mux63~8_combout\ & ( ((!\cpu1|u0|mcode|Mux131~0_combout\ & ((!\cpu1|u0|ISet[0]~DUPLICATE_q\) # (\cpu1|u0|ISet[1]~DUPLICATE_q\)))) # 
-- (\cpu1|u0|IR\(1)) ) ) ) # ( \cpu1|u0|mcode|Mux247~4_combout\ & ( !\cpu1|u0|mcode|Mux63~8_combout\ & ( (\cpu1|u0|IR\(1) & (((\cpu1|u0|ISet[0]~DUPLICATE_q\ & !\cpu1|u0|ISet[1]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Mux131~0_combout\))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux247~4_combout\ & ( !\cpu1|u0|mcode|Mux63~8_combout\ & ( (!\cpu1|u0|mcode|Mux131~0_combout\ & (((\cpu1|u0|ISet[0]~DUPLICATE_q\ & \cpu1|u0|IR\(1))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Mux131~0_combout\ & 
-- (((\cpu1|u0|IR\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111001111000001110000001110001111110011111000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[0]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux247~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux63~8_combout\,
	combout => \cpu1|u0|mcode|Mux247~5_combout\);

-- Location: MLABCELL_X9_Y32_N27
\cpu1|u0|mcode|Mux246~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux246~3_combout\ = ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (\cpu1|u0|mcode|Mux221~1_combout\ & (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(2)) # (\cpu1|u0|alu|Mux7~1_combout\)))) ) ) # ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( 
-- (\cpu1|u0|mcode|Mux221~1_combout\ & (\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000001000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux221~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|mcode|Mux246~3_combout\);

-- Location: LABCELL_X7_Y32_N54
\cpu1|u0|mcode|Mux246~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux246~1_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(3) & (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|alu|Mux7~2_combout\))) ) ) ) # ( \cpu1|u0|IR\(1) & ( !\cpu1|u0|MCycle\(0) 
-- & ( (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(3) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|alu|Mux7~2_combout\))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & !\cpu1|u0|MCycle[2]~DUPLICATE_q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux246~1_combout\);

-- Location: MLABCELL_X9_Y32_N18
\cpu1|u0|mcode|Mux246~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux246~2_combout\ = ( \cpu1|u0|process_0~3_combout\ & ( (\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux246~1_combout\) # (\cpu1|u0|mcode|Mux219~0_combout\)))) ) ) # ( !\cpu1|u0|process_0~3_combout\ & ( (\cpu1|u0|IR\(5) & 
-- (\cpu1|u0|mcode|Mux219~0_combout\ & \cpu1|u0|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|mcode|ALT_INV_Mux219~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux246~1_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~3_combout\,
	combout => \cpu1|u0|mcode|Mux246~2_combout\);

-- Location: MLABCELL_X9_Y32_N42
\cpu1|u0|mcode|Mux246~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux246~4_combout\ = ( \cpu1|u0|mcode|Mux246~3_combout\ & ( \cpu1|u0|mcode|Mux246~2_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(7)) # ((\cpu1|u0|mcode|Mux57~2_combout\ & \cpu1|u0|mcode|Mux231~0_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux246~3_combout\ & ( \cpu1|u0|mcode|Mux246~2_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(7)) # ((\cpu1|u0|mcode|Mux57~2_combout\ & \cpu1|u0|mcode|Mux231~0_combout\)))) ) ) ) # ( \cpu1|u0|mcode|Mux246~3_combout\ & ( 
-- !\cpu1|u0|mcode|Mux246~2_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(7)) # ((\cpu1|u0|mcode|Mux57~2_combout\ & \cpu1|u0|mcode|Mux231~0_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Mux246~3_combout\ & ( !\cpu1|u0|mcode|Mux246~2_combout\ & ( 
-- (\cpu1|u0|mcode|Mux57~2_combout\ & (\cpu1|u0|mcode|Mux231~0_combout\ & \cpu1|u0|ISet[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011110000000100001111000000010000111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Mux246~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux246~2_combout\,
	combout => \cpu1|u0|mcode|Mux246~4_combout\);

-- Location: FF_X13_Y36_N11
\cpu1|u0|F[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F[7]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y31_N6
\cpu1|u0|mcode|Mux92~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux92~3_combout\ = ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux92~3_combout\);

-- Location: LABCELL_X12_Y32_N12
\cpu1|u0|mcode|Mux92~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux92~2_combout\ = ( !\cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(3) & !\cpu1|u0|IR\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux92~2_combout\);

-- Location: LABCELL_X14_Y31_N57
\cpu1|u0|mcode|Mux92~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux92~4_combout\ = ( \cpu1|u0|mcode|Mux92~1_combout\ & ( (\cpu1|u0|mcode|Mux92~3_combout\ & \cpu1|u0|mcode|Mux92~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux92~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	combout => \cpu1|u0|mcode|Mux92~4_combout\);

-- Location: LABCELL_X16_Y31_N42
\cpu1|u0|mcode|Mux276~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux276~0_combout\ = ( !\cpu1|u0|mcode|Mux279~0_combout\ & ( \cpu1|u0|mcode|Mux92~4_combout\ ) ) # ( \cpu1|u0|mcode|Mux279~0_combout\ & ( !\cpu1|u0|mcode|Mux92~4_combout\ ) ) # ( !\cpu1|u0|mcode|Mux279~0_combout\ & ( 
-- !\cpu1|u0|mcode|Mux92~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~4_combout\,
	combout => \cpu1|u0|mcode|Mux276~0_combout\);

-- Location: MLABCELL_X4_Y34_N45
\cpu1|u0|F~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~3_combout\ = ( !\cpu1|u0|mcode|Mux276~0_combout\ & ( \cpu1|u0|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	combout => \cpu1|u0|F~3_combout\);

-- Location: FF_X16_Y33_N14
\cpu1|u0|Fp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F[7]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(7));

-- Location: LABCELL_X12_Y31_N42
\cpu1|u0|mcode|Mux295~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux295~0_combout\ = ( \cpu1|u0|mcode|Mux92~1_combout\ & ( \cpu1|u0|alu|Q_t~2_combout\ & ( (\cpu1|u0|mcode|Mux92~3_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|alu|Mux7~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux7~3_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	combout => \cpu1|u0|mcode|Mux295~0_combout\);

-- Location: LABCELL_X16_Y31_N12
\cpu1|u0|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~2_combout\ = ( \cpu1|u0|mcode|Mux295~0_combout\ & ( \cpu1|u0|ALU_Op_r\(0) & ( (\cpu1|u0|ALU_Op_r\(3) & (!\cpu1|u0|ALU_Op_r\(2) & !\cpu1|u0|ALU_Op_r\(1))) ) ) ) # ( !\cpu1|u0|mcode|Mux295~0_combout\ & ( \cpu1|u0|ALU_Op_r\(0) & ( 
-- ((\cpu1|u0|ALU_Op_r\(3) & (!\cpu1|u0|ALU_Op_r\(2) & !\cpu1|u0|ALU_Op_r\(1)))) # (\cpu1|u0|Save_ALU_r~q\) ) ) ) # ( !\cpu1|u0|mcode|Mux295~0_combout\ & ( !\cpu1|u0|ALU_Op_r\(0) & ( \cpu1|u0|Save_ALU_r~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000001110011001100110101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datab => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datae => \cpu1|u0|mcode|ALT_INV_Mux295~0_combout\,
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	combout => \cpu1|u0|process_0~2_combout\);

-- Location: LABCELL_X10_Y29_N39
\cpu1|u0|mcode|Mux100~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux100~1_combout\ = ( \cpu1|u0|IR\(0) & ( \cpu1|u0|IR\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|mcode|Mux100~1_combout\);

-- Location: LABCELL_X16_Y32_N54
\cpu1|u0|mcode|Mux292~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux292~0_combout\ = ( \cpu1|u0|alu|Q_t~9_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & (\cpu1|u0|mcode|Mux100~1_combout\ & (!\cpu1|u0|IR\(2) & \cpu1|u0|mcode|Mux92~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux100~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	combout => \cpu1|u0|mcode|Mux292~0_combout\);

-- Location: FF_X16_Y32_N56
\cpu1|u0|Arith16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|Mux292~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Arith16_r~q\);

-- Location: MLABCELL_X13_Y36_N0
\cpu1|u0|SP~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~13_combout\ = ( \cpu1|u0|Read_To_Reg_r\(3) & ( (\cpu1|u0|SP~0_combout\ & (!\cpu1|u0|Read_To_Reg_r\(1) & (\cpu1|u0|Read_To_Reg_r\(0) & !\cpu1|u0|Read_To_Reg_r\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~0_combout\,
	datab => \cpu1|u0|ALT_INV_Read_To_Reg_r\(1),
	datac => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(2),
	dataf => \cpu1|u0|ALT_INV_Read_To_Reg_r\(3),
	combout => \cpu1|u0|SP~13_combout\);

-- Location: LABCELL_X16_Y32_N57
\cpu1|u0|mcode|Mux270~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux270~0_combout\ = ( \cpu1|u0|mcode|Mux86~2_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & (\cpu1|u0|IR\(4) & !\cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	combout => \cpu1|u0|mcode|Mux270~0_combout\);

-- Location: LABCELL_X12_Y36_N51
\cpu1|u0|alu|Q_t~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~73_combout\ = ( !\cpu1|u0|MCycle\(2) & ( \cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(6) & (!\cpu1|u0|MCycle\(1) $ (\cpu1|u0|MCycle\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(1),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~73_combout\);

-- Location: LABCELL_X12_Y36_N3
\cpu1|u0|alu|Q_t~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~23_combout\ = ( \cpu1|u0|MCycle\(1) & ( \cpu1|u0|IR\(1) & ( (\cpu1|u0|MCycle\(0) & (!\cpu1|u0|IR\(4) & !\cpu1|u0|MCycle\(2))) ) ) ) # ( !\cpu1|u0|MCycle\(1) & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|IR\(4) & 
-- !\cpu1|u0|MCycle\(2))) ) ) ) # ( \cpu1|u0|MCycle\(1) & ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|IR\(4) & !\cpu1|u0|MCycle\(2))) ) ) ) # ( !\cpu1|u0|MCycle\(1) & ( !\cpu1|u0|IR\(1) & ( (\cpu1|u0|MCycle\(0) & (!\cpu1|u0|IR\(4) & 
-- \cpu1|u0|MCycle\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000110000000000000011000000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	datae => \cpu1|u0|ALT_INV_MCycle\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~23_combout\);

-- Location: LABCELL_X12_Y36_N15
\cpu1|u0|alu|Q_t~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~67_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(6) & ( (!\cpu1|u0|MCycle\(2) & (!\cpu1|u0|MCycle\(0) $ (\cpu1|u0|MCycle\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_MCycle\(1),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|alu|Q_t~67_combout\);

-- Location: LABCELL_X12_Y36_N6
\cpu1|u0|alu|Q_t~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~72_combout\ = ( \cpu1|u0|alu|Q_t~67_combout\ & ( (\cpu1|u0|IR\(2) & (((\cpu1|u0|IR\(6) & \cpu1|u0|alu|Q_t~23_combout\)) # (\cpu1|u0|IR\(4)))) ) ) # ( !\cpu1|u0|alu|Q_t~67_combout\ & ( (\cpu1|u0|IR\(6) & (\cpu1|u0|IR\(2) & 
-- \cpu1|u0|alu|Q_t~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~23_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~67_combout\,
	combout => \cpu1|u0|alu|Q_t~72_combout\);

-- Location: LABCELL_X12_Y36_N24
\cpu1|u0|mcode|Mux271~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux271~1_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|alu|Q_t~72_combout\ & ( (!\cpu1|u0|IR\(3)) # (\cpu1|u0|alu|Q_t~22_combout\) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|alu|Q_t~72_combout\ & ( (\cpu1|u0|alu|Q_t~73_combout\) # 
-- (\cpu1|u0|IR\(3)) ) ) ) # ( \cpu1|u0|IR\(5) & ( !\cpu1|u0|alu|Q_t~72_combout\ & ( (!\cpu1|u0|IR\(3)) # (\cpu1|u0|alu|Q_t~22_combout\) ) ) ) # ( !\cpu1|u0|IR\(5) & ( !\cpu1|u0|alu|Q_t~72_combout\ & ( (!\cpu1|u0|IR\(3) & \cpu1|u0|alu|Q_t~73_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010101010101111111101011111010111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~73_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~22_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~72_combout\,
	combout => \cpu1|u0|mcode|Mux271~1_combout\);

-- Location: LABCELL_X10_Y36_N30
\cpu1|u0|mcode|Mux88~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~1_combout\ = ( !\cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & !\cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux88~1_combout\);

-- Location: LABCELL_X12_Y36_N30
\cpu1|u0|mcode|Mux271~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux271~0_combout\ = ( \cpu1|u0|mcode|Mux272~0_combout\ & ( \cpu1|u0|alu|Q_t~18_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux88~1_combout\ & (!\cpu1|u0|IR\(3) & \cpu1|u0|IntCycle~DUPLICATE_q\))) # (\cpu1|u0|IR\(0) & 
-- (((\cpu1|u0|IR\(3))))) ) ) ) # ( !\cpu1|u0|mcode|Mux272~0_combout\ & ( \cpu1|u0|alu|Q_t~18_combout\ & ( (\cpu1|u0|IR\(0) & \cpu1|u0|IR\(3)) ) ) ) # ( \cpu1|u0|mcode|Mux272~0_combout\ & ( !\cpu1|u0|alu|Q_t~18_combout\ & ( (!\cpu1|u0|IR\(0) & 
-- (\cpu1|u0|mcode|Mux88~1_combout\ & (!\cpu1|u0|IR\(3) & \cpu1|u0|IntCycle~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000101000001010000010100100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux272~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~18_combout\,
	combout => \cpu1|u0|mcode|Mux271~0_combout\);

-- Location: LABCELL_X12_Y36_N18
\cpu1|u0|alu|Q_t~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~71_combout\ = ( \cpu1|u0|mcode|Mux88~12_combout\ & ( \cpu1|u0|IR\(6) & ( (!\cpu1|u0|MCycle\(0) & !\cpu1|u0|IR\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|mcode|ALT_INV_Mux88~12_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|alu|Q_t~71_combout\);

-- Location: LABCELL_X12_Y36_N42
\cpu1|u0|mcode|Mux271~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux271~2_combout\ = ( \cpu1|u0|IR\(0) & ( \cpu1|u0|alu|Q_t~71_combout\ & ( !\cpu1|u0|ISet\(0) ) ) ) # ( !\cpu1|u0|IR\(0) & ( \cpu1|u0|alu|Q_t~71_combout\ & ( !\cpu1|u0|ISet\(0) ) ) ) # ( \cpu1|u0|IR\(0) & ( !\cpu1|u0|alu|Q_t~71_combout\ & ( 
-- (!\cpu1|u0|ISet\(0) & ((\cpu1|u0|alu|Q_t~73_combout\) # (\cpu1|u0|IR\(3)))) ) ) ) # ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|alu|Q_t~71_combout\ & ( !\cpu1|u0|ISet\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010011000100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|ALT_INV_ISet\(0),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~73_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~71_combout\,
	combout => \cpu1|u0|mcode|Mux271~2_combout\);

-- Location: LABCELL_X12_Y36_N36
\cpu1|u0|mcode|Mux271~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux271~3_combout\ = ( !\cpu1|u0|IR\(0) & ( (\cpu1|u0|mcode|Mux271~2_combout\ & ((!\cpu1|u0|IR\(7) & (((\cpu1|u0|mcode|Mux271~0_combout\)))) # (\cpu1|u0|IR\(7) & (\cpu1|u0|alu|Q_t~7_combout\ & (\cpu1|u0|mcode|Mux46~1_combout\))))) ) ) # ( 
-- \cpu1|u0|IR\(0) & ( ((\cpu1|u0|mcode|Mux271~2_combout\ & ((!\cpu1|u0|IR\(7) & ((\cpu1|u0|mcode|Mux271~0_combout\))) # (\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux271~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000001101010110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux271~0_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux271~2_combout\,
	datag => \cpu1|u0|mcode|ALT_INV_Mux46~1_combout\,
	combout => \cpu1|u0|mcode|Mux271~3_combout\);

-- Location: LABCELL_X7_Y33_N24
\cpu1|u0|mcode|Mux223~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux223~0_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle\(0) & ( (\cpu1|u0|IR\(3) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) ) ) # ( \cpu1|u0|IR\(1) & ( !\cpu1|u0|MCycle\(0) & ( (\cpu1|u0|IR\(3) & 
-- (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\) # ((!\cpu1|u0|IR\(0) & \cpu1|u0|IR\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000100000000000000011000000000000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux223~0_combout\);

-- Location: LABCELL_X7_Y33_N33
\cpu1|u0|mcode|Mux223~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux223~1_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux223~0_combout\ & ( (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux223~0_combout\,
	combout => \cpu1|u0|mcode|Mux223~1_combout\);

-- Location: LABCELL_X12_Y31_N12
\cpu1|u0|mcode|Mux206~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux206~2_combout\ = ( \cpu1|u0|mcode|Mux206~0_combout\ & ( \cpu1|u0|mcode|Mux206~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux206~1_combout\,
	combout => \cpu1|u0|mcode|Mux206~2_combout\);

-- Location: LABCELL_X17_Y31_N9
\cpu1|u0|mcode|Mux258~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux258~0_combout\ = ( \cpu1|u0|mcode|Mux206~2_combout\ & ( \cpu1|u0|mcode|Mux131~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux206~2_combout\,
	combout => \cpu1|u0|mcode|Mux258~0_combout\);

-- Location: LABCELL_X12_Y35_N48
\cpu1|u0|mcode|Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~0_combout\ = ( \cpu1|u0|IR\(6) & ( (!\cpu1|u0|MCycle\(2) & (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & \cpu1|u0|MCycle\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux88~0_combout\);

-- Location: LABCELL_X16_Y35_N30
\cpu1|u0|mcode|Mux107~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~8_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(6) & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux107~8_combout\);

-- Location: LABCELL_X16_Y35_N0
\cpu1|u0|mcode|Mux107~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~5_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(6) & ( (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(2) & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|MCycle\(0))))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(6) & ( 
-- (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(2) & \cpu1|u0|IR\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux107~5_combout\);

-- Location: MLABCELL_X13_Y33_N33
\cpu1|u0|alu|Q_t~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~27_combout\ = ( !\cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(1) & \cpu1|u0|IR\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~27_combout\);

-- Location: LABCELL_X16_Y35_N18
\cpu1|u0|mcode|Mux107~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~9_combout\ = ( \cpu1|u0|mcode|Mux107~5_combout\ & ( \cpu1|u0|alu|Q_t~27_combout\ & ( (!\cpu1|u0|IR\(0)) # ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|mcode|Mux107~8_combout\) # (\cpu1|u0|mcode|Mux88~0_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux107~5_combout\ & ( \cpu1|u0|alu|Q_t~27_combout\ & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(5) & ((\cpu1|u0|mcode|Mux107~8_combout\) # (\cpu1|u0|mcode|Mux88~0_combout\)))) ) ) ) # ( \cpu1|u0|mcode|Mux107~5_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~27_combout\ & ( (!\cpu1|u0|IR\(0)) # ((\cpu1|u0|mcode|Mux107~8_combout\ & !\cpu1|u0|IR\(5))) ) ) ) # ( !\cpu1|u0|mcode|Mux107~5_combout\ & ( !\cpu1|u0|alu|Q_t~27_combout\ & ( (\cpu1|u0|mcode|Mux107~8_combout\ & (\cpu1|u0|IR\(0) & 
-- !\cpu1|u0|IR\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000111100111111000000000111000000001111011111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux107~8_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|mcode|ALT_INV_Mux107~5_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~27_combout\,
	combout => \cpu1|u0|mcode|Mux107~9_combout\);

-- Location: LABCELL_X14_Y34_N51
\cpu1|u0|mcode|Mux107~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~6_combout\ = ( \cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & \cpu1|u0|MCycle\(0))) ) ) # ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux107~6_combout\);

-- Location: LABCELL_X10_Y35_N30
\cpu1|u0|mcode|Mux107~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~7_combout\ = ( \cpu1|u0|IR\(6) & ( \cpu1|u0|mcode|Mux107~6_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|mcode|Mux107~5_combout\)))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(5) & ((\cpu1|u0|mcode|Mux131~1_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|IR\(6) & ( \cpu1|u0|mcode|Mux107~6_combout\ & ( (\cpu1|u0|mcode|Mux107~5_combout\ & !\cpu1|u0|IR\(0)) ) ) ) # ( \cpu1|u0|IR\(6) & ( !\cpu1|u0|mcode|Mux107~6_combout\ & ( (\cpu1|u0|mcode|Mux107~5_combout\ & !\cpu1|u0|IR\(0)) ) ) ) # ( 
-- !\cpu1|u0|IR\(6) & ( !\cpu1|u0|mcode|Mux107~6_combout\ & ( (\cpu1|u0|mcode|Mux107~5_combout\ & !\cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|mcode|ALT_INV_Mux107~5_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux107~6_combout\,
	combout => \cpu1|u0|mcode|Mux107~7_combout\);

-- Location: LABCELL_X7_Y33_N12
\cpu1|u0|mcode|Mux226~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux226~0_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|MCycle\(0)))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( 
-- (!\cpu1|u0|IR\(2) & (\cpu1|u0|MCycle\(0) & !\cpu1|u0|MCycle[2]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux226~0_combout\);

-- Location: LABCELL_X10_Y35_N6
\cpu1|u0|mcode|Mux107~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~3_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(4))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000100100000001000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux107~3_combout\);

-- Location: LABCELL_X10_Y35_N36
\cpu1|u0|mcode|Mux107~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~4_combout\ = ( \cpu1|u0|mcode|Mux107~3_combout\ & ( (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(5)) # ((\cpu1|u0|mcode|Mux226~0_combout\ & !\cpu1|u0|IR\(6))))) ) ) # ( !\cpu1|u0|mcode|Mux107~3_combout\ & ( (\cpu1|u0|mcode|Mux226~0_combout\ & 
-- (!\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000011000100110000001100010011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux226~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux107~3_combout\,
	combout => \cpu1|u0|mcode|Mux107~4_combout\);

-- Location: MLABCELL_X9_Y35_N6
\cpu1|u0|mcode|Mux107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~0_combout\ = ( \cpu1|u0|IntCycle~q\ & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle\(2) & ((\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(4))))) ) ) ) # ( !\cpu1|u0|IntCycle~q\ & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ 
-- & ( (\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle\(2) & ((\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(4))))) ) ) ) # ( \cpu1|u0|IntCycle~q\ & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(4) & (\cpu1|u0|MCycle\(0) & (\cpu1|u0|MCycle\(2) & !\cpu1|u0|IR\(2)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_MCycle\(2),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IntCycle~q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux107~0_combout\);

-- Location: LABCELL_X10_Y35_N15
\cpu1|u0|mcode|Mux107~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~1_combout\ = ( !\cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(2) $ (\cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux107~1_combout\);

-- Location: MLABCELL_X13_Y32_N36
\cpu1|u0|mcode|Mux242~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~0_combout\ = ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|IR\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux242~0_combout\);

-- Location: LABCELL_X12_Y36_N9
\cpu1|u0|mcode|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux62~0_combout\ = ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(2) & (\cpu1|u0|MCycle\(1) & !\cpu1|u0|MCycle\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(1),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux62~0_combout\);

-- Location: LABCELL_X10_Y35_N42
\cpu1|u0|mcode|Mux107~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux107~2_combout\ = ( \cpu1|u0|mcode|Mux242~0_combout\ & ( \cpu1|u0|mcode|Mux62~0_combout\ & ( (((\cpu1|u0|mcode|Mux107~0_combout\ & \cpu1|u0|mcode|Mux107~1_combout\)) # (\cpu1|u0|IR\(0))) # (\cpu1|u0|mcode|Mux226~0_combout\) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux242~0_combout\ & ( \cpu1|u0|mcode|Mux62~0_combout\ & ( ((\cpu1|u0|mcode|Mux107~0_combout\ & \cpu1|u0|mcode|Mux107~1_combout\)) # (\cpu1|u0|IR\(0)) ) ) ) # ( \cpu1|u0|mcode|Mux242~0_combout\ & ( !\cpu1|u0|mcode|Mux62~0_combout\ & ( 
-- (!\cpu1|u0|IR\(0) & (((\cpu1|u0|mcode|Mux107~0_combout\ & \cpu1|u0|mcode|Mux107~1_combout\)) # (\cpu1|u0|mcode|Mux226~0_combout\))) ) ) ) # ( !\cpu1|u0|mcode|Mux242~0_combout\ & ( !\cpu1|u0|mcode|Mux62~0_combout\ & ( (\cpu1|u0|mcode|Mux107~0_combout\ & 
-- (\cpu1|u0|mcode|Mux107~1_combout\ & !\cpu1|u0|IR\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000111110000000000010001111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux107~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux107~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux226~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux242~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux62~0_combout\,
	combout => \cpu1|u0|mcode|Mux107~2_combout\);

-- Location: LABCELL_X16_Y35_N54
\cpu1|u0|mcode|Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux74~0_combout\ = ( \cpu1|u0|mcode|Mux107~4_combout\ & ( \cpu1|u0|mcode|Mux107~2_combout\ & ( (!\cpu1|u0|IR\(7)) # ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|mcode|Mux107~7_combout\))) # (\cpu1|u0|IR\(3) & (\cpu1|u0|mcode|Mux107~9_combout\))) ) ) ) # 
-- ( !\cpu1|u0|mcode|Mux107~4_combout\ & ( \cpu1|u0|mcode|Mux107~2_combout\ & ( (!\cpu1|u0|IR\(7) & (((!\cpu1|u0|IR\(3))))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|mcode|Mux107~7_combout\))) # (\cpu1|u0|IR\(3) & 
-- (\cpu1|u0|mcode|Mux107~9_combout\)))) ) ) ) # ( \cpu1|u0|mcode|Mux107~4_combout\ & ( !\cpu1|u0|mcode|Mux107~2_combout\ & ( (!\cpu1|u0|IR\(7) & (((\cpu1|u0|IR\(3))))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|mcode|Mux107~7_combout\))) # 
-- (\cpu1|u0|IR\(3) & (\cpu1|u0|mcode|Mux107~9_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Mux107~4_combout\ & ( !\cpu1|u0|mcode|Mux107~2_combout\ & ( (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|mcode|Mux107~7_combout\))) # (\cpu1|u0|IR\(3) & 
-- (\cpu1|u0|mcode|Mux107~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux107~9_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux107~7_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|mcode|ALT_INV_Mux107~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux107~2_combout\,
	combout => \cpu1|u0|mcode|Mux74~0_combout\);

-- Location: LABCELL_X10_Y32_N51
\cpu1|u0|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal4~1_combout\ = ( \cpu1|u0|mcode|Mux92~1_combout\ & ( \cpu1|u0|mcode|Mux102~0_combout\ & ( \cpu1|u0|Equal4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	combout => \cpu1|u0|Equal4~1_combout\);

-- Location: MLABCELL_X13_Y34_N51
\cpu1|u0|mcode|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux57~1_combout\ = ( !\cpu1|u0|MCycle\(0) & ( \cpu1|u0|mcode|Mux131~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux57~1_combout\);

-- Location: LABCELL_X14_Y32_N9
\cpu1|u0|mcode|Mux258~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux258~1_combout\ = ( !\cpu1|u0|Equal4~1_combout\ & ( \cpu1|u0|mcode|Mux57~1_combout\ & ( (!\cpu1|u0|mcode|Equal8~0_combout\ & !\cpu1|u0|mcode|Mux57~0_combout\) ) ) ) # ( \cpu1|u0|Equal4~1_combout\ & ( !\cpu1|u0|mcode|Mux57~1_combout\ & ( 
-- !\cpu1|u0|mcode|Mux57~0_combout\ ) ) ) # ( !\cpu1|u0|Equal4~1_combout\ & ( !\cpu1|u0|mcode|Mux57~1_combout\ & ( !\cpu1|u0|mcode|Mux57~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datae => \cpu1|u0|ALT_INV_Equal4~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~1_combout\,
	combout => \cpu1|u0|mcode|Mux258~1_combout\);

-- Location: LABCELL_X17_Y31_N24
\cpu1|u0|mcode|Mux258~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux258~2_combout\ = ( \cpu1|u0|mcode|Mux258~1_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((!\cpu1|u0|mcode|Mux74~0_combout\) # (\cpu1|u0|ISet\(0))))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|mcode|Mux258~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100100111011101110010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux258~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux74~0_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux258~1_combout\,
	combout => \cpu1|u0|mcode|Mux258~2_combout\);

-- Location: LABCELL_X16_Y32_N45
\cpu1|u0|mcode|Mux294~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux294~0_combout\ = ( \cpu1|u0|mcode|Mux86~2_combout\ & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & \cpu1|u0|mcode|Mux279~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	combout => \cpu1|u0|mcode|Mux294~0_combout\);

-- Location: LABCELL_X17_Y32_N27
\cpu1|u0|mcode|Mux287~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux287~3_combout\ = ( \cpu1|u0|mcode|Mux57~3_combout\ & ( \cpu1|u0|alu|Q_t~7_combout\ & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & \cpu1|u0|IR\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	combout => \cpu1|u0|mcode|Mux287~3_combout\);

-- Location: LABCELL_X12_Y32_N42
\cpu1|u0|alu|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~0_combout\ = ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|alu|Mux7~0_combout\);

-- Location: LABCELL_X16_Y32_N42
\cpu1|u0|mcode|Mux112~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux112~0_combout\ = (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(0) & \cpu1|u0|MCycle[2]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux112~0_combout\);

-- Location: LABCELL_X16_Y32_N18
\cpu1|u0|mcode|Mux287~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux287~1_combout\ = ( \cpu1|u0|alu|Mux7~0_combout\ & ( \cpu1|u0|mcode|Mux112~0_combout\ & ( (\cpu1|u0|mcode|Mux92~1_combout\ & (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(0) & \cpu1|u0|IntCycle~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datae => \cpu1|u0|alu|ALT_INV_Mux7~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux112~0_combout\,
	combout => \cpu1|u0|mcode|Mux287~1_combout\);

-- Location: LABCELL_X16_Y32_N48
\cpu1|u0|mcode|Mux287~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux287~0_combout\ = ( \cpu1|u0|mcode|Mux92~0_combout\ & ( \cpu1|u0|mcode|Mux45~1_combout\ & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(1) $ (\cpu1|u0|IR\(3)))) ) ) ) # ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( \cpu1|u0|mcode|Mux45~1_combout\ & ( 
-- \cpu1|u0|IR\(0) ) ) ) # ( \cpu1|u0|mcode|Mux92~0_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(1) & ((!\cpu1|u0|mcode|Mux45~0_combout\)))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(1) $ ((\cpu1|u0|IR\(3))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux92~0_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( ((\cpu1|u0|IR\(1) & !\cpu1|u0|mcode|Mux45~0_combout\)) # (\cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011000110100000101010101010101010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\,
	combout => \cpu1|u0|mcode|Mux287~0_combout\);

-- Location: LABCELL_X16_Y32_N36
\cpu1|u0|mcode|Mux287~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux287~4_combout\ = ( \cpu1|u0|mcode|Mux287~0_combout\ & ( (\cpu1|u0|mcode|Mux287~2_combout\ & \cpu1|u0|mcode|Mux287~1_combout\) ) ) # ( !\cpu1|u0|mcode|Mux287~0_combout\ & ( (\cpu1|u0|mcode|Mux287~2_combout\ & 
-- ((\cpu1|u0|mcode|Mux287~1_combout\) # (\cpu1|u0|mcode|Mux79~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux287~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux79~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux287~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux287~0_combout\,
	combout => \cpu1|u0|mcode|Mux287~4_combout\);

-- Location: LABCELL_X17_Y32_N3
\cpu1|u0|mcode|Mux287~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux287~5_combout\ = ( !\cpu1|u0|mcode|Mux287~4_combout\ & ( !\cpu1|u0|mcode|Mux287~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|mcode|ALT_INV_Mux287~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux287~4_combout\,
	combout => \cpu1|u0|mcode|Mux287~5_combout\);

-- Location: LABCELL_X17_Y31_N12
\cpu1|u0|PC[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~7_combout\ = ( \cpu1|u0|PC[2]~6_combout\ & ( \cpu1|u0|mcode|Mux258~1_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((!\cpu1|u0|mcode|Mux74~0_combout\) # (\cpu1|u0|ISet\(0))))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & 
-- (!\cpu1|u0|mcode|Mux258~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux258~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux74~0_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(0),
	datae => \cpu1|u0|ALT_INV_PC[2]~6_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux258~1_combout\,
	combout => \cpu1|u0|PC[2]~7_combout\);

-- Location: LABCELL_X17_Y31_N42
\cpu1|u0|PC[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~8_combout\ = ( \cpu1|u0|Equal57~0_combout\ & ( \cpu1|u0|PC[2]~7_combout\ ) ) # ( !\cpu1|u0|Equal57~0_combout\ & ( \cpu1|u0|PC[2]~7_combout\ ) ) # ( !\cpu1|u0|Equal57~0_combout\ & ( !\cpu1|u0|PC[2]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~7_combout\,
	combout => \cpu1|u0|PC[2]~8_combout\);

-- Location: LABCELL_X17_Y31_N39
\cpu1|u0|PC[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~12_combout\ = ( \cpu1|u0|BTR_r~q\ & ( \cpu1|u0|PC[2]~8_combout\ & ( (\cpu1|u0|mcode|Mux294~0_combout\ & \cpu1|u0|mcode|Mux287~5_combout\) ) ) ) # ( !\cpu1|u0|BTR_r~q\ & ( \cpu1|u0|PC[2]~8_combout\ & ( (\cpu1|u0|mcode|Mux294~0_combout\ & 
-- \cpu1|u0|mcode|Mux287~5_combout\) ) ) ) # ( !\cpu1|u0|BTR_r~q\ & ( !\cpu1|u0|PC[2]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux287~5_combout\,
	datae => \cpu1|u0|ALT_INV_BTR_r~q\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC[2]~12_combout\);

-- Location: LABCELL_X19_Y31_N39
\cpu1|u0|PC[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~13_combout\ = ( \cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|PC[2]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC[2]~13_combout\);

-- Location: FF_X9_Y34_N59
\cpu1|u0|RegAddrB_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|mcode|Mux246~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegAddrB_r\(1));

-- Location: MLABCELL_X9_Y34_N24
\cpu1|u0|RegAddrB[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrB[1]~1_combout\ = ( \cpu1|u0|Equal57~2_combout\ & ( (!\cpu1|u0|mcode|Mux275~0_combout\ & \cpu1|u0|RegAddrB_r\(1)) ) ) # ( !\cpu1|u0|Equal57~2_combout\ & ( \cpu1|u0|RegAddrB_r\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux275~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrB_r\(1),
	dataf => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	combout => \cpu1|u0|RegAddrB[1]~1_combout\);

-- Location: MLABCELL_X9_Y33_N39
\cpu1|u0|RegAddrB_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrB_r~0_combout\ = ( \cpu1|u0|mcode|Mux246~5_combout\ & ( (\cpu1|u0|mcode|Mux247~5_combout\) # (\cpu1|u0|process_1~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux246~5_combout\ & ( \cpu1|u0|mcode|Mux247~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_process_1~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux247~5_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux246~5_combout\,
	combout => \cpu1|u0|RegAddrB_r~0_combout\);

-- Location: FF_X9_Y33_N40
\cpu1|u0|RegAddrB_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegAddrB_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegAddrB_r\(0));

-- Location: MLABCELL_X9_Y37_N57
\cpu1|u0|Regs|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux30~0_combout\ = ( !\cpu1|u0|RegAddrB_r\(0) & ( \cpu1|u0|RegAddrB[1]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB_r\(0),
	combout => \cpu1|u0|Regs|Mux30~0_combout\);

-- Location: MLABCELL_X9_Y36_N39
\cpu1|u0|RegAddrB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrB[0]~0_combout\ = ( \cpu1|u0|mcode|Mux275~0_combout\ & ( (!\cpu1|u0|RegAddrB_r\(0) & !\cpu1|u0|Equal57~2_combout\) ) ) # ( !\cpu1|u0|mcode|Mux275~0_combout\ & ( !\cpu1|u0|RegAddrB_r\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_RegAddrB_r\(0),
	datad => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux275~0_combout\,
	combout => \cpu1|u0|RegAddrB[0]~0_combout\);

-- Location: FF_X7_Y38_N59
\cpu1|u0|XY_State[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|XY_State~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|XY_State[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|XY_State[0]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y38_N6
\cpu1|u0|RegAddrA~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~0_combout\ = ( !\cpu1|u0|XY_State\(1) & ( !\cpu1|u0|XY_State[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_XY_State[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_XY_State\(1),
	combout => \cpu1|u0|RegAddrA~0_combout\);

-- Location: FF_X9_Y36_N26
\cpu1|u0|RegAddrA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|mcode|Mux251~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegAddrA_r\(1));

-- Location: MLABCELL_X9_Y36_N27
\cpu1|u0|RegAddrA[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[1]~2_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|mcode|Mux86~2_combout\ & ( !\cpu1|u0|RegAddrA_r\(1) ) ) ) # ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|mcode|Mux86~2_combout\ & ( (!\cpu1|u0|IntE_FF1~0_combout\ & (!\cpu1|u0|RegAddrA_r\(1))) # 
-- (\cpu1|u0|IntE_FF1~0_combout\ & (!\cpu1|u0|Equal57~2_combout\ & ((!\cpu1|u0|RegAddrA_r\(1)) # (\cpu1|u0|Equal57~3_combout\)))) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|mcode|Mux86~2_combout\ & ( !\cpu1|u0|RegAddrA_r\(1) ) ) ) # ( !\cpu1|u0|IR\(4) & ( 
-- !\cpu1|u0|mcode|Mux86~2_combout\ & ( !\cpu1|u0|RegAddrA_r\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101011101000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA_r\(1),
	datab => \cpu1|u0|ALT_INV_Equal57~3_combout\,
	datac => \cpu1|u0|ALT_INV_IntE_FF1~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	combout => \cpu1|u0|RegAddrA[1]~2_combout\);

-- Location: LABCELL_X10_Y33_N33
\cpu1|u0|mcode|Mux274~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux274~0_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|ISet[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux274~0_combout\);

-- Location: MLABCELL_X9_Y36_N0
\cpu1|u0|RegAddrA~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~1_combout\ = ( \cpu1|u0|mcode|Mux274~0_combout\ & ( \cpu1|u0|mcode|Mux88~4_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|mcode|Mux57~4_combout\ & ((\cpu1|u0|mcode|Mux272~1_combout\) # (\cpu1|u0|mcode|Mux279~0_combout\)))) ) ) ) # 
-- ( !\cpu1|u0|mcode|Mux274~0_combout\ & ( \cpu1|u0|mcode|Mux88~4_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & (\cpu1|u0|Equal57~2_combout\ & \cpu1|u0|mcode|Mux57~4_combout\)) ) ) ) # ( \cpu1|u0|mcode|Mux274~0_combout\ & ( 
-- !\cpu1|u0|mcode|Mux88~4_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|mcode|Mux272~1_combout\ & \cpu1|u0|mcode|Mux57~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000100010000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~4_combout\,
	combout => \cpu1|u0|RegAddrA~1_combout\);

-- Location: MLABCELL_X9_Y36_N9
\cpu1|u0|mcode|Mux274~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux274~4_combout\ = ( \cpu1|u0|alu|Q_t~26_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|IR\(7)) # ((!\cpu1|u0|alu|Q_t~20_combout\) # (\cpu1|u0|IR\(0))))) ) ) # ( !\cpu1|u0|alu|Q_t~26_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|alu|Q_t~20_combout\) # (\cpu1|u0|IR\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101000001010100010100000101010101010001010101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~20_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~26_combout\,
	combout => \cpu1|u0|mcode|Mux274~4_combout\);

-- Location: MLABCELL_X9_Y36_N12
\cpu1|u0|mcode|Mux274~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux274~3_combout\ = ( !\cpu1|u0|mcode|Mux274~2_combout\ & ( \cpu1|u0|mcode|Mux274~4_combout\ & ( (!\cpu1|u0|IR\(7) & (!\cpu1|u0|mcode|Mux88~2_combout\ & ((!\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(7) & (((\cpu1|u0|mcode|Mux88~3_combout\ & 
-- \cpu1|u0|IR\(0))))) ) ) ) # ( !\cpu1|u0|mcode|Mux274~2_combout\ & ( !\cpu1|u0|mcode|Mux274~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010001000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux274~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux274~4_combout\,
	combout => \cpu1|u0|mcode|Mux274~3_combout\);

-- Location: MLABCELL_X9_Y36_N54
\cpu1|u0|RegAddrA[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[1]~3_combout\ = ( \cpu1|u0|RegAddrA~1_combout\ & ( \cpu1|u0|mcode|Mux274~3_combout\ & ( (!\cpu1|u0|mcode|Mux273~1_combout\) # ((!\cpu1|u0|RegAddrA~0_combout\ & !\cpu1|u0|RegAddrA[1]~2_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA~1_combout\ & 
-- ( \cpu1|u0|mcode|Mux274~3_combout\ & ( (!\cpu1|u0|Equal57~0_combout\ & (((!\cpu1|u0|RegAddrA[1]~2_combout\)))) # (\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|mcode|Mux273~1_combout\) # ((!\cpu1|u0|RegAddrA~0_combout\ & !\cpu1|u0|RegAddrA[1]~2_combout\)))) ) 
-- ) ) # ( \cpu1|u0|RegAddrA~1_combout\ & ( !\cpu1|u0|mcode|Mux274~3_combout\ & ( (!\cpu1|u0|RegAddrA~0_combout\ & (!\cpu1|u0|RegAddrA[1]~2_combout\)) # (\cpu1|u0|RegAddrA~0_combout\ & ((!\cpu1|u0|mcode|Mux273~1_combout\))) ) ) ) # ( 
-- !\cpu1|u0|RegAddrA~1_combout\ & ( !\cpu1|u0|mcode|Mux274~3_combout\ & ( (!\cpu1|u0|Equal57~0_combout\ & (((!\cpu1|u0|RegAddrA[1]~2_combout\)))) # (\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|RegAddrA~0_combout\ & (!\cpu1|u0|RegAddrA[1]~2_combout\)) # 
-- (\cpu1|u0|RegAddrA~0_combout\ & ((!\cpu1|u0|mcode|Mux273~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111100000111100111100000011110101111000001111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux273~1_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux274~3_combout\,
	combout => \cpu1|u0|RegAddrA[1]~3_combout\);

-- Location: LABCELL_X7_Y38_N9
\cpu1|u0|RegWEL~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegWEL~0_combout\ = ( \cpu1|u0|SP[2]~4_combout\ & ( ((\cpu1|u0|Read_To_Reg_r\(0) & \cpu1|u0|RegWEH~0_combout\)) # (\cpu1|u0|process_2~3_combout\) ) ) # ( !\cpu1|u0|SP[2]~4_combout\ & ( (((\cpu1|u0|Read_To_Reg_r\(0) & \cpu1|u0|RegWEH~0_combout\)) 
-- # (\cpu1|u0|process_2~2_combout\)) # (\cpu1|u0|process_2~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111101111111001111110111111100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	datab => \cpu1|u0|ALT_INV_process_2~3_combout\,
	datac => \cpu1|u0|ALT_INV_process_2~2_combout\,
	datad => \cpu1|u0|ALT_INV_RegWEH~0_combout\,
	dataf => \cpu1|u0|ALT_INV_SP[2]~4_combout\,
	combout => \cpu1|u0|RegWEL~0_combout\);

-- Location: FF_X7_Y35_N8
\cpu1|u0|Alternate~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Alternate~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Alternate~DUPLICATE_q\);

-- Location: LABCELL_X7_Y35_N36
\cpu1|u0|RegAddrA_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA_r~0_combout\ = ( \cpu1|u0|mcode|Mux252~4_combout\ & ( \cpu1|u0|Alternate~DUPLICATE_q\ ) ) # ( !\cpu1|u0|mcode|Mux252~4_combout\ & ( (!\cpu1|u0|mcode|Mux251~5_combout\ & (\cpu1|u0|Alternate~DUPLICATE_q\)) # 
-- (\cpu1|u0|mcode|Mux251~5_combout\ & ((!\cpu1|u0|process_1~0_combout\ & (\cpu1|u0|Alternate~DUPLICATE_q\)) # (\cpu1|u0|process_1~0_combout\ & ((\cpu1|u0|XY_State\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100111001100110010011100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux251~5_combout\,
	datab => \cpu1|u0|ALT_INV_Alternate~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_XY_State\(1),
	datad => \cpu1|u0|ALT_INV_process_1~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux252~4_combout\,
	combout => \cpu1|u0|RegAddrA_r~0_combout\);

-- Location: FF_X7_Y35_N38
\cpu1|u0|RegAddrA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegAddrA_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegAddrA_r\(2));

-- Location: LABCELL_X7_Y35_N54
\cpu1|u0|RegAddrA[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[2]~11_combout\ = ( \cpu1|u0|mcode|Mux274~0_combout\ & ( \cpu1|u0|mcode|Mux272~1_combout\ & ( (!\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|Equal57~2_combout\) # (!\cpu1|u0|mcode|Mux57~4_combout\))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux274~0_combout\ & ( \cpu1|u0|mcode|Mux272~1_combout\ & ( !\cpu1|u0|Equal57~0_combout\ ) ) ) # ( \cpu1|u0|mcode|Mux274~0_combout\ & ( !\cpu1|u0|mcode|Mux272~1_combout\ & ( !\cpu1|u0|Equal57~0_combout\ ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux274~0_combout\ & ( !\cpu1|u0|mcode|Mux272~1_combout\ & ( !\cpu1|u0|Equal57~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\,
	combout => \cpu1|u0|RegAddrA[2]~11_combout\);

-- Location: LABCELL_X7_Y35_N0
\cpu1|u0|RegAddrA[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[2]~12_combout\ = ( \cpu1|u0|process_2~3_combout\ & ( !\cpu1|u0|Alternate~q\ ) ) # ( !\cpu1|u0|process_2~3_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux57~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Alternate~q\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_process_2~3_combout\,
	combout => \cpu1|u0|RegAddrA[2]~12_combout\);

-- Location: LABCELL_X7_Y35_N24
\cpu1|u0|RegAddrA[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[2]~6_combout\ = ( \cpu1|u0|RegAddrA[2]~12_combout\ & ( \cpu1|u0|mcode|Mux88~4_combout\ & ( (\cpu1|u0|RegAddrA_r\(2) & (!\cpu1|u0|process_2~3_combout\ & !\cpu1|u0|RegAddrA~0_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~12_combout\ & ( 
-- \cpu1|u0|mcode|Mux88~4_combout\ & ( ((\cpu1|u0|RegAddrA_r\(2) & ((!\cpu1|u0|RegAddrA~0_combout\) # (\cpu1|u0|RegAddrA[2]~11_combout\)))) # (\cpu1|u0|process_2~3_combout\) ) ) ) # ( \cpu1|u0|RegAddrA[2]~12_combout\ & ( !\cpu1|u0|mcode|Mux88~4_combout\ & ( 
-- (\cpu1|u0|RegAddrA_r\(2) & (!\cpu1|u0|process_2~3_combout\ & ((!\cpu1|u0|RegAddrA~0_combout\) # (\cpu1|u0|RegAddrA[2]~11_combout\)))) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~12_combout\ & ( !\cpu1|u0|mcode|Mux88~4_combout\ & ( ((\cpu1|u0|RegAddrA_r\(2) & 
-- ((!\cpu1|u0|RegAddrA~0_combout\) # (\cpu1|u0|RegAddrA[2]~11_combout\)))) # (\cpu1|u0|process_2~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110111010001000000010001110111001101110100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA_r\(2),
	datab => \cpu1|u0|ALT_INV_process_2~3_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~11_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~12_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~4_combout\,
	combout => \cpu1|u0|RegAddrA[2]~6_combout\);

-- Location: MLABCELL_X9_Y34_N21
\cpu1|u0|RegAddrA_r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA_r~1_combout\ = ( \cpu1|u0|mcode|Mux251~5_combout\ & ( (\cpu1|u0|process_1~0_combout\) # (\cpu1|u0|mcode|Mux252~4_combout\) ) ) # ( !\cpu1|u0|mcode|Mux251~5_combout\ & ( \cpu1|u0|mcode|Mux252~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux252~4_combout\,
	datac => \cpu1|u0|ALT_INV_process_1~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux251~5_combout\,
	combout => \cpu1|u0|RegAddrA_r~1_combout\);

-- Location: FF_X9_Y34_N23
\cpu1|u0|RegAddrA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegAddrA_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegAddrA_r\(0));

-- Location: MLABCELL_X9_Y34_N42
\cpu1|u0|RegAddrA[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[0]~9_combout\ = ( \cpu1|u0|Equal57~3_combout\ & ( \cpu1|u0|Equal57~2_combout\ & ( (\cpu1|u0|RegAddrA_r\(0) & ((!\cpu1|u0|mcode|Mux86~2_combout\) # ((!\cpu1|u0|IntE_FF1~0_combout\) # (\cpu1|u0|IR\(4))))) ) ) ) # ( 
-- !\cpu1|u0|Equal57~3_combout\ & ( \cpu1|u0|Equal57~2_combout\ & ( (\cpu1|u0|RegAddrA_r\(0) & ((!\cpu1|u0|mcode|Mux86~2_combout\) # ((!\cpu1|u0|IntE_FF1~0_combout\) # (\cpu1|u0|IR\(4))))) ) ) ) # ( \cpu1|u0|Equal57~3_combout\ & ( 
-- !\cpu1|u0|Equal57~2_combout\ & ( ((\cpu1|u0|mcode|Mux86~2_combout\ & (!\cpu1|u0|IR\(4) & \cpu1|u0|IntE_FF1~0_combout\))) # (\cpu1|u0|RegAddrA_r\(0)) ) ) ) # ( !\cpu1|u0|Equal57~3_combout\ & ( !\cpu1|u0|Equal57~2_combout\ & ( \cpu1|u0|RegAddrA_r\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110100111100001111000010110000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_RegAddrA_r\(0),
	datad => \cpu1|u0|ALT_INV_IntE_FF1~0_combout\,
	datae => \cpu1|u0|ALT_INV_Equal57~3_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	combout => \cpu1|u0|RegAddrA[0]~9_combout\);

-- Location: MLABCELL_X9_Y36_N21
\cpu1|u0|RegAddrA[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[0]~10_combout\ = ( \cpu1|u0|RegAddrA~1_combout\ & ( \cpu1|u0|mcode|Mux274~3_combout\ & ( (!\cpu1|u0|RegAddrA~0_combout\ & ((!\cpu1|u0|mcode|Mux273~1_combout\) # (\cpu1|u0|RegAddrA[0]~9_combout\))) ) ) ) # ( !\cpu1|u0|RegAddrA~1_combout\ 
-- & ( \cpu1|u0|mcode|Mux274~3_combout\ & ( (!\cpu1|u0|Equal57~0_combout\ & (((\cpu1|u0|RegAddrA[0]~9_combout\)))) # (\cpu1|u0|Equal57~0_combout\ & (!\cpu1|u0|RegAddrA~0_combout\ & ((!\cpu1|u0|mcode|Mux273~1_combout\) # (\cpu1|u0|RegAddrA[0]~9_combout\)))) ) 
-- ) ) # ( \cpu1|u0|RegAddrA~1_combout\ & ( !\cpu1|u0|mcode|Mux274~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~9_combout\) # (\cpu1|u0|RegAddrA~0_combout\) ) ) ) # ( !\cpu1|u0|RegAddrA~1_combout\ & ( !\cpu1|u0|mcode|Mux274~3_combout\ & ( 
-- ((\cpu1|u0|RegAddrA~0_combout\ & \cpu1|u0|Equal57~0_combout\)) # (\cpu1|u0|RegAddrA[0]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111011101110111011100110011101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~9_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux273~1_combout\,
	datad => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux274~3_combout\,
	combout => \cpu1|u0|RegAddrA[0]~10_combout\);

-- Location: LABCELL_X7_Y37_N27
\cpu1|u0|RegAddrA~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~13_combout\ = ( \cpu1|u0|mcode|Mux88~2_combout\ & ( \cpu1|u0|alu|Q_t~20_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0)) # (\cpu1|u0|alu|Q_t~26_combout\))) ) ) ) # ( !\cpu1|u0|mcode|Mux88~2_combout\ & ( \cpu1|u0|alu|Q_t~20_combout\ & 
-- ( (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~26_combout\ & !\cpu1|u0|IR\(7))) ) ) ) # ( \cpu1|u0|mcode|Mux88~2_combout\ & ( !\cpu1|u0|alu|Q_t~20_combout\ & ( (!\cpu1|u0|IR\(0)) # ((\cpu1|u0|alu|Q_t~26_combout\ & !\cpu1|u0|IR\(7))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux88~2_combout\ & ( !\cpu1|u0|alu|Q_t~20_combout\ & ( (!\cpu1|u0|IR\(0) & ((\cpu1|u0|IR\(7)))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~26_combout\ & !\cpu1|u0|IR\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001100110011111100110000000011000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~26_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~20_combout\,
	combout => \cpu1|u0|RegAddrA~13_combout\);

-- Location: LABCELL_X7_Y37_N18
\cpu1|u0|RegAddrA~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~14_combout\ = ( \cpu1|u0|mcode|Mux273~0_combout\ & ( (!\cpu1|u0|IR\(0)) # (!\cpu1|u0|IR\(7)) ) ) # ( !\cpu1|u0|mcode|Mux273~0_combout\ & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(7) & \cpu1|u0|mcode|Mux88~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~5_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux273~0_combout\,
	combout => \cpu1|u0|RegAddrA~14_combout\);

-- Location: LABCELL_X7_Y37_N36
\cpu1|u0|RegAddrA~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~4_combout\ = ( \cpu1|u0|RegAddrA~13_combout\ & ( \cpu1|u0|RegAddrA~14_combout\ & ( (!\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|mcode|Mux274~2_combout\ & \cpu1|u0|mcode|Mux273~0_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA~13_combout\ & ( 
-- \cpu1|u0|RegAddrA~14_combout\ & ( (!\cpu1|u0|mcode|Mux274~2_combout\ & ((\cpu1|u0|mcode|Mux273~0_combout\) # (\cpu1|u0|mcode|Mux279~0_combout\))) ) ) ) # ( \cpu1|u0|RegAddrA~13_combout\ & ( !\cpu1|u0|RegAddrA~14_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|mcode|Mux274~2_combout\ & \cpu1|u0|mcode|Mux273~0_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA~13_combout\ & ( !\cpu1|u0|RegAddrA~14_combout\ & ( (!\cpu1|u0|mcode|Mux274~2_combout\ & 
-- (\cpu1|u0|mcode|Mux273~0_combout\ & ((!\cpu1|u0|mcode|Mux279~0_combout\) # (\cpu1|u0|mcode|Mux88~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000100001000100110011000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux274~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux273~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA~13_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~14_combout\,
	combout => \cpu1|u0|RegAddrA~4_combout\);

-- Location: LABCELL_X2_Y37_N51
\cpu1|u0|RegAddrA[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[2]~7_combout\ = ( \cpu1|u0|Alternate~q\ & ( \cpu1|u0|RegAddrA~4_combout\ & ( (!\cpu1|u0|RegAddrA~1_combout\ & (\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|XY_State[0]~DUPLICATE_q\) # (\cpu1|u0|XY_State\(1))))) # 
-- (\cpu1|u0|RegAddrA~1_combout\ & (((!\cpu1|u0|XY_State[0]~DUPLICATE_q\) # (\cpu1|u0|XY_State\(1))))) ) ) ) # ( !\cpu1|u0|Alternate~q\ & ( \cpu1|u0|RegAddrA~4_combout\ & ( (\cpu1|u0|XY_State\(1) & ((\cpu1|u0|Equal57~0_combout\) # 
-- (\cpu1|u0|RegAddrA~1_combout\))) ) ) ) # ( \cpu1|u0|Alternate~q\ & ( !\cpu1|u0|RegAddrA~4_combout\ & ( (!\cpu1|u0|XY_State[0]~DUPLICATE_q\ & (!\cpu1|u0|XY_State\(1) & ((\cpu1|u0|Equal57~0_combout\) # (\cpu1|u0|RegAddrA~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100000000000000000000011101110111000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA~1_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datac => \cpu1|u0|ALT_INV_XY_State[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_XY_State\(1),
	datae => \cpu1|u0|ALT_INV_Alternate~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~4_combout\,
	combout => \cpu1|u0|RegAddrA[2]~7_combout\);

-- Location: LABCELL_X5_Y35_N6
\cpu1|u0|RegAddrA~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~15_combout\ = ( \cpu1|u0|Equal57~2_combout\ & ( \cpu1|u0|mcode|Mux272~1_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & ((\cpu1|u0|mcode|Mux279~0_combout\) # (\cpu1|u0|mcode|Mux274~0_combout\))) ) ) ) # ( \cpu1|u0|Equal57~2_combout\ & ( 
-- !\cpu1|u0|mcode|Mux272~1_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & \cpu1|u0|mcode|Mux279~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datae => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\,
	combout => \cpu1|u0|RegAddrA~15_combout\);

-- Location: LABCELL_X5_Y35_N30
\cpu1|u0|RegAddrA~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA~5_combout\ = ( \cpu1|u0|Equal57~0_combout\ & ( \cpu1|u0|RegAddrA~4_combout\ ) ) # ( !\cpu1|u0|Equal57~0_combout\ & ( \cpu1|u0|RegAddrA~4_combout\ & ( (\cpu1|u0|RegAddrA~15_combout\ & (((\cpu1|u0|mcode|Mux272~1_combout\ & 
-- \cpu1|u0|mcode|Mux274~0_combout\)) # (\cpu1|u0|mcode|Mux88~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~15_combout\,
	datae => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~4_combout\,
	combout => \cpu1|u0|RegAddrA~5_combout\);

-- Location: LABCELL_X10_Y38_N12
\cpu1|u0|Regs|RegsL[7][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[7][0]~4_combout\ = ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegWEL~0_combout\ & \cpu1|u0|RegAddrA[0]~10_combout\)) ) ) ) # ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( 
-- !\cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegWEL~0_combout\ & \cpu1|u0|RegAddrA[0]~10_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( !\cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- (\cpu1|u0|RegWEL~0_combout\ & (\cpu1|u0|RegAddrA[2]~6_combout\ & \cpu1|u0|RegAddrA[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000001000100000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[7][0]~4_combout\);

-- Location: FF_X10_Y37_N1
\cpu1|u0|Regs|RegsL[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][1]~q\);

-- Location: LABCELL_X10_Y38_N39
\cpu1|u0|Regs|RegsL[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[4][1]~feeder_combout\ = ( \cpu1|u0|RegDIL[1]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[1]~3_combout\,
	combout => \cpu1|u0|Regs|RegsL[4][1]~feeder_combout\);

-- Location: LABCELL_X10_Y38_N33
\cpu1|u0|Regs|RegsL[4][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[4][0]~1_combout\ = ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|RegWEL~0_combout\)) ) ) ) # ( \cpu1|u0|RegAddrA[2]~7_combout\ & 
-- ( !\cpu1|u0|RegAddrA~5_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|RegWEL~0_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( !\cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[2]~6_combout\ & 
-- (!\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|RegWEL~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000001100000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[4][0]~1_combout\);

-- Location: FF_X10_Y38_N40
\cpu1|u0|Regs|RegsL[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[4][1]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][1]~q\);

-- Location: LABCELL_X10_Y38_N48
\cpu1|u0|Regs|RegsL[6][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[6][0]~3_combout\ = ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegWEL~0_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\)) ) ) ) # ( \cpu1|u0|RegAddrA[2]~7_combout\ & 
-- ( !\cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegWEL~0_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( !\cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[2]~6_combout\ & 
-- (\cpu1|u0|RegWEL~0_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000110000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[6][0]~3_combout\);

-- Location: FF_X10_Y38_N11
\cpu1|u0|Regs|RegsL[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][1]~q\);

-- Location: LABCELL_X12_Y38_N54
\cpu1|u0|Regs|RegsL[5][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][1]~feeder_combout\ = ( \cpu1|u0|RegDIL[1]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[1]~3_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][1]~feeder_combout\);

-- Location: LABCELL_X12_Y38_N3
\cpu1|u0|Regs|RegsL[5][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][0]~2_combout\ = ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegWEL~0_combout\) ) ) ) # ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- !\cpu1|u0|RegAddrA[2]~7_combout\ & ( (\cpu1|u0|RegAddrA[2]~6_combout\ & (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegWEL~0_combout\ & !\cpu1|u0|RegAddrA~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][0]~2_combout\);

-- Location: FF_X12_Y38_N55
\cpu1|u0|Regs|RegsL[5][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][1]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y38_N9
\cpu1|u0|Regs|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux30~1_combout\ = ( \cpu1|u0|Regs|RegsL[6][1]~q\ & ( \cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (((!\cpu1|u0|RegAddrB[1]~1_combout\)) # (\cpu1|u0|Regs|RegsL[7][1]~q\))) # (\cpu1|u0|RegAddrB[0]~0_combout\ 
-- & (((\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsL[4][1]~q\)))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][1]~q\ & ( \cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (((!\cpu1|u0|RegAddrB[1]~1_combout\)) # 
-- (\cpu1|u0|Regs|RegsL[7][1]~q\))) # (\cpu1|u0|RegAddrB[0]~0_combout\ & (((\cpu1|u0|Regs|RegsL[4][1]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][1]~q\ & ( !\cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\ & ( 
-- (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[7][1]~q\ & ((\cpu1|u0|RegAddrB[1]~1_combout\)))) # (\cpu1|u0|RegAddrB[0]~0_combout\ & (((\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsL[4][1]~q\)))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][1]~q\ 
-- & ( !\cpu1|u0|Regs|RegsL[5][1]~DUPLICATE_q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[7][1]~q\ & ((\cpu1|u0|RegAddrB[1]~1_combout\)))) # (\cpu1|u0|RegAddrB[0]~0_combout\ & (((\cpu1|u0|Regs|RegsL[4][1]~q\ & 
-- !\cpu1|u0|RegAddrB[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[7][1]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[4][1]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[5][1]~DUPLICATE_q\,
	combout => \cpu1|u0|Regs|Mux30~1_combout\);

-- Location: LABCELL_X10_Y38_N27
\cpu1|u0|Regs|RegsL[2][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[2][0]~0_combout\ = ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ 
-- & ( !\cpu1|u0|RegAddrA~5_combout\ & ( (!\cpu1|u0|RegAddrA[2]~6_combout\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[2][0]~0_combout\);

-- Location: FF_X12_Y38_N49
\cpu1|u0|Regs|RegsL[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][1]~q\);

-- Location: LABCELL_X5_Y38_N48
\cpu1|u0|Regs|RegsL[1][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[1][0]~6_combout\ = ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & (!\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[2]~7_combout\))) ) ) ) # 
-- ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & (!\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[2]~7_combout\))) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~6_combout\ & 
-- ( !\cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & (!\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[2]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[1][0]~6_combout\);

-- Location: FF_X9_Y36_N37
\cpu1|u0|Regs|RegsL[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][1]~q\);

-- Location: LABCELL_X10_Y38_N45
\cpu1|u0|Regs|RegsL[3][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[3][0]~5_combout\ = ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( \cpu1|u0|RegAddrA~5_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\)) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ & 
-- ( !\cpu1|u0|RegAddrA~5_combout\ & ( (!\cpu1|u0|RegAddrA[2]~6_combout\ & (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegWEL~0_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[3][0]~5_combout\);

-- Location: FF_X9_Y37_N22
\cpu1|u0|Regs|RegsL[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][1]~q\);

-- Location: LABCELL_X5_Y38_N33
\cpu1|u0|Regs|RegsL[0][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[0][0]~7_combout\ = ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEL~0_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[2]~7_combout\ & (\cpu1|u0|RegAddrA~5_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) ) 
-- # ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEL~0_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[2]~7_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_RegWEL~0_combout\,
	combout => \cpu1|u0|Regs|RegsL[0][0]~7_combout\);

-- Location: FF_X7_Y38_N2
\cpu1|u0|Regs|RegsL[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][1]~q\);

-- Location: MLABCELL_X9_Y37_N21
\cpu1|u0|Regs|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux30~2_combout\ = ( \cpu1|u0|Regs|RegsL[0][1]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[1][1]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][1]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[0][1]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[1][1]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[1][1]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][1]~q\,
	combout => \cpu1|u0|Regs|Mux30~2_combout\);

-- Location: LABCELL_X12_Y38_N48
\cpu1|u0|Regs|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux30~3_combout\ = ( \cpu1|u0|Regs|RegsL[2][1]~q\ & ( \cpu1|u0|Regs|Mux30~2_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux30~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][1]~q\ & ( \cpu1|u0|Regs|Mux30~2_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (!\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux30~1_combout\))) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][1]~q\ & ( !\cpu1|u0|Regs|Mux30~2_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux30~1_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][1]~q\ & ( !\cpu1|u0|Regs|Mux30~2_combout\ & ( (\cpu1|u0|Regs|Mux30~1_combout\ 
-- & \cpu1|u0|RegAddrB[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001110100011101000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux30~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux30~2_combout\,
	combout => \cpu1|u0|Regs|Mux30~3_combout\);

-- Location: FF_X12_Y38_N56
\cpu1|u0|Regs|RegsL[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][1]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][1]~q\);

-- Location: LABCELL_X10_Y37_N0
\cpu1|u0|Regs|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux14~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][1]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|Regs|RegsL[5][1]~q\) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][1]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|Regs|RegsL[5][1]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][1]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[4][1]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[6][1]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][1]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[4][1]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsL[6][1]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[4][1]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[6][1]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[5][1]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][1]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux14~0_combout\);

-- Location: MLABCELL_X9_Y36_N36
\cpu1|u0|Regs|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux14~1_combout\ = ( \cpu1|u0|Regs|RegsL[3][1]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][1]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][1]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[3][1]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][1]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101111011111110010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[0][1]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[3][1]~q\,
	combout => \cpu1|u0|Regs|Mux14~1_combout\);

-- Location: LABCELL_X7_Y37_N48
\cpu1|u0|Regs|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux14~2_combout\ = ( \cpu1|u0|Regs|Mux14~0_combout\ & ( \cpu1|u0|Regs|Mux14~1_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\) # (((\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[2][1]~q\)) # (\cpu1|u0|RegAddrA[2]~8_combout\)) ) ) ) 
-- # ( !\cpu1|u0|Regs|Mux14~0_combout\ & ( \cpu1|u0|Regs|Mux14~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & ((!\cpu1|u0|RegAddrA[1]~3_combout\) # ((\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[2][1]~q\)))) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux14~0_combout\ & ( !\cpu1|u0|Regs|Mux14~1_combout\ & ( ((\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[2][1]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux14~0_combout\ & 
-- ( !\cpu1|u0|Regs|Mux14~1_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[2]~8_combout\ & (\cpu1|u0|Regs|RegsL[2][1]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000001101110011001110001100110011001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[2][1]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux14~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux14~1_combout\,
	combout => \cpu1|u0|Regs|Mux14~2_combout\);

-- Location: FF_X7_Y37_N49
\cpu1|u0|RegBusA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(1));

-- Location: LABCELL_X26_Y35_N27
\comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = LCELL(( \cpu1|u0|A\(3) & ( (!\n_interface1CS~1_combout\) # (\n_ioWR~combout\) ) ) # ( !\cpu1|u0|A\(3) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface1CS~1_combout\,
	datad => \ALT_INV_n_ioWR~combout\,
	dataf => \cpu1|u0|ALT_INV_A\(3),
	combout => \comb~0_combout\);

-- Location: IOIBUF_X52_Y45_N35
\sdCardMISO~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdCardMISO,
	o => \sdCardMISO~input_o\);

-- Location: MLABCELL_X28_Y37_N48
\sd1|Selector99~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~5_combout\ = ( \sd1|host_write_flag~q\ & ( (\sd1|state.write_block_data~q\ & ((!\sd1|sd_write_flag~q\) # (!\sd1|sd_write_flag~1_combout\))) ) ) # ( !\sd1|host_write_flag~q\ & ( (\sd1|state.write_block_data~q\ & 
-- ((!\sd1|sd_write_flag~1_combout\) # (\sd1|sd_write_flag~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000011000011110000001100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_sd_write_flag~q\,
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	datad => \sd1|ALT_INV_sd_write_flag~1_combout\,
	dataf => \sd1|ALT_INV_host_write_flag~q\,
	combout => \sd1|Selector99~5_combout\);

-- Location: LABCELL_X24_Y35_N3
\comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~1_combout\ = LCELL(( \cpu1|u0|A\(3) & ( (!\n_interface1CS~1_combout\) # (!\n_ioRD~0_combout\) ) ) # ( !\cpu1|u0|A\(3) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface1CS~1_combout\,
	datad => \ALT_INV_n_ioRD~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A\(3),
	combout => \comb~1_combout\);

-- Location: FF_X28_Y37_N20
\sd1|host_read_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~1_combout\,
	asdata => \sd1|sd_read_flag~q\,
	sload => VCC,
	ena => \MemoryManagement|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|host_read_flag~q\);

-- Location: MLABCELL_X28_Y37_N9
\sd1|Selector92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~0_combout\ = ( \sd1|state.write_block_data~q\ & ( !\sd1|sd_write_flag~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_sd_write_flag~1_combout\,
	dataf => \sd1|ALT_INV_state.write_block_data~q\,
	combout => \sd1|Selector92~0_combout\);

-- Location: MLABCELL_X18_Y31_N48
\cpu1|u0|PC[8]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[8]~31_combout\ = ( \cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|process_0~0_combout\ ) ) # ( !\cpu1|u0|PC[2]~8_combout\ & ( (\cpu1|u0|BTR_r~q\ & \cpu1|u0|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BTR_r~q\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC[8]~31_combout\);

-- Location: LABCELL_X17_Y32_N33
\cpu1|u0|mcode|Mux112~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux112~1_combout\ = ( \cpu1|u0|mcode|Mux112~0_combout\ & ( \cpu1|u0|alu|Q_t~7_combout\ & ( (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux92~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~2_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux112~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	combout => \cpu1|u0|mcode|Mux112~1_combout\);

-- Location: LABCELL_X16_Y30_N36
\cpu1|u0|mcode|Mux288~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux288~1_combout\ = ( \cpu1|u0|mcode|Mux102~0_combout\ & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux198~0_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux288~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux288~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	combout => \cpu1|u0|mcode|Mux288~1_combout\);

-- Location: MLABCELL_X18_Y30_N57
\cpu1|u0|Halt_FF~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Halt_FF~0_combout\ = ( \cpu1|u0|Halt_FF~q\ & ( \cpu1|u0|Equal0~3_combout\ & ( !\cpu1|u0|IntCycle~q\ ) ) ) # ( \cpu1|u0|Halt_FF~q\ & ( !\cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|IntCycle~q\) # (\cpu1|u0|mcode|Mux288~1_combout\) ) ) ) # ( 
-- !\cpu1|u0|Halt_FF~q\ & ( !\cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|mcode|Mux288~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111101011111010100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux288~1_combout\,
	datac => \cpu1|u0|ALT_INV_IntCycle~q\,
	datae => \cpu1|u0|ALT_INV_Halt_FF~q\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|Halt_FF~0_combout\);

-- Location: FF_X18_Y30_N59
\cpu1|u0|Halt_FF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Halt_FF~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Halt_FF~q\);

-- Location: MLABCELL_X18_Y30_N51
\cpu1|u0|PC~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~2_combout\ = ( \cpu1|u0|Equal57~0_combout\ & ( !\cpu1|u0|mcode|Mux288~1_combout\ & ( (!\cpu1|u0|IntCycle~q\ & !\cpu1|u0|Halt_FF~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IntCycle~q\,
	datac => \cpu1|u0|ALT_INV_Halt_FF~q\,
	datae => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux288~1_combout\,
	combout => \cpu1|u0|PC~2_combout\);

-- Location: LABCELL_X17_Y32_N51
\cpu1|u0|PC~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~3_combout\ = ( \cpu1|u0|mcode|Mux287~3_combout\ & ( \cpu1|u0|PC~2_combout\ ) ) # ( !\cpu1|u0|mcode|Mux287~3_combout\ & ( \cpu1|u0|PC~2_combout\ & ( ((\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux112~1_combout\)) # 
-- (\cpu1|u0|mcode|Mux287~4_combout\) ) ) ) # ( \cpu1|u0|mcode|Mux287~3_combout\ & ( !\cpu1|u0|PC~2_combout\ ) ) # ( !\cpu1|u0|mcode|Mux287~3_combout\ & ( !\cpu1|u0|PC~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux287~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux112~1_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux287~3_combout\,
	dataf => \cpu1|u0|ALT_INV_PC~2_combout\,
	combout => \cpu1|u0|PC~3_combout\);

-- Location: LABCELL_X17_Y31_N18
\cpu1|u0|PC[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~16_combout\ = ( \cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|PC[2]~7_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & !\cpu1|u0|PC~3_combout\) ) ) ) # ( !\cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|PC[2]~7_combout\ & ( (!\cpu1|u0|process_0~0_combout\ 
-- & (!\cpu1|u0|PC~3_combout\)) # (\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|PC[2]~1_combout\))) ) ) ) # ( \cpu1|u0|Equal0~3_combout\ & ( !\cpu1|u0|PC[2]~7_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (!\cpu1|u0|PC~3_combout\)) # 
-- (\cpu1|u0|process_0~0_combout\ & ((\cpu1|u0|Equal57~0_combout\))) ) ) ) # ( !\cpu1|u0|Equal0~3_combout\ & ( !\cpu1|u0|PC[2]~7_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (!\cpu1|u0|PC~3_combout\)) # (\cpu1|u0|process_0~0_combout\ & 
-- (((!\cpu1|u0|PC[2]~1_combout\) # (\cpu1|u0|Equal57~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011101100010001101110111011000110110001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|ALT_INV_PC~3_combout\,
	datac => \cpu1|u0|ALT_INV_PC[2]~1_combout\,
	datad => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datae => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~7_combout\,
	combout => \cpu1|u0|PC[2]~16_combout\);

-- Location: FF_X21_Y31_N26
\cpu1|u0|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~35_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(9));

-- Location: FF_X12_Y37_N55
\cpu1|u0|Regs|RegsL[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[7]~9_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][7]~q\);

-- Location: LABCELL_X12_Y37_N3
\cpu1|u0|Regs|RegsL[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][7]~feeder_combout\ = ( \cpu1|u0|RegDIL[7]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[7]~9_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][7]~feeder_combout\);

-- Location: FF_X12_Y37_N4
\cpu1|u0|Regs|RegsL[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][7]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][7]~q\);

-- Location: FF_X10_Y38_N31
\cpu1|u0|Regs|RegsL[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[7]~9_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][7]~q\);

-- Location: FF_X10_Y37_N25
\cpu1|u0|Regs|RegsL[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[7]~9_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][7]~q\);

-- Location: FF_X10_Y37_N19
\cpu1|u0|Regs|RegsL[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[7]~9_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][7]~q\);

-- Location: LABCELL_X10_Y37_N18
\cpu1|u0|Regs|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux8~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][7]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsL[5][7]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][7]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[5][7]~q\ & !\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][7]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[4][7]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[6][7]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][7]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[4][7]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsL[6][7]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[5][7]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[4][7]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[6][7]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][7]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux8~0_combout\);

-- Location: FF_X10_Y37_N14
\cpu1|u0|Regs|RegsL[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[7]~9_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][7]~q\);

-- Location: FF_X9_Y37_N32
\cpu1|u0|Regs|RegsL[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[7]~9_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][7]~q\);

-- Location: FF_X9_Y37_N20
\cpu1|u0|Regs|RegsL[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[7]~9_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][7]~q\);

-- Location: MLABCELL_X9_Y37_N30
\cpu1|u0|Regs|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux8~1_combout\ = ( \cpu1|u0|Regs|RegsL[3][7]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][7]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][7]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[3][7]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][7]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][7]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][7]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][7]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[3][7]~q\,
	combout => \cpu1|u0|Regs|Mux8~1_combout\);

-- Location: MLABCELL_X9_Y37_N12
\cpu1|u0|Regs|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux8~2_combout\ = ( \cpu1|u0|RegAddrA[2]~8_combout\ & ( \cpu1|u0|Regs|Mux8~1_combout\ & ( \cpu1|u0|Regs|Mux8~0_combout\ ) ) ) # ( !\cpu1|u0|RegAddrA[2]~8_combout\ & ( \cpu1|u0|Regs|Mux8~1_combout\ & ( ((!\cpu1|u0|RegAddrA[1]~3_combout\) # 
-- (\cpu1|u0|RegAddrA[0]~10_combout\)) # (\cpu1|u0|Regs|RegsL[2][7]~q\) ) ) ) # ( \cpu1|u0|RegAddrA[2]~8_combout\ & ( !\cpu1|u0|Regs|Mux8~1_combout\ & ( \cpu1|u0|Regs|Mux8~0_combout\ ) ) ) # ( !\cpu1|u0|RegAddrA[2]~8_combout\ & ( 
-- !\cpu1|u0|Regs|Mux8~1_combout\ & ( (\cpu1|u0|Regs|RegsL[2][7]~q\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000000001111111111110111111101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[2][7]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux8~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux8~1_combout\,
	combout => \cpu1|u0|Regs|Mux8~2_combout\);

-- Location: FF_X9_Y37_N13
\cpu1|u0|RegBusA_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(7));

-- Location: MLABCELL_X9_Y37_N18
\cpu1|u0|Regs|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux24~1_combout\ = ( \cpu1|u0|Regs|RegsL[0][7]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[1][7]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][7]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[0][7]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[1][7]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][7]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[1][7]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][7]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][7]~q\,
	combout => \cpu1|u0|Regs|Mux24~1_combout\);

-- Location: LABCELL_X10_Y37_N24
\cpu1|u0|Regs|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux24~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][7]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsL[4][7]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][7]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[4][7]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][7]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[5][7]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[7][7]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][7]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[5][7]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[7][7]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[5][7]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[4][7]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[7][7]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][7]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux24~0_combout\);

-- Location: LABCELL_X12_Y37_N54
\cpu1|u0|Regs|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux24~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][7]~q\ & ( \cpu1|u0|Regs|Mux24~0_combout\ & ( ((\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux24~1_combout\)) # (\cpu1|u0|Regs|Mux30~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][7]~q\ & ( 
-- \cpu1|u0|Regs|Mux24~0_combout\ & ( ((!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux24~1_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][7]~q\ & ( !\cpu1|u0|Regs|Mux24~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- ((\cpu1|u0|Regs|Mux24~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][7]~q\ & ( !\cpu1|u0|Regs|Mux24~0_combout\ & ( (!\cpu1|u0|Regs|Mux30~0_combout\ & (\cpu1|u0|Regs|Mux24~1_combout\ & !\cpu1|u0|RegAddrB[2]~2_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000011101110000000000100010111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux24~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][7]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux24~0_combout\,
	combout => \cpu1|u0|Regs|Mux24~2_combout\);

-- Location: FF_X12_Y37_N34
\cpu1|u0|Regs|RegsL[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[6]~8_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][6]~q\);

-- Location: LABCELL_X12_Y37_N39
\cpu1|u0|Regs|RegsL[5][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][6]~feeder_combout\ = ( \cpu1|u0|RegDIL[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[6]~8_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][6]~feeder_combout\);

-- Location: FF_X12_Y37_N40
\cpu1|u0|Regs|RegsL[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][6]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][6]~q\);

-- Location: LABCELL_X10_Y38_N21
\cpu1|u0|Regs|RegsL[4][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[4][6]~feeder_combout\ = ( \cpu1|u0|RegDIL[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[6]~8_combout\,
	combout => \cpu1|u0|Regs|RegsL[4][6]~feeder_combout\);

-- Location: FF_X10_Y38_N23
\cpu1|u0|Regs|RegsL[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[4][6]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][6]~q\);

-- Location: FF_X10_Y37_N49
\cpu1|u0|Regs|RegsL[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[6]~8_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][6]~q\);

-- Location: FF_X10_Y37_N55
\cpu1|u0|Regs|RegsL[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[6]~8_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][6]~q\);

-- Location: LABCELL_X10_Y37_N54
\cpu1|u0|Regs|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux9~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][6]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsL[5][6]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][6]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[5][6]~q\ & !\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][6]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[4][6]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[6][6]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][6]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[4][6]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsL[6][6]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[5][6]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[4][6]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[6][6]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][6]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux9~0_combout\);

-- Location: FF_X10_Y37_N38
\cpu1|u0|Regs|RegsL[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[6]~8_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][6]~q\);

-- Location: FF_X9_Y37_N53
\cpu1|u0|Regs|RegsL[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[6]~8_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][6]~q\);

-- Location: FF_X9_Y37_N11
\cpu1|u0|Regs|RegsL[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[6]~8_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][6]~q\);

-- Location: MLABCELL_X9_Y37_N51
\cpu1|u0|Regs|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux9~1_combout\ = ( \cpu1|u0|Regs|RegsL[3][6]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][6]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][6]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[3][6]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][6]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][6]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][6]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][6]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[3][6]~q\,
	combout => \cpu1|u0|Regs|Mux9~1_combout\);

-- Location: LABCELL_X7_Y37_N54
\cpu1|u0|Regs|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux9~2_combout\ = ( \cpu1|u0|Regs|Mux9~0_combout\ & ( \cpu1|u0|Regs|Mux9~1_combout\ & ( (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|RegAddrA[0]~10_combout\)) # (\cpu1|u0|RegAddrA[2]~8_combout\)) # (\cpu1|u0|Regs|RegsL[2][6]~q\) ) ) ) # 
-- ( !\cpu1|u0|Regs|Mux9~0_combout\ & ( \cpu1|u0|Regs|Mux9~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|RegAddrA[0]~10_combout\)) # (\cpu1|u0|Regs|RegsL[2][6]~q\))) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux9~0_combout\ & ( !\cpu1|u0|Regs|Mux9~1_combout\ & ( ((\cpu1|u0|Regs|RegsL[2][6]~q\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux9~0_combout\ & ( 
-- !\cpu1|u0|Regs|Mux9~1_combout\ & ( (\cpu1|u0|Regs|RegsL[2][6]~q\ & (!\cpu1|u0|RegAddrA[2]~8_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000001101110011001111000100110011001111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[2][6]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux9~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux9~1_combout\,
	combout => \cpu1|u0|Regs|Mux9~2_combout\);

-- Location: FF_X5_Y37_N2
\cpu1|u0|RegBusA_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(5));

-- Location: FF_X9_Y37_N38
\cpu1|u0|Regs|RegsL[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[5]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][5]~q\);

-- Location: FF_X9_Y37_N8
\cpu1|u0|Regs|RegsL[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[5]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][5]~q\);

-- Location: FF_X10_Y37_N32
\cpu1|u0|Regs|RegsL[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[5]~7_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][5]~q\);

-- Location: MLABCELL_X9_Y37_N6
\cpu1|u0|Regs|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux26~1_combout\ = ( \cpu1|u0|Regs|RegsL[0][5]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[1][5]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][5]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[0][5]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[1][5]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][5]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[1][5]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][5]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][5]~q\,
	combout => \cpu1|u0|Regs|Mux26~1_combout\);

-- Location: LABCELL_X12_Y37_N15
\cpu1|u0|Regs|RegsL[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][5]~feeder_combout\ = ( \cpu1|u0|RegDIL[5]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[5]~7_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][5]~feeder_combout\);

-- Location: FF_X12_Y37_N16
\cpu1|u0|Regs|RegsL[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][5]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][5]~q\);

-- Location: FF_X10_Y37_N44
\cpu1|u0|Regs|RegsL[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[5]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][5]~q\);

-- Location: LABCELL_X10_Y38_N18
\cpu1|u0|Regs|RegsL[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[4][5]~feeder_combout\ = ( \cpu1|u0|RegDIL[5]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[5]~7_combout\,
	combout => \cpu1|u0|Regs|RegsL[4][5]~feeder_combout\);

-- Location: FF_X10_Y38_N19
\cpu1|u0|Regs|RegsL[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[4][5]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][5]~q\);

-- Location: FF_X10_Y37_N7
\cpu1|u0|Regs|RegsL[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[5]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][5]~q\);

-- Location: LABCELL_X10_Y37_N6
\cpu1|u0|Regs|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux26~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][5]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsL[4][5]~q\) # (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][5]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[1]~1_combout\ & \cpu1|u0|Regs|RegsL[4][5]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][5]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[5][5]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[7][5]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][5]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[5][5]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[7][5]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][5]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[7][5]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[4][5]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][5]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux26~0_combout\);

-- Location: MLABCELL_X9_Y37_N3
\cpu1|u0|Regs|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux26~2_combout\ = ( \cpu1|u0|RegAddrB[2]~2_combout\ & ( \cpu1|u0|Regs|Mux26~0_combout\ ) ) # ( !\cpu1|u0|RegAddrB[2]~2_combout\ & ( (!\cpu1|u0|Regs|Mux30~0_combout\ & ((\cpu1|u0|Regs|Mux26~1_combout\))) # (\cpu1|u0|Regs|Mux30~0_combout\ & 
-- (\cpu1|u0|Regs|RegsL[2][5]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001111111100011101000111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[2][5]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux26~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux26~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	combout => \cpu1|u0|Regs|Mux26~2_combout\);

-- Location: MLABCELL_X9_Y33_N24
\cpu1|u0|mcode|Mux65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux65~0_combout\ = ( \cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(3) & ((!\cpu1|u0|IR\(1)) # (\cpu1|u0|IR\(0)))) ) ) # ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux65~0_combout\);

-- Location: LABCELL_X10_Y33_N42
\cpu1|u0|mcode|Mux65~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux65~1_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( \cpu1|u0|mcode|Mux65~0_combout\ & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|IR\(6))) ) ) ) # ( !\cpu1|u0|alu|Mux7~2_combout\ & ( \cpu1|u0|mcode|Mux65~0_combout\ 
-- & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|Equal4~0_combout\ & \cpu1|u0|IR\(6)))) ) ) ) # ( !\cpu1|u0|alu|Mux7~2_combout\ & ( !\cpu1|u0|mcode|Mux65~0_combout\ & ( (!\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux279~0_combout\ & 
-- (!\cpu1|u0|Equal4~0_combout\ & \cpu1|u0|IR\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000001000000000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux65~0_combout\,
	combout => \cpu1|u0|mcode|Mux65~1_combout\);

-- Location: LABCELL_X7_Y33_N51
\cpu1|u0|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~8_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|process_0~6_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux231~0_combout\ & \cpu1|u0|Equal57~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_process_0~6_combout\,
	combout => \cpu1|u0|process_0~8_combout\);

-- Location: FF_X5_Y32_N56
\cpu1|u0|ALU_Op_r[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y34_N45
\cpu1|u0|mcode|Mux141~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux141~0_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|MCycle\(0) & \cpu1|u0|mcode|Mux131~1_combout\) ) ) # ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (\cpu1|u0|MCycle\(0) & \cpu1|u0|mcode|Mux131~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|mcode|Mux141~0_combout\);

-- Location: LABCELL_X7_Y34_N12
\cpu1|u0|mcode|Mux221~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux221~2_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|IR\(3) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle\(0)))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( 
-- \cpu1|u0|alu|Mux7~2_combout\ & ( (\cpu1|u0|IR\(3) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(0)))) ) ) ) # ( \cpu1|u0|IR\(1) & ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|IR\(3) & 
-- (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(0)))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (\cpu1|u0|IR\(3) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & 
-- !\cpu1|u0|MCycle\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000001000000000000001000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|mcode|Mux221~2_combout\);

-- Location: LABCELL_X7_Y34_N24
\cpu1|u0|mcode|Mux221~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux221~3_combout\ = ( \cpu1|u0|mcode|Mux141~0_combout\ & ( \cpu1|u0|mcode|Mux221~2_combout\ & ( (\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(2) $ (((!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(0)))))) ) ) ) # ( !\cpu1|u0|mcode|Mux141~0_combout\ & ( 
-- \cpu1|u0|mcode|Mux221~2_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(2) & ((\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(0))))) ) ) ) # ( \cpu1|u0|mcode|Mux141~0_combout\ & ( !\cpu1|u0|mcode|Mux221~2_combout\ & ( 
-- (\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(2) $ (!\cpu1|u0|IR\(1))))) ) ) ) # ( !\cpu1|u0|mcode|Mux141~0_combout\ & ( !\cpu1|u0|mcode|Mux221~2_combout\ & ( (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001100000000000000100000010100000011000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux141~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux221~2_combout\,
	combout => \cpu1|u0|mcode|Mux221~3_combout\);

-- Location: LABCELL_X7_Y34_N48
\cpu1|u0|alu|Q_t~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~52_combout\ = ( \cpu1|u0|mcode|Mux206~0_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(3) & \cpu1|u0|mcode|Mux57~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	combout => \cpu1|u0|alu|Q_t~52_combout\);

-- Location: LABCELL_X7_Y34_N54
\cpu1|u0|mcode|Mux64~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~3_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux92~5_combout\ & ( (\cpu1|u0|mcode|Mux141~0_combout\) # (\cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux92~5_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(4)) # 
-- (\cpu1|u0|mcode|Mux57~4_combout\))) ) ) ) # ( \cpu1|u0|IR\(3) & ( !\cpu1|u0|mcode|Mux92~5_combout\ & ( \cpu1|u0|IR\(6) ) ) ) # ( !\cpu1|u0|IR\(3) & ( !\cpu1|u0|mcode|Mux92~5_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(4)) # 
-- (\cpu1|u0|mcode|Mux57~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000011110000111100001011000010110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux141~0_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~5_combout\,
	combout => \cpu1|u0|mcode|Mux64~3_combout\);

-- Location: LABCELL_X7_Y34_N42
\cpu1|u0|mcode|Mux64~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~2_combout\ = ( \cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux92~5_combout\) # (!\cpu1|u0|mcode|Mux141~0_combout\))) ) ) # ( !\cpu1|u0|IR\(3) & ( !\cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux92~5_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux141~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|mcode|Mux64~2_combout\);

-- Location: LABCELL_X7_Y31_N42
\cpu1|u0|alu|Q_t~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~50_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(4) ) ) # ( !\cpu1|u0|IR\(1) & ( !\cpu1|u0|IR\(4) & ( !\cpu1|u0|IntCycle~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IntCycle~q\,
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|alu|Q_t~50_combout\);

-- Location: LABCELL_X7_Y34_N30
\cpu1|u0|alu|Q_t~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~51_combout\ = ( !\cpu1|u0|alu|Q_t~50_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(3) & (!\cpu1|u0|IR\(2) & \cpu1|u0|mcode|Mux57~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~50_combout\,
	combout => \cpu1|u0|alu|Q_t~51_combout\);

-- Location: LABCELL_X7_Y34_N36
\cpu1|u0|mcode|Mux64~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~4_combout\ = ( \cpu1|u0|IR\(0) & ( \cpu1|u0|alu|Q_t~51_combout\ & ( (!\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux64~2_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux64~3_combout\)) ) ) ) # ( !\cpu1|u0|IR\(0) & ( 
-- \cpu1|u0|alu|Q_t~51_combout\ & ( (!\cpu1|u0|IR\(5)) # (\cpu1|u0|alu|Q_t~52_combout\) ) ) ) # ( \cpu1|u0|IR\(0) & ( !\cpu1|u0|alu|Q_t~51_combout\ & ( (!\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux64~2_combout\))) # (\cpu1|u0|IR\(5) & 
-- (\cpu1|u0|mcode|Mux64~3_combout\)) ) ) ) # ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|alu|Q_t~51_combout\ & ( (\cpu1|u0|alu|Q_t~52_combout\ & \cpu1|u0|IR\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110011110000001111011101110111011100111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~52_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Mux64~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux64~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~51_combout\,
	combout => \cpu1|u0|mcode|Mux64~4_combout\);

-- Location: LABCELL_X7_Y34_N33
\cpu1|u0|mcode|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux45~3_combout\ = ( !\cpu1|u0|mcode|Mux45~0_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\,
	combout => \cpu1|u0|mcode|Mux45~3_combout\);

-- Location: LABCELL_X7_Y34_N9
\cpu1|u0|mcode|Mux64~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~5_combout\ = ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|mcode|Mux45~3_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux198~0_combout\ & \cpu1|u0|mcode|Mux57~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~3_combout\,
	combout => \cpu1|u0|mcode|Mux64~5_combout\);

-- Location: LABCELL_X7_Y34_N0
\cpu1|u0|mcode|Mux64~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~6_combout\ = ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\) ) ) ) # ( \cpu1|u0|IR\(3) & ( !\cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(5) & 
-- (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & \cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|IR\(3) & ( !\cpu1|u0|MCycle\(0) & ( (\cpu1|u0|IR\(4) & (\cpu1|u0|IR\(5) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000001000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux64~6_combout\);

-- Location: LABCELL_X7_Y34_N21
\cpu1|u0|mcode|Mux64~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~7_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (\cpu1|u0|IR\(2) & ((\cpu1|u0|mcode|Mux64~6_combout\) # (\cpu1|u0|IR\(1)))) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & 
-- \cpu1|u0|mcode|Mux64~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Mux64~6_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux64~7_combout\);

-- Location: LABCELL_X5_Y33_N9
\cpu1|u0|alu|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~5_combout\ = ( \cpu1|u0|alu|Mux7~1_combout\ & ( !\cpu1|u0|IR\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	combout => \cpu1|u0|alu|Mux7~5_combout\);

-- Location: LABCELL_X7_Y34_N18
\cpu1|u0|mcode|Mux64~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~8_combout\ = ( \cpu1|u0|alu|Mux7~3_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & \cpu1|u0|mcode|Mux57~2_combout\)) ) ) # ( !\cpu1|u0|alu|Mux7~3_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & (\cpu1|u0|alu|Mux7~5_combout\ & 
-- \cpu1|u0|mcode|Mux57~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~5_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~3_combout\,
	combout => \cpu1|u0|mcode|Mux64~8_combout\);

-- Location: LABCELL_X7_Y34_N51
\cpu1|u0|mcode|Mux64~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~9_combout\ = ( \cpu1|u0|mcode|Mux64~8_combout\ & ( (!\cpu1|u0|IR\(0) & !\cpu1|u0|mcode|Mux64~5_combout\) ) ) # ( !\cpu1|u0|mcode|Mux64~8_combout\ & ( (!\cpu1|u0|mcode|Mux64~5_combout\ & ((!\cpu1|u0|IR\(0)) # ((\cpu1|u0|IR\(6) & 
-- !\cpu1|u0|mcode|Mux64~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011000000110100001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux64~5_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux64~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux64~8_combout\,
	combout => \cpu1|u0|mcode|Mux64~9_combout\);

-- Location: LABCELL_X6_Y34_N45
\cpu1|u0|mcode|Set_BusB_To[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ = ( \cpu1|u0|mcode|Mux64~4_combout\ & ( \cpu1|u0|mcode|Mux64~9_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|ISet\(0))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & 
-- ((\cpu1|u0|mcode|Mux221~3_combout\))))) ) ) ) # ( !\cpu1|u0|mcode|Mux64~4_combout\ & ( \cpu1|u0|mcode|Mux64~9_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux221~3_combout\ & !\cpu1|u0|IR\(7))) ) ) ) # ( \cpu1|u0|mcode|Mux64~4_combout\ & 
-- ( !\cpu1|u0|mcode|Mux64~9_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|ISet\(0))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux221~3_combout\ & !\cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|mcode|Mux64~4_combout\ & ( 
-- !\cpu1|u0|mcode|Mux64~9_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|ISet\(0) & ((\cpu1|u0|IR\(7))))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux221~3_combout\ & !\cpu1|u0|IR\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001000100011011000100000000101000000001000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_ISet\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux221~3_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Mux64~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux64~9_combout\,
	combout => \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\);

-- Location: LABCELL_X7_Y33_N3
\cpu1|u0|BusB[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusB[3]~1_combout\ = ( \cpu1|u0|mcode|Mux247~5_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux131~0_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux247~5_combout\ & ( 
-- \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (!\cpu1|u0|mcode|Mux131~0_combout\) # (\cpu1|u0|IR\(0)) ) ) ) # ( \cpu1|u0|mcode|Mux247~5_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (!\cpu1|u0|IR\(0)) # ((!\cpu1|u0|mcode|Mux131~0_combout\ & 
-- !\cpu1|u0|mcode|Equal8~0_combout\)) ) ) ) # ( !\cpu1|u0|mcode|Mux247~5_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Equal8~0_combout\) # (\cpu1|u0|mcode|Mux131~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101111010101110101011011101110111010010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux247~5_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~0_combout\,
	combout => \cpu1|u0|BusB[3]~1_combout\);

-- Location: LABCELL_X7_Y38_N54
\cpu1|u0|mcode|Mux272~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux272~2_combout\ = ( \cpu1|u0|mcode|Mux272~1_combout\ & ( ((\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux88~4_combout\)) # (\cpu1|u0|mcode|Mux274~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux272~1_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux88~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~4_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\,
	combout => \cpu1|u0|mcode|Mux272~2_combout\);

-- Location: LABCELL_X6_Y34_N21
\cpu1|u0|SP[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP[2]~3_combout\ = ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|Equal57~3_combout\ & ( !\cpu1|u0|Equal57~0_combout\ ) ) ) # ( \cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|Equal57~3_combout\ & ( !\cpu1|u0|Equal57~0_combout\ ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|Equal57~3_combout\ & ( !\cpu1|u0|Equal57~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal57~3_combout\,
	combout => \cpu1|u0|SP[2]~3_combout\);

-- Location: LABCELL_X7_Y30_N6
\cpu1|u0|SP[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP[14]~15_combout\ = ( \cpu1|u0|SP~13_combout\ & ( \cpu1|u0|SP[2]~3_combout\ ) ) # ( !\cpu1|u0|SP~13_combout\ & ( \cpu1|u0|SP[2]~3_combout\ & ( (\cpu1|u0|process_0~0_combout\ & \cpu1|u0|mcode|Mux270~0_combout\) ) ) ) # ( \cpu1|u0|SP~13_combout\ & 
-- ( !\cpu1|u0|SP[2]~3_combout\ ) ) # ( !\cpu1|u0|SP~13_combout\ & ( !\cpu1|u0|SP[2]~3_combout\ & ( (\cpu1|u0|process_0~0_combout\ & (((\cpu1|u0|SP[2]~4_combout\ & \cpu1|u0|mcode|Mux272~2_combout\)) # (\cpu1|u0|mcode|Mux270~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001111111111111111111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP[2]~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux272~2_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datae => \cpu1|u0|ALT_INV_SP~13_combout\,
	dataf => \cpu1|u0|ALT_INV_SP[2]~3_combout\,
	combout => \cpu1|u0|SP[14]~15_combout\);

-- Location: FF_X13_Y30_N56
\cpu1|u0|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~16_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(9));

-- Location: MLABCELL_X13_Y36_N24
\cpu1|u0|process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_1~1_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( (!\cpu1|u0|IR\(1) & \cpu1|u0|mcode|Mux86~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|process_1~1_combout\);

-- Location: MLABCELL_X13_Y33_N42
\cpu1|u0|mcode|Mux77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~1_combout\ = ( \cpu1|u0|alu|Q_t~4_combout\ & ( \cpu1|u0|mcode|Mux102~0_combout\ & ( (!\cpu1|u0|IR\(7) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ $ (\cpu1|u0|MCycle\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	combout => \cpu1|u0|mcode|Mux77~1_combout\);

-- Location: MLABCELL_X13_Y33_N24
\cpu1|u0|mcode|Mux77~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~2_combout\ = ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(1) $ (((!\cpu1|u0|IR\(5)) # ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|IR\(3))))) ) ) # ( !\cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(4) & !\cpu1|u0|IR\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000001010110010101010101011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux77~2_combout\);

-- Location: MLABCELL_X13_Y33_N3
\cpu1|u0|mcode|Mux77~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~3_combout\ = ( \cpu1|u0|mcode|Mux77~2_combout\ & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(7) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux77~2_combout\,
	combout => \cpu1|u0|mcode|Mux77~3_combout\);

-- Location: MLABCELL_X13_Y34_N24
\cpu1|u0|mcode|Mux77~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~6_combout\ = ( !\cpu1|u0|IR\(7) & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(2) & (!\cpu1|u0|MCycle\(0) & !\cpu1|u0|IR\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux77~6_combout\);

-- Location: MLABCELL_X13_Y34_N30
\cpu1|u0|mcode|Mux77~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~7_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux77~6_combout\ & ( (\cpu1|u0|IR\(4) & (((\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|mcode|Mux57~2_combout\)) # (\cpu1|u0|IR\(5)))) ) ) ) # ( !\cpu1|u0|IR\(7) & ( 
-- \cpu1|u0|mcode|Mux77~6_combout\ & ( (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(4)) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux77~6_combout\ & ( (!\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(4) & (\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|mcode|Mux57~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000010001000100010001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux77~6_combout\,
	combout => \cpu1|u0|mcode|Mux77~7_combout\);

-- Location: MLABCELL_X13_Y33_N30
\cpu1|u0|alu|Q_t~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~5_combout\ = ( \cpu1|u0|IR\(7) & ( (\cpu1|u0|IR\(1) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(0) & !\cpu1|u0|MCycle[2]~DUPLICATE_q\))) ) ) # ( !\cpu1|u0|IR\(7) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & 
-- ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(1) & !\cpu1|u0|MCycle\(0))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ((\cpu1|u0|MCycle\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001100000000100000110000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|alu|Q_t~5_combout\);

-- Location: MLABCELL_X13_Y33_N48
\cpu1|u0|mcode|Mux77~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~9_combout\ = ( \cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( \cpu1|u0|IR\(5) & ( (\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(7)))) ) ) ) # ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( \cpu1|u0|IR\(5) & 
-- ( (!\cpu1|u0|MCycle\(0) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(7))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( !\cpu1|u0|IR\(5) & ( 
-- (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(2) $ (\cpu1|u0|IR\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000000000000000000000100000000010000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux77~9_combout\);

-- Location: MLABCELL_X13_Y33_N6
\cpu1|u0|mcode|Mux77~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~10_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux77~9_combout\ & ( (\cpu1|u0|IR\(1) & ((\cpu1|u0|IR\(5)) # (\cpu1|u0|IR\(2)))) ) ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux77~9_combout\ & ( (!\cpu1|u0|IR\(2) & 
-- (((\cpu1|u0|IR\(5))))) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|IR\(1)))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~5_combout\)))) ) ) ) # ( \cpu1|u0|IR\(3) & ( !\cpu1|u0|mcode|Mux77~9_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & 
-- \cpu1|u0|IR\(5))) ) ) ) # ( !\cpu1|u0|IR\(3) & ( !\cpu1|u0|mcode|Mux77~9_combout\ & ( (\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|alu|Q_t~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000000000101000000101101110110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~5_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux77~9_combout\,
	combout => \cpu1|u0|mcode|Mux77~10_combout\);

-- Location: LABCELL_X12_Y34_N48
\cpu1|u0|alu|Q_t~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~6_combout\ = ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(7) & !\cpu1|u0|MCycle\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~6_combout\);

-- Location: MLABCELL_X13_Y33_N18
\cpu1|u0|mcode|Mux77~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~5_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|mcode|Mux77~9_combout\ & ( (\cpu1|u0|mcode|Mux77~10_combout\ & ((\cpu1|u0|alu|Q_t~6_combout\) # (\cpu1|u0|IR\(2)))) ) ) ) # ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|mcode|Mux77~9_combout\ & ( 
-- \cpu1|u0|IR\(1) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|mcode|Mux77~9_combout\ & ( (\cpu1|u0|mcode|Mux77~10_combout\ & ((\cpu1|u0|alu|Q_t~6_combout\) # (\cpu1|u0|IR\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011001101010101010101010000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|mcode|ALT_INV_Mux77~10_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~6_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux77~9_combout\,
	combout => \cpu1|u0|mcode|Mux77~5_combout\);

-- Location: LABCELL_X14_Y33_N18
\cpu1|u0|mcode|Mux77~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~8_combout\ = ( \cpu1|u0|mcode|Mux77~7_combout\ & ( \cpu1|u0|mcode|Mux77~5_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(6) & !\cpu1|u0|mcode|Mux77~3_combout\)))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux77~1_combout\ & 
-- (!\cpu1|u0|IR\(6)))) ) ) ) # ( !\cpu1|u0|mcode|Mux77~7_combout\ & ( \cpu1|u0|mcode|Mux77~5_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|IR\(6) & !\cpu1|u0|mcode|Mux77~3_combout\)))) # (\cpu1|u0|IR\(0) & ((!\cpu1|u0|mcode|Mux77~1_combout\) # 
-- ((\cpu1|u0|IR\(6))))) ) ) ) # ( \cpu1|u0|mcode|Mux77~7_combout\ & ( !\cpu1|u0|mcode|Mux77~5_combout\ & ( (!\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(6)) # (!\cpu1|u0|mcode|Mux77~3_combout\)))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux77~1_combout\ & 
-- (!\cpu1|u0|IR\(6)))) ) ) ) # ( !\cpu1|u0|mcode|Mux77~7_combout\ & ( !\cpu1|u0|mcode|Mux77~5_combout\ & ( (!\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(6)) # (!\cpu1|u0|mcode|Mux77~3_combout\)))) # (\cpu1|u0|IR\(0) & ((!\cpu1|u0|mcode|Mux77~1_combout\) # 
-- ((\cpu1|u0|IR\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111100101111010101110000001001111010001010100101001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux77~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux77~3_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux77~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux77~5_combout\,
	combout => \cpu1|u0|mcode|Mux77~8_combout\);

-- Location: MLABCELL_X9_Y35_N27
\cpu1|u0|mcode|Mux261~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux261~0_combout\ = ( !\cpu1|u0|MCycle\(2) & ( \cpu1|u0|MCycle\(0) & ( (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(7)))) ) ) ) # ( \cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle\(0) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ ) 
-- ) ) # ( !\cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle\(0) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010010101010101010101010001010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Mux261~0_combout\);

-- Location: LABCELL_X14_Y33_N30
\cpu1|u0|mcode|Mux261~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux261~1_combout\ = ( \cpu1|u0|Equal4~0_combout\ & ( (\cpu1|u0|ISet\(0) & !\cpu1|u0|mcode|Mux261~0_combout\) ) ) # ( !\cpu1|u0|Equal4~0_combout\ & ( \cpu1|u0|ISet\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux261~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	combout => \cpu1|u0|mcode|Mux261~1_combout\);

-- Location: MLABCELL_X9_Y35_N12
\cpu1|u0|mcode|Set_Addr_To~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To~4_combout\ = ( !\cpu1|u0|MCycle\(2) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(0) & (\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(7))) ) ) ) # ( \cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(0) & 
-- (\cpu1|u0|MCycle\(0) & (\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(7)))) ) ) ) # ( !\cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(1)) # ((\cpu1|u0|IR\(0) & \cpu1|u0|MCycle\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000100000000000000010000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Set_Addr_To~4_combout\);

-- Location: MLABCELL_X9_Y35_N57
\cpu1|u0|mcode|Mux209~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~7_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle\(2) & (\cpu1|u0|MCycle\(0) & \cpu1|u0|IR\(1))) ) ) # ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle\(2) & !\cpu1|u0|MCycle\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux209~7_combout\);

-- Location: MLABCELL_X9_Y35_N30
\cpu1|u0|mcode|Set_Addr_To~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To~5_combout\ = ( \cpu1|u0|MCycle\(2) & ( \cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|IR\(2)) # ((\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(4)))) ) ) ) # ( !\cpu1|u0|MCycle\(2) & ( \cpu1|u0|MCycle\(0) & ( 
-- (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(4) & \cpu1|u0|IR\(2)))) ) ) ) # ( \cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|IR\(2)) # ((\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(4)))) ) ) ) # 
-- ( !\cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle\(0) & ( (!\cpu1|u0|IR\(2)) # ((\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010000111111110001000000000000000100001111111100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|mcode|Set_Addr_To~5_combout\);

-- Location: MLABCELL_X9_Y35_N3
\cpu1|u0|mcode|Set_Addr_To~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To~6_combout\ = ( \cpu1|u0|IR\(6) & ( \cpu1|u0|mcode|Mux86~0_combout\ & ( (\cpu1|u0|mcode|Set_Addr_To~4_combout\ & \cpu1|u0|mcode|Set_Addr_To~5_combout\) ) ) ) # ( !\cpu1|u0|IR\(6) & ( \cpu1|u0|mcode|Mux86~0_combout\ & ( 
-- \cpu1|u0|mcode|Mux209~7_combout\ ) ) ) # ( \cpu1|u0|IR\(6) & ( !\cpu1|u0|mcode|Mux86~0_combout\ & ( (\cpu1|u0|mcode|Set_Addr_To~4_combout\ & \cpu1|u0|mcode|Set_Addr_To~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100001111000011110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux209~7_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~5_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To~6_combout\);

-- Location: LABCELL_X14_Y33_N24
\cpu1|u0|mcode|Set_Addr_To~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To~7_combout\ = ( \cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Set_Addr_To~6_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & \cpu1|u0|mcode|Mux261~1_combout\) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Set_Addr_To~6_combout\ & ( 
-- (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((\cpu1|u0|mcode|Mux261~1_combout\) # (\cpu1|u0|mcode|Mux77~8_combout\))) ) ) ) # ( \cpu1|u0|ISet\(0) & ( !\cpu1|u0|mcode|Set_Addr_To~6_combout\ & ( (\cpu1|u0|mcode|Mux261~1_combout\) # (\cpu1|u0|ISet[1]~DUPLICATE_q\) ) ) 
-- ) # ( !\cpu1|u0|ISet\(0) & ( !\cpu1|u0|mcode|Set_Addr_To~6_combout\ & ( ((\cpu1|u0|mcode|Mux261~1_combout\) # (\cpu1|u0|mcode|Mux77~8_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001100111111111100001100110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux77~8_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux261~1_combout\,
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~6_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To~7_combout\);

-- Location: LABCELL_X14_Y34_N27
\cpu1|u0|mcode|Set_Addr_To[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ = ( !\cpu1|u0|mcode|Equal8~0_combout\ & ( \cpu1|u0|mcode|Mux57~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\);

-- Location: LABCELL_X14_Y36_N9
\cpu1|u0|RegAddrC~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrC~2_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ( ((\cpu1|u0|process_1~1_combout\ & !\cpu1|u0|RegAddrA~0_combout\)) # (\cpu1|u0|mcode|Mux57~0_combout\) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ( 
-- ((!\cpu1|u0|process_1~1_combout\ & ((\cpu1|u0|mcode|Set_Addr_To~7_combout\))) # (\cpu1|u0|process_1~1_combout\ & (!\cpu1|u0|RegAddrA~0_combout\))) # (\cpu1|u0|mcode|Mux57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111111101011101011111110101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_1~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	combout => \cpu1|u0|RegAddrC~2_combout\);

-- Location: LABCELL_X14_Y33_N6
\cpu1|u0|mcode|Mux76~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~1_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux76~1_combout\);

-- Location: LABCELL_X14_Y33_N12
\cpu1|u0|mcode|Mux76~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~2_combout\ = ( \cpu1|u0|mcode|Mux57~3_combout\ & ( \cpu1|u0|mcode|Mux45~1_combout\ & ( \cpu1|u0|mcode|Mux76~1_combout\ ) ) ) # ( !\cpu1|u0|mcode|Mux57~3_combout\ & ( \cpu1|u0|mcode|Mux45~1_combout\ & ( (\cpu1|u0|mcode|Mux76~1_combout\ 
-- & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|mcode|Mux46~0_combout\))) ) ) ) # ( \cpu1|u0|mcode|Mux57~3_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( (\cpu1|u0|mcode|Mux76~1_combout\ & (((!\cpu1|u0|IR\(2)) # (\cpu1|u0|mcode|Mux45~0_combout\)) # 
-- (\cpu1|u0|mcode|Mux46~0_combout\))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~3_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( (\cpu1|u0|mcode|Mux76~1_combout\ & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|mcode|Mux46~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010001001100110001001100110011000100010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux76~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\,
	combout => \cpu1|u0|mcode|Mux76~2_combout\);

-- Location: LABCELL_X16_Y35_N24
\cpu1|u0|mcode|Mux76~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~4_combout\ = ( \cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(1) $ (!\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(4) & (\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|mcode|Mux76~4_combout\);

-- Location: LABCELL_X16_Y35_N42
\cpu1|u0|mcode|Mux76~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~5_combout\ = ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|IR\(3) & ( ((\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(4)) # (!\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|IR\(5)) ) ) ) # ( !\cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(3) & ( (\cpu1|u0|IR\(1) & 
-- ((!\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(5)))) # (\cpu1|u0|IR\(4) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\) # (\cpu1|u0|IR\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000010001000000000000000001010100111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|mcode|Mux76~5_combout\);

-- Location: LABCELL_X16_Y35_N48
\cpu1|u0|mcode|Mux76~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~6_combout\ = ( \cpu1|u0|MCycle\(0) & ( !\cpu1|u0|mcode|Mux76~5_combout\ & ( (\cpu1|u0|IR\(7) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux76~4_combout\ & \cpu1|u0|MCycle\(2))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & 
-- ((!\cpu1|u0|MCycle\(2)))))) ) ) ) # ( !\cpu1|u0|MCycle\(0) & ( !\cpu1|u0|mcode|Mux76~5_combout\ & ( (\cpu1|u0|IR\(7) & (!\cpu1|u0|MCycle\(2) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\) # (\cpu1|u0|mcode|Mux76~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000000000001010001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux76~4_combout\,
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	datae => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux76~5_combout\,
	combout => \cpu1|u0|mcode|Mux76~6_combout\);

-- Location: LABCELL_X14_Y33_N0
\cpu1|u0|mcode|Mux76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~0_combout\ = ( !\cpu1|u0|alu|Q_t~2_combout\ & ( \cpu1|u0|mcode|Mux45~1_combout\ & ( !\cpu1|u0|IR\(2) ) ) ) # ( \cpu1|u0|alu|Q_t~2_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & 
-- (!\cpu1|u0|mcode|Mux45~0_combout\ & !\cpu1|u0|IR\(2))) ) ) ) # ( !\cpu1|u0|alu|Q_t~2_combout\ & ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( !\cpu1|u0|IR\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\,
	combout => \cpu1|u0|mcode|Mux76~0_combout\);

-- Location: LABCELL_X14_Y34_N54
\cpu1|u0|mcode|Mux76~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~3_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|Mux221~0_combout\ & ( (!\cpu1|u0|mcode|Mux92~0_combout\) # ((!\cpu1|u0|MCycle\(0) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\))) # (\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle\(2)))) ) ) ) # ( 
-- !\cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|Mux221~0_combout\ & ( !\cpu1|u0|mcode|Mux92~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux221~0_combout\,
	combout => \cpu1|u0|mcode|Mux76~3_combout\);

-- Location: LABCELL_X14_Y33_N42
\cpu1|u0|mcode|Mux260~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux260~0_combout\ = ( \cpu1|u0|mcode|Mux76~0_combout\ & ( \cpu1|u0|mcode|Mux76~3_combout\ & ( \cpu1|u0|IR\(6) ) ) ) # ( !\cpu1|u0|mcode|Mux76~0_combout\ & ( \cpu1|u0|mcode|Mux76~3_combout\ & ( (\cpu1|u0|IR\(6) & 
-- ((!\cpu1|u0|mcode|Mux76~2_combout\) # (\cpu1|u0|IR\(0)))) ) ) ) # ( \cpu1|u0|mcode|Mux76~0_combout\ & ( !\cpu1|u0|mcode|Mux76~3_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(0)) # (!\cpu1|u0|mcode|Mux76~6_combout\))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux76~0_combout\ & ( !\cpu1|u0|mcode|Mux76~3_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux76~2_combout\)) # (\cpu1|u0|IR\(0) & ((!\cpu1|u0|mcode|Mux76~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011000000000001111101000000000110111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux76~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux76~6_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|mcode|ALT_INV_Mux76~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux76~3_combout\,
	combout => \cpu1|u0|mcode|Mux260~0_combout\);

-- Location: LABCELL_X12_Y33_N6
\cpu1|u0|mcode|Mux64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux64~0_combout\ = ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( !\cpu1|u0|IR\(3) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|IR\(7) & !\cpu1|u0|MCycle\(0))) 
-- ) ) ) # ( !\cpu1|u0|IR\(4) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(3)) # ((!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|IR\(7) & !\cpu1|u0|MCycle\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001100101000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux64~0_combout\);

-- Location: LABCELL_X12_Y33_N39
\cpu1|u0|mcode|Mux76~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~7_combout\ = ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IntCycle~DUPLICATE_q\) # (((!\cpu1|u0|alu|Q_t~2_combout\) # (\cpu1|u0|IR\(3))) # (\cpu1|u0|IR\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111111111111111011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux76~7_combout\);

-- Location: LABCELL_X12_Y33_N36
\cpu1|u0|mcode|Mux76~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~9_combout\ = ( !\cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(0) & !\cpu1|u0|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux76~9_combout\);

-- Location: LABCELL_X12_Y33_N33
\cpu1|u0|mcode|Mux76~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux76~8_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(3) & \cpu1|u0|IR\(7))) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(3) & ((\cpu1|u0|IR\(7)) # 
-- (\cpu1|u0|IR\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011000000010000001100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux76~8_combout\);

-- Location: LABCELL_X12_Y33_N24
\cpu1|u0|mcode|Mux260~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux260~1_combout\ = ( \cpu1|u0|mcode|Mux76~9_combout\ & ( \cpu1|u0|mcode|Mux76~8_combout\ & ( (!\cpu1|u0|ISet\(0) & \cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|mcode|Mux76~9_combout\ & ( \cpu1|u0|mcode|Mux76~8_combout\ & ( (!\cpu1|u0|ISet\(0) & 
-- \cpu1|u0|IR\(6)) ) ) ) # ( \cpu1|u0|mcode|Mux76~9_combout\ & ( !\cpu1|u0|mcode|Mux76~8_combout\ & ( (!\cpu1|u0|ISet\(0) & (((\cpu1|u0|mcode|Mux64~0_combout\ & !\cpu1|u0|mcode|Mux76~7_combout\)) # (\cpu1|u0|IR\(6)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux76~9_combout\ & ( !\cpu1|u0|mcode|Mux76~8_combout\ & ( (!\cpu1|u0|ISet\(0) & \cpu1|u0|IR\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux64~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux76~7_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux76~9_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux76~8_combout\,
	combout => \cpu1|u0|mcode|Mux260~1_combout\);

-- Location: MLABCELL_X13_Y35_N54
\cpu1|u0|alu|Q_t~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~0_combout\ = ( !\cpu1|u0|MCycle\(2) & ( !\cpu1|u0|IR\(7) & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2) & !\cpu1|u0|MCycle\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_MCycle\(1),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|alu|Q_t~0_combout\);

-- Location: MLABCELL_X13_Y35_N12
\cpu1|u0|alu|Q_t~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~1_combout\ = ( !\cpu1|u0|MCycle\(2) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|MCycle\(0) & (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(7) & !\cpu1|u0|IR\(1)))) ) ) ) # ( !\cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( 
-- (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|IR\(7) & !\cpu1|u0|IR\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~1_combout\);

-- Location: MLABCELL_X13_Y35_N36
\cpu1|u0|mcode|Mux209~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~0_combout\ = ( \cpu1|u0|mcode|Mux86~0_combout\ & ( (!\cpu1|u0|MCycle\(2) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(1) & !\cpu1|u0|MCycle\(0))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(1) & 
-- \cpu1|u0|MCycle\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100100000000000010010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	combout => \cpu1|u0|mcode|Mux209~0_combout\);

-- Location: MLABCELL_X13_Y34_N42
\cpu1|u0|mcode|Mux209~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~1_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux209~1_combout\);

-- Location: MLABCELL_X13_Y35_N33
\cpu1|u0|mcode|Mux209~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~2_combout\ = ( \cpu1|u0|IR\(0) & ( \cpu1|u0|mcode|Mux209~1_combout\ & ( (!\cpu1|u0|alu|Q_t~1_combout\ & \cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(0) & ( \cpu1|u0|mcode|Mux209~1_combout\ & ( (!\cpu1|u0|IR\(6) & 
-- ((!\cpu1|u0|mcode|Mux209~0_combout\))) # (\cpu1|u0|IR\(6) & (!\cpu1|u0|alu|Q_t~0_combout\)) ) ) ) # ( \cpu1|u0|IR\(0) & ( !\cpu1|u0|mcode|Mux209~1_combout\ & ( (!\cpu1|u0|alu|Q_t~1_combout\) # (!\cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(0) & ( 
-- !\cpu1|u0|mcode|Mux209~1_combout\ & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux209~0_combout\))) # (\cpu1|u0|IR\(6) & (!\cpu1|u0|alu|Q_t~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000001010111111001111110011111010000010100000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux209~0_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux209~1_combout\,
	combout => \cpu1|u0|mcode|Mux209~2_combout\);

-- Location: LABCELL_X14_Y33_N48
\cpu1|u0|mcode|Set_Addr_To[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ = ( \cpu1|u0|mcode|Mux260~1_combout\ & ( \cpu1|u0|mcode|Mux209~2_combout\ & ( (!\cpu1|u0|mcode|Mux57~0_combout\ & (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & 
-- !\cpu1|u0|mcode|Mux260~0_combout\))) ) ) ) # ( \cpu1|u0|mcode|Mux260~1_combout\ & ( !\cpu1|u0|mcode|Mux209~2_combout\ & ( (!\cpu1|u0|mcode|Mux57~0_combout\ & (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\cpu1|u0|mcode|Mux260~0_combout\) # 
-- (\cpu1|u0|ISet[1]~DUPLICATE_q\)))) ) ) ) # ( !\cpu1|u0|mcode|Mux260~1_combout\ & ( !\cpu1|u0|mcode|Mux209~2_combout\ & ( (!\cpu1|u0|mcode|Mux57~0_combout\ & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & !\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000101000000010000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux260~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux260~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux209~2_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\);

-- Location: LABCELL_X14_Y36_N24
\cpu1|u0|RegAddrC~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrC~0_combout\ = ( \cpu1|u0|process_1~1_combout\ ) # ( !\cpu1|u0|process_1~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) # (\cpu1|u0|mcode|Mux57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_process_1~1_combout\,
	combout => \cpu1|u0|RegAddrC~0_combout\);

-- Location: LABCELL_X14_Y36_N6
\cpu1|u0|RegAddrC~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrC~1_combout\ = ( \cpu1|u0|XY_State\(1) & ( ((\cpu1|u0|Alternate~q\) # (\cpu1|u0|process_1~1_combout\)) # (\cpu1|u0|mcode|Mux57~0_combout\) ) ) # ( !\cpu1|u0|XY_State\(1) & ( (!\cpu1|u0|mcode|Mux57~0_combout\ & (\cpu1|u0|Alternate~q\ & 
-- ((!\cpu1|u0|process_1~1_combout\) # (!\cpu1|u0|XY_State[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000010100000100001111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_1~1_combout\,
	datac => \cpu1|u0|ALT_INV_Alternate~q\,
	datad => \cpu1|u0|ALT_INV_XY_State[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_XY_State\(1),
	combout => \cpu1|u0|RegAddrC~1_combout\);

-- Location: LABCELL_X5_Y36_N33
\cpu1|u0|Regs|RegsH[4][7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[4][7]~1_combout\ = ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegWEH~1_combout\ & !\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( 
-- !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[2]~6_combout\ & (!\cpu1|u0|RegAddrA~5_combout\ & (\cpu1|u0|RegWEH~1_combout\ & !\cpu1|u0|RegAddrA[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datac => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|RegsH[4][7]~1_combout\);

-- Location: FF_X5_Y36_N31
\cpu1|u0|Regs|RegsH[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][6]~q\);

-- Location: MLABCELL_X4_Y37_N54
\cpu1|u0|Regs|RegsH[5][7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[5][7]~2_combout\ = ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( (\cpu1|u0|RegWEH~1_combout\ & !\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- !\cpu1|u0|RegAddrA[2]~7_combout\ & ( (!\cpu1|u0|RegAddrA~5_combout\ & (\cpu1|u0|RegAddrA[2]~6_combout\ & (\cpu1|u0|RegWEH~1_combout\ & !\cpu1|u0|RegAddrA[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datac => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	combout => \cpu1|u0|Regs|RegsH[5][7]~2_combout\);

-- Location: FF_X5_Y37_N32
\cpu1|u0|Regs|RegsH[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][6]~q\);

-- Location: LABCELL_X2_Y37_N39
\cpu1|u0|Regs|RegsH[6][7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[6][7]~3_combout\ = ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEH~1_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA~5_combout\) # (\cpu1|u0|RegAddrA[2]~7_combout\)))) ) ) 
-- ) # ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEH~1_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegAddrA[2]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	combout => \cpu1|u0|Regs|RegsH[6][7]~3_combout\);

-- Location: FF_X6_Y37_N2
\cpu1|u0|Regs|RegsH[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][6]~q\);

-- Location: LABCELL_X5_Y36_N18
\cpu1|u0|Regs|RegsH[7][7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[7][7]~4_combout\ = ( \cpu1|u0|RegAddrA[2]~7_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegWEH~1_combout\) ) ) ) # ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( 
-- \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[2]~6_combout\ & (!\cpu1|u0|RegAddrA~5_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegWEH~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|RegsH[7][7]~4_combout\);

-- Location: FF_X5_Y37_N44
\cpu1|u0|Regs|RegsH[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][6]~q\);

-- Location: LABCELL_X5_Y37_N42
\cpu1|u0|Regs|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux17~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][6]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[4][6]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[6][6]~q\))) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[7][6]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[4][6]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[6][6]~q\))) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][6]~q\ & ( 
-- !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsH[5][6]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][6]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[5][6]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[4][6]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[5][6]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[6][6]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][6]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux17~0_combout\);

-- Location: LABCELL_X5_Y38_N39
\cpu1|u0|Regs|RegsH[2][7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[2][7]~0_combout\ = ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEH~1_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegAddrA~5_combout\ & (!\cpu1|u0|RegAddrA[2]~7_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) ) # 
-- ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEH~1_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[2]~7_combout\ & !\cpu1|u0|RegAddrA[0]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	combout => \cpu1|u0|Regs|RegsH[2][7]~0_combout\);

-- Location: FF_X6_Y35_N26
\cpu1|u0|Regs|RegsH[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][6]~q\);

-- Location: MLABCELL_X4_Y37_N18
\cpu1|u0|Regs|RegsH[0][7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[0][7]~7_combout\ = ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( !\cpu1|u0|RegAddrA[2]~7_combout\ & ( (\cpu1|u0|RegWEH~1_combout\ & (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[2]~6_combout\) # (\cpu1|u0|RegAddrA~5_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	datac => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	combout => \cpu1|u0|Regs|RegsH[0][7]~7_combout\);

-- Location: FF_X6_Y37_N50
\cpu1|u0|Regs|RegsH[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[6]~6_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][6]~q\);

-- Location: LABCELL_X5_Y38_N54
\cpu1|u0|Regs|RegsH[1][7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[1][7]~6_combout\ = ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegWEH~1_combout\ & (!\cpu1|u0|RegAddrA[2]~7_combout\ & (!\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegAddrA~5_combout\))) ) ) ) # 
-- ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegWEH~1_combout\ & (!\cpu1|u0|RegAddrA[2]~7_combout\ & !\cpu1|u0|RegAddrA[1]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|RegsH[1][7]~6_combout\);

-- Location: FF_X6_Y35_N31
\cpu1|u0|Regs|RegsH[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][6]~q\);

-- Location: LABCELL_X2_Y37_N30
\cpu1|u0|Regs|RegsH[3][7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[3][7]~5_combout\ = ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEH~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~7_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|RegAddrA~5_combout\))) ) ) ) # 
-- ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( \cpu1|u0|RegWEH~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~7_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|RegAddrA[0]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~7_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~5_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_RegWEH~1_combout\,
	combout => \cpu1|u0|Regs|RegsH[3][7]~5_combout\);

-- Location: FF_X6_Y36_N34
\cpu1|u0|Regs|RegsH[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][6]~q\);

-- Location: LABCELL_X6_Y35_N30
\cpu1|u0|Regs|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux17~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][6]~q\ & ( \cpu1|u0|Regs|RegsH[3][6]~q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\) # ((\cpu1|u0|Regs|RegsH[0][6]~q\) # (\cpu1|u0|RegAddrB[1]~1_combout\)) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][6]~q\ & ( 
-- \cpu1|u0|Regs|RegsH[3][6]~q\ & ( ((\cpu1|u0|RegAddrB[0]~0_combout\ & \cpu1|u0|Regs|RegsH[0][6]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[1][6]~q\ & ( !\cpu1|u0|Regs|RegsH[3][6]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- ((!\cpu1|u0|RegAddrB[0]~0_combout\) # (\cpu1|u0|Regs|RegsH[0][6]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][6]~q\ & ( !\cpu1|u0|Regs|RegsH[3][6]~q\ & ( (\cpu1|u0|RegAddrB[0]~0_combout\ & (!\cpu1|u0|RegAddrB[1]~1_combout\ & \cpu1|u0|Regs|RegsH[0][6]~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100100011001000110000110111001101111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[0][6]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[1][6]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[3][6]~q\,
	combout => \cpu1|u0|Regs|Mux17~1_combout\);

-- Location: LABCELL_X6_Y35_N24
\cpu1|u0|Regs|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux17~2_combout\ = ( \cpu1|u0|Regs|Mux17~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & (((!\cpu1|u0|Regs|Mux30~0_combout\) # (\cpu1|u0|Regs|RegsH[2][6]~q\)))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux17~0_combout\)) ) ) # 
-- ( !\cpu1|u0|Regs|Mux17~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & (((\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|RegsH[2][6]~q\)))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux17~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111000101111101011100010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux17~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[2][6]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux17~1_combout\,
	combout => \cpu1|u0|Regs|Mux17~2_combout\);

-- Location: MLABCELL_X4_Y37_N42
\cpu1|u0|Regs|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux1~1_combout\ = ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsH[3][6]~q\ ) ) ) # ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsH[2][6]~q\ ) ) ) 
-- # ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsH[1][6]~q\ ) ) ) # ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsH[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[0][6]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[1][6]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[3][6]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[2][6]~q\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux1~1_combout\);

-- Location: LABCELL_X5_Y37_N33
\cpu1|u0|Regs|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux1~0_combout\ = ( \cpu1|u0|Regs|RegsH[4][6]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[6][6]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[7][6]~q\)) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[4][6]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[6][6]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[7][6]~q\)) ) ) ) # ( \cpu1|u0|Regs|RegsH[4][6]~q\ & ( 
-- !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsH[5][6]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[4][6]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|Regs|RegsH[5][6]~q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[5][6]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[7][6]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[6][6]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[4][6]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux1~0_combout\);

-- Location: LABCELL_X5_Y37_N48
\cpu1|u0|Regs|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux1~2_combout\ = ( \cpu1|u0|Regs|Mux1~0_combout\ & ( (\cpu1|u0|Regs|Mux1~1_combout\) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) # ( !\cpu1|u0|Regs|Mux1~0_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|Regs|Mux1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux1~1_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux1~0_combout\,
	combout => \cpu1|u0|Regs|Mux1~2_combout\);

-- Location: FF_X5_Y37_N50
\cpu1|u0|RegBusA_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(14));

-- Location: FF_X5_Y37_N53
\cpu1|u0|RegBusA_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(13));

-- Location: FF_X4_Y38_N50
\cpu1|u0|Regs|RegsH[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][5]~q\);

-- Location: FF_X5_Y38_N2
\cpu1|u0|Regs|RegsH[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[5]~5_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][5]~q\);

-- Location: FF_X4_Y38_N17
\cpu1|u0|Regs|RegsH[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][5]~q\);

-- Location: MLABCELL_X4_Y38_N15
\cpu1|u0|Regs|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux18~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][5]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[0][5]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[3][5]~q\)) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[1][5]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[0][5]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[3][5]~q\)) ) ) ) # ( \cpu1|u0|Regs|RegsH[1][5]~q\ & ( 
-- !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsH[3][5]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][5]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[3][5]~q\ & \cpu1|u0|RegAddrB[1]~1_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[3][5]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[0][5]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[1][5]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux18~1_combout\);

-- Location: FF_X5_Y37_N19
\cpu1|u0|Regs|RegsH[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][5]~q\);

-- Location: FF_X4_Y36_N32
\cpu1|u0|Regs|RegsH[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][5]~q\);

-- Location: LABCELL_X6_Y38_N18
\cpu1|u0|Regs|RegsH[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[4][5]~feeder_combout\ = ( \cpu1|u0|RegDIH[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIH[5]~5_combout\,
	combout => \cpu1|u0|Regs|RegsH[4][5]~feeder_combout\);

-- Location: FF_X6_Y38_N19
\cpu1|u0|Regs|RegsH[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsH[4][5]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][5]~q\);

-- Location: FF_X4_Y36_N43
\cpu1|u0|Regs|RegsH[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][5]~q\);

-- Location: MLABCELL_X4_Y36_N42
\cpu1|u0|Regs|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux18~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][5]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[4][5]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[6][5]~q\)) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[7][5]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[4][5]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[6][5]~q\)) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][5]~q\ & ( 
-- !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsH[5][5]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][5]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[5][5]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[5][5]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[6][5]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[4][5]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][5]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux18~0_combout\);

-- Location: LABCELL_X5_Y38_N27
\cpu1|u0|Regs|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux18~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][5]~q\ & ( \cpu1|u0|Regs|Mux18~0_combout\ & ( ((\cpu1|u0|Regs|Mux18~1_combout\) # (\cpu1|u0|RegAddrB[2]~2_combout\)) # (\cpu1|u0|Regs|Mux30~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][5]~q\ & ( 
-- \cpu1|u0|Regs|Mux18~0_combout\ & ( ((!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux18~1_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][5]~q\ & ( !\cpu1|u0|Regs|Mux18~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- ((\cpu1|u0|Regs|Mux18~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][5]~q\ & ( !\cpu1|u0|Regs|Mux18~0_combout\ & ( (!\cpu1|u0|Regs|Mux30~0_combout\ & (!\cpu1|u0|RegAddrB[2]~2_combout\ & \cpu1|u0|Regs|Mux18~1_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010011000100110000111011001110110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux18~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][5]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux18~0_combout\,
	combout => \cpu1|u0|Regs|Mux18~2_combout\);

-- Location: FF_X4_Y37_N56
\cpu1|u0|RegBusA_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|Regs|Mux3~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(12));

-- Location: IOIBUF_X20_Y45_N35
\sramData[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(4),
	o => \sramData[4]~input_o\);

-- Location: FF_X25_Y31_N29
\io2|kbBuffer~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2ConvertedByte\(4),
	sload => VCC,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~17_q\);

-- Location: LABCELL_X21_Y33_N45
\io2|dataOut~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~8_combout\ = ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a4\ & ( (\io2|kbBuffer~17_q\) # (\io2|kbBuffer~12_q\) ) ) # ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a4\ & ( (!\io2|kbBuffer~12_q\ & \io2|kbBuffer~17_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbBuffer~12_q\,
	datad => \io2|ALT_INV_kbBuffer~17_q\,
	dataf => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \io2|dataOut~8_combout\);

-- Location: FF_X21_Y33_N47
\io2|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~8_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(4));

-- Location: LABCELL_X21_Y35_N39
\io4|dataOut[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut[4]~feeder_combout\ = ( \io4|rxBuffer_rtl_0|auto_generated|ram_block1a4\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \io4|dataOut[4]~feeder_combout\);

-- Location: FF_X21_Y35_N41
\io4|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut[4]~feeder_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(4));

-- Location: MLABCELL_X34_Y37_N48
\sd1|recv_data[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[0]~feeder_combout\ = ( \sdCardMISO~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sdCardMISO~input_o\,
	combout => \sd1|recv_data[0]~feeder_combout\);

-- Location: FF_X34_Y37_N37
\sd1|state.send_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector93~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_cmd~q\);

-- Location: MLABCELL_X28_Y36_N33
\sd1|Equal13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal13~0_combout\ = ( !\sd1|fsm:byte_counter[1]~q\ & ( !\sd1|fsm:byte_counter[9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	combout => \sd1|Equal13~0_combout\);

-- Location: LABCELL_X29_Y38_N18
\sd1|return_state.rst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|return_state.rst~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \sd1|return_state.rst~feeder_combout\);

-- Location: FF_X29_Y38_N19
\sd1|return_state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|return_state.rst~feeder_combout\,
	ena => \sd1|return_state.send_regreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.rst~q\);

-- Location: LABCELL_X29_Y37_N33
\sd1|Selector80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector80~0_combout\ = ( \sd1|Selector99~4_combout\ & ( (!\sd1|Selector99~6_combout\) # ((\sd1|Selector99~5_combout\) # (\sd1|return_state.rst~q\)) ) ) # ( !\sd1|Selector99~4_combout\ & ( (!\sd1|Selector99~6_combout\) # ((\sd1|state.rst~q\) # 
-- (\sd1|Selector99~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111101011111111111110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~6_combout\,
	datab => \sd1|ALT_INV_return_state.rst~q\,
	datac => \sd1|ALT_INV_Selector99~5_combout\,
	datad => \sd1|ALT_INV_state.rst~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|Selector80~0_combout\);

-- Location: FF_X29_Y37_N35
\sd1|state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector80~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.rst~q\);

-- Location: LABCELL_X29_Y35_N6
\sd1|WideOr31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr31~1_combout\ = ( !\sd1|state.read_block_wait~q\ & ( (\sd1|state.rst~q\ & (!\sd1|state.idle~q\ & !\sd1|state.write_block_init~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.rst~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_state.write_block_init~q\,
	dataf => \sd1|ALT_INV_state.read_block_wait~q\,
	combout => \sd1|WideOr31~1_combout\);

-- Location: LABCELL_X32_Y35_N30
\sd1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~5_sumout\ = SUM(( \sd1|fsm:byte_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sd1|Add1~6\ = CARRY(( \sd1|fsm:byte_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[0]~q\,
	cin => GND,
	sumout => \sd1|Add1~5_sumout\,
	cout => \sd1|Add1~6\);

-- Location: MLABCELL_X28_Y35_N57
\sd1|Selector68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector68~0_combout\ = ( \sd1|Selector2~0_combout\ & ( \sd1|Add1~5_sumout\ ) ) # ( !\sd1|Selector2~0_combout\ & ( \sd1|Add1~5_sumout\ & ( (\sd1|state.write_block_init~q\) # (\sd1|state.read_block_wait~q\) ) ) ) # ( \sd1|Selector2~0_combout\ & ( 
-- !\sd1|Add1~5_sumout\ & ( (\sd1|state.write_block_init~q\) # (\sd1|state.read_block_wait~q\) ) ) ) # ( !\sd1|Selector2~0_combout\ & ( !\sd1|Add1~5_sumout\ & ( (\sd1|state.write_block_init~q\) # (\sd1|state.read_block_wait~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_wait~q\,
	datac => \sd1|ALT_INV_state.write_block_init~q\,
	datae => \sd1|ALT_INV_Selector2~0_combout\,
	dataf => \sd1|ALT_INV_Add1~5_sumout\,
	combout => \sd1|Selector68~0_combout\);

-- Location: MLABCELL_X28_Y37_N21
\sd1|WideOr31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr31~0_combout\ = ( !\sd1|state.write_block_data~q\ & ( !\sd1|state.read_block_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_state.read_block_data~q\,
	dataf => \sd1|ALT_INV_state.write_block_data~q\,
	combout => \sd1|WideOr31~0_combout\);

-- Location: LABCELL_X29_Y35_N36
\sd1|fsm:byte_counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[0]~1_combout\ = ( \sd1|WideOr31~1_combout\ & ( (!\sd1|WideOr31~0_combout\ & ((!\sd1|state.read_block_wait~q\) # ((!\sdCardMISO~input_o\ & !\sd1|sclk_sig~DUPLICATE_q\)))) ) ) # ( !\sd1|WideOr31~1_combout\ & ( 
-- (!\sd1|state.read_block_wait~q\) # ((!\sdCardMISO~input_o\ & !\sd1|sclk_sig~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100011111000000000001111100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sdCardMISO~input_o\,
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \sd1|ALT_INV_state.read_block_wait~q\,
	datad => \sd1|ALT_INV_WideOr31~0_combout\,
	dataf => \sd1|ALT_INV_WideOr31~1_combout\,
	combout => \sd1|fsm:byte_counter[0]~1_combout\);

-- Location: LABCELL_X29_Y35_N45
\sd1|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal12~0_combout\ = ( !\sd1|fsm:byte_counter[2]~q\ & ( (!\sd1|fsm:byte_counter[4]~q\ & (!\sd1|fsm:byte_counter[6]~q\ & (!\sd1|fsm:byte_counter[3]~q\ & !\sd1|fsm:byte_counter[5]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[4]~q\,
	datab => \sd1|ALT_INV_fsm:byte_counter[6]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[3]~q\,
	datad => \sd1|ALT_INV_fsm:byte_counter[5]~q\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[2]~q\,
	combout => \sd1|Equal12~0_combout\);

-- Location: LABCELL_X29_Y35_N12
\sd1|sd_write_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|sd_write_flag~0_combout\ = ( \sd1|Equal12~0_combout\ & ( \sd1|fsm:byte_counter[9]~q\ & ( (!\sd1|fsm:byte_counter[8]~q\ & (\sd1|fsm:byte_counter[0]~q\ & (\sd1|fsm:byte_counter[1]~q\ & !\sd1|fsm:byte_counter[7]~q\))) ) ) ) # ( \sd1|Equal12~0_combout\ & 
-- ( !\sd1|fsm:byte_counter[9]~q\ & ( (!\sd1|fsm:byte_counter[8]~q\ & (!\sd1|fsm:byte_counter[7]~q\ & (!\sd1|fsm:byte_counter[0]~q\ $ (!\sd1|fsm:byte_counter[1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	datab => \sd1|ALT_INV_fsm:byte_counter[0]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	datad => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	datae => \sd1|ALT_INV_Equal12~0_combout\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	combout => \sd1|sd_write_flag~0_combout\);

-- Location: LABCELL_X29_Y35_N30
\sd1|fsm:bit_counter[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~0_combout\ = ( \sd1|state.write_block_data~q\ & ( \n_reset~input_o\ & ( (\sd1|Equal11~0_combout\ & ((!\sd1|sd_write_flag~q\ $ (!\sd1|host_write_flag~q\)) # (\sd1|sd_write_flag~0_combout\))) ) ) ) # ( !\sd1|state.write_block_data~q\ 
-- & ( \n_reset~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110001010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Equal11~0_combout\,
	datab => \sd1|ALT_INV_sd_write_flag~0_combout\,
	datac => \sd1|ALT_INV_sd_write_flag~q\,
	datad => \sd1|ALT_INV_host_write_flag~q\,
	datae => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \ALT_INV_n_reset~input_o\,
	combout => \sd1|fsm:bit_counter[4]~0_combout\);

-- Location: LABCELL_X29_Y35_N54
\sd1|fsm:byte_counter[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[0]~2_combout\ = ( \sd1|host_read_flag~q\ & ( \sd1|fsm:bit_counter[4]~0_combout\ & ( (\sd1|fsm:byte_counter[0]~1_combout\ & ((!\sd1|fsm:byte_counter[0]~0_combout\) # ((\sd1|sd_read_flag~q\ & \sd1|Equal11~0_combout\)))) ) ) ) # ( 
-- !\sd1|host_read_flag~q\ & ( \sd1|fsm:bit_counter[4]~0_combout\ & ( (\sd1|fsm:byte_counter[0]~1_combout\ & ((!\sd1|fsm:byte_counter[0]~0_combout\) # ((!\sd1|sd_read_flag~q\ & \sd1|Equal11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000001000101010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[0]~1_combout\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_Equal11~0_combout\,
	datad => \sd1|ALT_INV_fsm:byte_counter[0]~0_combout\,
	datae => \sd1|ALT_INV_host_read_flag~q\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[4]~0_combout\,
	combout => \sd1|fsm:byte_counter[0]~2_combout\);

-- Location: FF_X28_Y35_N59
\sd1|fsm:byte_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector68~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[0]~q\);

-- Location: LABCELL_X32_Y35_N33
\sd1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~1_sumout\ = SUM(( \sd1|fsm:byte_counter[1]~q\ ) + ( VCC ) + ( \sd1|Add1~6\ ))
-- \sd1|Add1~2\ = CARRY(( \sd1|fsm:byte_counter[1]~q\ ) + ( VCC ) + ( \sd1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	cin => \sd1|Add1~6\,
	sumout => \sd1|Add1~1_sumout\,
	cout => \sd1|Add1~2\);

-- Location: LABCELL_X32_Y35_N36
\sd1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~21_sumout\ = SUM(( \sd1|fsm:byte_counter[2]~q\ ) + ( VCC ) + ( \sd1|Add1~2\ ))
-- \sd1|Add1~22\ = CARRY(( \sd1|fsm:byte_counter[2]~q\ ) + ( VCC ) + ( \sd1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[2]~q\,
	cin => \sd1|Add1~2\,
	sumout => \sd1|Add1~21_sumout\,
	cout => \sd1|Add1~22\);

-- Location: LABCELL_X29_Y35_N48
\sd1|Selector66~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector66~0_combout\ = ( \sd1|Add1~21_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~21_sumout\,
	combout => \sd1|Selector66~0_combout\);

-- Location: FF_X29_Y35_N50
\sd1|fsm:byte_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector66~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[2]~q\);

-- Location: LABCELL_X32_Y35_N39
\sd1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~25_sumout\ = SUM(( \sd1|fsm:byte_counter[3]~q\ ) + ( VCC ) + ( \sd1|Add1~22\ ))
-- \sd1|Add1~26\ = CARRY(( \sd1|fsm:byte_counter[3]~q\ ) + ( VCC ) + ( \sd1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[3]~q\,
	cin => \sd1|Add1~22\,
	sumout => \sd1|Add1~25_sumout\,
	cout => \sd1|Add1~26\);

-- Location: LABCELL_X29_Y35_N51
\sd1|Selector65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector65~0_combout\ = ( \sd1|Add1~25_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~25_sumout\,
	combout => \sd1|Selector65~0_combout\);

-- Location: FF_X29_Y35_N53
\sd1|fsm:byte_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector65~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[3]~q\);

-- Location: LABCELL_X32_Y35_N42
\sd1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~29_sumout\ = SUM(( \sd1|fsm:byte_counter[4]~q\ ) + ( VCC ) + ( \sd1|Add1~26\ ))
-- \sd1|Add1~30\ = CARRY(( \sd1|fsm:byte_counter[4]~q\ ) + ( VCC ) + ( \sd1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[4]~q\,
	cin => \sd1|Add1~26\,
	sumout => \sd1|Add1~29_sumout\,
	cout => \sd1|Add1~30\);

-- Location: LABCELL_X29_Y35_N24
\sd1|Selector64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector64~0_combout\ = ( \sd1|Add1~29_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~29_sumout\,
	combout => \sd1|Selector64~0_combout\);

-- Location: FF_X29_Y35_N26
\sd1|fsm:byte_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector64~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[4]~q\);

-- Location: LABCELL_X32_Y35_N45
\sd1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~33_sumout\ = SUM(( \sd1|fsm:byte_counter[5]~q\ ) + ( VCC ) + ( \sd1|Add1~30\ ))
-- \sd1|Add1~34\ = CARRY(( \sd1|fsm:byte_counter[5]~q\ ) + ( VCC ) + ( \sd1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[5]~q\,
	cin => \sd1|Add1~30\,
	sumout => \sd1|Add1~33_sumout\,
	cout => \sd1|Add1~34\);

-- Location: LABCELL_X29_Y35_N27
\sd1|Selector63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector63~0_combout\ = ( \sd1|Add1~33_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~33_sumout\,
	combout => \sd1|Selector63~0_combout\);

-- Location: FF_X29_Y35_N29
\sd1|fsm:byte_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector63~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[5]~q\);

-- Location: LABCELL_X32_Y35_N48
\sd1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~37_sumout\ = SUM(( \sd1|fsm:byte_counter[6]~q\ ) + ( VCC ) + ( \sd1|Add1~34\ ))
-- \sd1|Add1~38\ = CARRY(( \sd1|fsm:byte_counter[6]~q\ ) + ( VCC ) + ( \sd1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_fsm:byte_counter[6]~q\,
	cin => \sd1|Add1~34\,
	sumout => \sd1|Add1~37_sumout\,
	cout => \sd1|Add1~38\);

-- Location: LABCELL_X29_Y35_N42
\sd1|Selector62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector62~0_combout\ = ( \sd1|Add1~37_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~37_sumout\,
	combout => \sd1|Selector62~0_combout\);

-- Location: FF_X29_Y35_N44
\sd1|fsm:byte_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector62~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[6]~q\);

-- Location: LABCELL_X32_Y35_N51
\sd1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~13_sumout\ = SUM(( \sd1|fsm:byte_counter[7]~q\ ) + ( VCC ) + ( \sd1|Add1~38\ ))
-- \sd1|Add1~14\ = CARRY(( \sd1|fsm:byte_counter[7]~q\ ) + ( VCC ) + ( \sd1|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	cin => \sd1|Add1~38\,
	sumout => \sd1|Add1~13_sumout\,
	cout => \sd1|Add1~14\);

-- Location: MLABCELL_X28_Y36_N15
\sd1|Selector61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector61~0_combout\ = ( \sd1|Add1~13_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~13_sumout\,
	combout => \sd1|Selector61~0_combout\);

-- Location: FF_X28_Y36_N17
\sd1|fsm:byte_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector61~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[7]~q\);

-- Location: LABCELL_X32_Y35_N54
\sd1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~17_sumout\ = SUM(( \sd1|fsm:byte_counter[8]~q\ ) + ( VCC ) + ( \sd1|Add1~14\ ))
-- \sd1|Add1~18\ = CARRY(( \sd1|fsm:byte_counter[8]~q\ ) + ( VCC ) + ( \sd1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	cin => \sd1|Add1~14\,
	sumout => \sd1|Add1~17_sumout\,
	cout => \sd1|Add1~18\);

-- Location: MLABCELL_X28_Y36_N9
\sd1|Selector60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector60~0_combout\ = ( \sd1|Add1~17_sumout\ & ( \sd1|WideOr31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_WideOr31~1_combout\,
	dataf => \sd1|ALT_INV_Add1~17_sumout\,
	combout => \sd1|Selector60~0_combout\);

-- Location: FF_X28_Y36_N11
\sd1|fsm:byte_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector60~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[8]~q\);

-- Location: MLABCELL_X28_Y36_N48
\sd1|fsm:byte_counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[0]~0_combout\ = ( \sd1|Equal12~0_combout\ & ( \sd1|state.read_block_data~q\ & ( (!\sd1|Equal13~0_combout\) # (((!\sd1|fsm:byte_counter[0]~q\) # (\sd1|fsm:byte_counter[7]~q\)) # (\sd1|fsm:byte_counter[8]~q\)) ) ) ) # ( 
-- !\sd1|Equal12~0_combout\ & ( \sd1|state.read_block_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Equal13~0_combout\,
	datab => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[0]~q\,
	datad => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	datae => \sd1|ALT_INV_Equal12~0_combout\,
	dataf => \sd1|ALT_INV_state.read_block_data~q\,
	combout => \sd1|fsm:byte_counter[0]~0_combout\);

-- Location: MLABCELL_X28_Y36_N6
\sd1|Selector116~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector116~0_combout\ = ( \sd1|fsm:byte_counter[0]~0_combout\ & ( (\sd1|Equal11~0_combout\ & ((!\sd1|host_read_flag~q\ $ (!\sd1|sd_read_flag~q\)) # (\sd1|state.write_block_data~q\))) ) ) # ( !\sd1|fsm:byte_counter[0]~0_combout\ & ( 
-- (\sd1|state.write_block_data~q\ & \sd1|Equal11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000011011110000000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_host_read_flag~q\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	datad => \sd1|ALT_INV_Equal11~0_combout\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[0]~0_combout\,
	combout => \sd1|Selector116~0_combout\);

-- Location: LABCELL_X31_Y36_N24
\sd1|Selector110~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector110~0_combout\ = ( \sd1|Selector116~0_combout\ & ( (\sd1|return_state.acmd41~q\) # (\sd1|state.cmd55~q\) ) ) # ( !\sd1|Selector116~0_combout\ & ( ((\sd1|return_state.send_regreq~0_combout\ & \sd1|return_state.acmd41~q\)) # 
-- (\sd1|state.cmd55~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.cmd55~q\,
	datac => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datad => \sd1|ALT_INV_return_state.acmd41~q\,
	dataf => \sd1|ALT_INV_Selector116~0_combout\,
	combout => \sd1|Selector110~0_combout\);

-- Location: FF_X31_Y36_N26
\sd1|return_state.acmd41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector110~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.acmd41~q\);

-- Location: LABCELL_X31_Y36_N57
\sd1|Selector85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector85~0_combout\ = ( \sd1|Selector99~6_combout\ & ( (!\sd1|Selector99~5_combout\ & ((!\sd1|Selector99~4_combout\ & ((\sd1|state.acmd41~q\))) # (\sd1|Selector99~4_combout\ & (\sd1|return_state.acmd41~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.acmd41~q\,
	datab => \sd1|ALT_INV_Selector99~5_combout\,
	datac => \sd1|ALT_INV_Selector99~4_combout\,
	datad => \sd1|ALT_INV_state.acmd41~q\,
	dataf => \sd1|ALT_INV_Selector99~6_combout\,
	combout => \sd1|Selector85~0_combout\);

-- Location: FF_X31_Y36_N59
\sd1|state.acmd41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector85~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.acmd41~q\);

-- Location: LABCELL_X29_Y36_N48
\sd1|Selector111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector111~0_combout\ = ( \sd1|Selector116~0_combout\ & ( (\sd1|return_state.poll_cmd~q\) # (\sd1|state.acmd41~q\) ) ) # ( !\sd1|Selector116~0_combout\ & ( ((\sd1|return_state.send_regreq~0_combout\ & \sd1|return_state.poll_cmd~q\)) # 
-- (\sd1|state.acmd41~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.acmd41~q\,
	datac => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datad => \sd1|ALT_INV_return_state.poll_cmd~q\,
	dataf => \sd1|ALT_INV_Selector116~0_combout\,
	combout => \sd1|Selector111~0_combout\);

-- Location: FF_X29_Y36_N49
\sd1|return_state.poll_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector111~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.poll_cmd~q\);

-- Location: LABCELL_X29_Y37_N0
\sd1|Selector86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector86~0_combout\ = ( \sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & (!\sd1|Selector99~5_combout\ & \sd1|return_state.poll_cmd~q\)) ) ) # ( !\sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & (!\sd1|Selector99~5_combout\ & 
-- \sd1|state.poll_cmd~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~6_combout\,
	datab => \sd1|ALT_INV_Selector99~5_combout\,
	datac => \sd1|ALT_INV_return_state.poll_cmd~q\,
	datad => \sd1|ALT_INV_state.poll_cmd~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|Selector86~0_combout\);

-- Location: FF_X29_Y37_N2
\sd1|state.poll_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector86~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.poll_cmd~q\);

-- Location: FF_X28_Y34_N11
\sd1|recv_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(4),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(5));

-- Location: FF_X28_Y34_N20
\sd1|recv_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(5),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(6));

-- Location: FF_X31_Y37_N23
\sd1|recv_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(6),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(7));

-- Location: FF_X31_Y37_N46
\sd1|recv_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(7),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(8));

-- Location: FF_X31_Y37_N29
\sd1|recv_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(8),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(9));

-- Location: FF_X31_Y37_N52
\sd1|recv_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(9),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(10));

-- Location: FF_X31_Y37_N37
\sd1|recv_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(10),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(11));

-- Location: FF_X32_Y37_N47
\sd1|recv_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(11),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(12));

-- Location: FF_X32_Y37_N40
\sd1|recv_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(12),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(13));

-- Location: FF_X32_Y37_N5
\sd1|recv_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(13),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(14));

-- Location: FF_X32_Y37_N23
\sd1|recv_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(14),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(15));

-- Location: FF_X32_Y37_N59
\sd1|recv_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(15),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(16));

-- Location: LABCELL_X32_Y33_N27
\sd1|recv_data[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[17]~feeder_combout\ = ( \sd1|recv_data\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(16),
	combout => \sd1|recv_data[17]~feeder_combout\);

-- Location: FF_X32_Y33_N28
\sd1|recv_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[17]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(17));

-- Location: LABCELL_X32_Y33_N24
\sd1|recv_data[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[18]~feeder_combout\ = ( \sd1|recv_data\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(17),
	combout => \sd1|recv_data[18]~feeder_combout\);

-- Location: FF_X32_Y33_N26
\sd1|recv_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[18]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(18));

-- Location: LABCELL_X32_Y33_N21
\sd1|recv_data[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[19]~feeder_combout\ = ( \sd1|recv_data\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(18),
	combout => \sd1|recv_data[19]~feeder_combout\);

-- Location: FF_X32_Y33_N22
\sd1|recv_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[19]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(19));

-- Location: LABCELL_X32_Y33_N18
\sd1|recv_data[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[20]~feeder_combout\ = ( \sd1|recv_data\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(19),
	combout => \sd1|recv_data[20]~feeder_combout\);

-- Location: FF_X32_Y33_N20
\sd1|recv_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[20]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(20));

-- Location: LABCELL_X32_Y33_N15
\sd1|recv_data[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[21]~feeder_combout\ = ( \sd1|recv_data\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(20),
	combout => \sd1|recv_data[21]~feeder_combout\);

-- Location: FF_X32_Y33_N17
\sd1|recv_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[21]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(21));

-- Location: LABCELL_X32_Y33_N12
\sd1|recv_data[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[22]~feeder_combout\ = ( \sd1|recv_data\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(21),
	combout => \sd1|recv_data[22]~feeder_combout\);

-- Location: FF_X32_Y33_N14
\sd1|recv_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[22]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(22));

-- Location: LABCELL_X32_Y33_N57
\sd1|recv_data[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[23]~feeder_combout\ = ( \sd1|recv_data\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(22),
	combout => \sd1|recv_data[23]~feeder_combout\);

-- Location: FF_X32_Y33_N58
\sd1|recv_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[23]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(23));

-- Location: LABCELL_X32_Y33_N54
\sd1|recv_data[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[24]~feeder_combout\ = ( \sd1|recv_data\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(23),
	combout => \sd1|recv_data[24]~feeder_combout\);

-- Location: FF_X32_Y33_N56
\sd1|recv_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[24]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(24));

-- Location: FF_X32_Y33_N53
\sd1|recv_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(24),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(25));

-- Location: LABCELL_X32_Y33_N48
\sd1|recv_data[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[26]~feeder_combout\ = ( \sd1|recv_data\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(25),
	combout => \sd1|recv_data[26]~feeder_combout\);

-- Location: FF_X32_Y33_N50
\sd1|recv_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[26]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(26));

-- Location: LABCELL_X32_Y33_N33
\sd1|recv_data[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[27]~feeder_combout\ = ( \sd1|recv_data\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(26),
	combout => \sd1|recv_data[27]~feeder_combout\);

-- Location: FF_X32_Y33_N35
\sd1|recv_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[27]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(27));

-- Location: LABCELL_X32_Y33_N30
\sd1|recv_data[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[28]~feeder_combout\ = ( \sd1|recv_data\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(27),
	combout => \sd1|recv_data[28]~feeder_combout\);

-- Location: FF_X32_Y33_N32
\sd1|recv_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[28]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(28));

-- Location: LABCELL_X32_Y33_N39
\sd1|recv_data[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[29]~feeder_combout\ = ( \sd1|recv_data\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(28),
	combout => \sd1|recv_data[29]~feeder_combout\);

-- Location: FF_X32_Y33_N40
\sd1|recv_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[29]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(29));

-- Location: FF_X28_Y33_N59
\sd1|recv_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(29),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(30));

-- Location: FF_X28_Y33_N56
\sd1|recv_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(30),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(31));

-- Location: LABCELL_X31_Y36_N42
\sd1|Selector87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector87~0_combout\ = (!\sd1|recv_data\(0) & (((!\sd1|recv_data\(31) & \sd1|state.cardsel~q\)) # (\sd1|state.poll_cmd~q\))) # (\sd1|recv_data\(0) & (((!\sd1|recv_data\(31) & \sd1|state.cardsel~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011110010001000101111001000100010111100100010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_recv_data\(0),
	datab => \sd1|ALT_INV_state.poll_cmd~q\,
	datac => \sd1|ALT_INV_recv_data\(31),
	datad => \sd1|ALT_INV_state.cardsel~q\,
	combout => \sd1|Selector87~0_combout\);

-- Location: FF_X31_Y36_N44
\sd1|state.cmd58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector87~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd58~q\);

-- Location: LABCELL_X31_Y36_N48
\sd1|Selector113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector113~0_combout\ = ( \sd1|Selector116~0_combout\ & ( (\sd1|return_state.cardsel~q\) # (\sd1|state.cmd58~q\) ) ) # ( !\sd1|Selector116~0_combout\ & ( ((\sd1|return_state.send_regreq~0_combout\ & \sd1|return_state.cardsel~q\)) # 
-- (\sd1|state.cmd58~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.cmd58~q\,
	datac => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datad => \sd1|ALT_INV_return_state.cardsel~q\,
	dataf => \sd1|ALT_INV_Selector116~0_combout\,
	combout => \sd1|Selector113~0_combout\);

-- Location: FF_X31_Y36_N49
\sd1|return_state.cardsel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector113~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cardsel~q\);

-- Location: LABCELL_X26_Y37_N51
\sd1|Selector88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector88~0_combout\ = ( \sd1|state.cardsel~q\ & ( \sd1|Selector99~6_combout\ & ( (!\sd1|Selector99~5_combout\ & ((!\sd1|Selector99~4_combout\) # (\sd1|return_state.cardsel~q\))) ) ) ) # ( !\sd1|state.cardsel~q\ & ( \sd1|Selector99~6_combout\ & ( 
-- (\sd1|return_state.cardsel~q\ & (\sd1|Selector99~4_combout\ & !\sd1|Selector99~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.cardsel~q\,
	datac => \sd1|ALT_INV_Selector99~4_combout\,
	datad => \sd1|ALT_INV_Selector99~5_combout\,
	datae => \sd1|ALT_INV_state.cardsel~q\,
	dataf => \sd1|ALT_INV_Selector99~6_combout\,
	combout => \sd1|Selector88~0_combout\);

-- Location: FF_X26_Y37_N53
\sd1|state.cardsel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector88~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cardsel~q\);

-- Location: LABCELL_X29_Y37_N21
\sd1|WideOr37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr37~combout\ = ( !\sd1|state.cardsel~q\ & ( (!\sd1|state.poll_cmd~q\ & (!\sd1|state.idle~q\ & (!\sd1|state.write_block_wait~q\ & !\sd1|state.write_block_init~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.poll_cmd~q\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.write_block_wait~q\,
	datad => \sd1|ALT_INV_state.write_block_init~q\,
	dataf => \sd1|ALT_INV_state.cardsel~q\,
	combout => \sd1|WideOr37~combout\);

-- Location: LABCELL_X29_Y37_N24
\sd1|Selector78~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~2_combout\ = ( \sd1|state.receive_byte~q\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & \sd1|WideOr37~combout\) ) ) # ( !\sd1|state.receive_byte~q\ & ( \sd1|WideOr37~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datad => \sd1|ALT_INV_WideOr37~combout\,
	dataf => \sd1|ALT_INV_state.receive_byte~q\,
	combout => \sd1|Selector78~2_combout\);

-- Location: MLABCELL_X28_Y37_N18
\sd1|Selector75~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~2_combout\ = ( \sd1|Selector78~2_combout\ & ( (!\sd1|state.read_block_data~q\) # ((!\sd1|host_read_flag~q\ $ (\sd1|sd_read_flag~q\)) # (\sd1|bit_counter~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011101111111111101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_data~q\,
	datab => \sd1|ALT_INV_bit_counter~1_combout\,
	datac => \sd1|ALT_INV_host_read_flag~q\,
	datad => \sd1|ALT_INV_sd_read_flag~q\,
	dataf => \sd1|ALT_INV_Selector78~2_combout\,
	combout => \sd1|Selector75~2_combout\);

-- Location: FF_X34_Y37_N31
\sd1|state.send_regreq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector94~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_regreq~q\);

-- Location: FF_X31_Y36_N43
\sd1|state.cmd58~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector87~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd58~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y37_N30
\sd1|Selector94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector94~0_combout\ = ( \sd1|state.send_regreq~q\ & ( \sd1|state.cmd58~DUPLICATE_q\ ) ) # ( !\sd1|state.send_regreq~q\ & ( \sd1|state.cmd58~DUPLICATE_q\ ) ) # ( \sd1|state.send_regreq~q\ & ( !\sd1|state.cmd58~DUPLICATE_q\ & ( 
-- (!\sd1|sclk_sig~DUPLICATE_q\) # ((!\sd1|Equal10~2_combout\) # (\sd1|state.cmd8~q\)) ) ) ) # ( !\sd1|state.send_regreq~q\ & ( !\sd1|state.cmd58~DUPLICATE_q\ & ( \sd1|state.cmd8~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111011101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datab => \sd1|ALT_INV_Equal10~2_combout\,
	datad => \sd1|ALT_INV_state.cmd8~q\,
	datae => \sd1|ALT_INV_state.send_regreq~q\,
	dataf => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	combout => \sd1|Selector94~0_combout\);

-- Location: FF_X34_Y37_N32
\sd1|state.send_regreq~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector94~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_regreq~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y37_N15
\sd1|Selector95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector95~0_combout\ = ( \sd1|state.receive_ocr_wait~q\ & ( \sd1|sclk_sig~DUPLICATE_q\ ) ) # ( !\sd1|state.receive_ocr_wait~q\ & ( \sd1|sclk_sig~DUPLICATE_q\ & ( (\sd1|state.send_regreq~DUPLICATE_q\ & \sd1|Equal10~2_combout\) ) ) ) # ( 
-- \sd1|state.receive_ocr_wait~q\ & ( !\sd1|sclk_sig~DUPLICATE_q\ & ( \sdCardMISO~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sdCardMISO~input_o\,
	datab => \sd1|ALT_INV_state.send_regreq~DUPLICATE_q\,
	datac => \sd1|ALT_INV_Equal10~2_combout\,
	datae => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	dataf => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	combout => \sd1|Selector95~0_combout\);

-- Location: FF_X34_Y37_N17
\sd1|state.receive_ocr_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector95~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_ocr_wait~q\);

-- Location: MLABCELL_X34_Y37_N42
\sd1|Selector77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector77~0_combout\ = ( !\sd1|state.receive_ocr_wait~q\ & ( !\sd1|state.receive_byte_wait~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_state.receive_byte_wait~q\,
	dataf => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	combout => \sd1|Selector77~0_combout\);

-- Location: LABCELL_X32_Y37_N15
\sd1|Selector99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~0_combout\ = ( \sd1|Selector77~0_combout\ & ( !\sd1|state.read_block_wait~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_state.read_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector77~0_combout\,
	combout => \sd1|Selector99~0_combout\);

-- Location: LABCELL_X32_Y38_N21
\sd1|Selector78~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~1_combout\ = ( \sd1|sclk_sig~DUPLICATE_q\ & ( !\sd1|Selector99~0_combout\ ) ) # ( !\sd1|sclk_sig~DUPLICATE_q\ & ( (\sdCardMISO~input_o\ & !\sd1|Selector99~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_Selector99~0_combout\,
	dataf => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	combout => \sd1|Selector78~1_combout\);

-- Location: LABCELL_X29_Y38_N57
\sd1|Selector75~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~1_combout\ = ( \sd1|Equal11~0_combout\ & ( \sd1|host_write_flag~q\ & ( (!\sd1|sd_write_flag~0_combout\ & (\sd1|state.write_block_data~q\ & \sd1|sd_write_flag~q\)) ) ) ) # ( !\sd1|Equal11~0_combout\ & ( \sd1|host_write_flag~q\ & ( 
-- \sd1|state.write_block_data~q\ ) ) ) # ( \sd1|Equal11~0_combout\ & ( !\sd1|host_write_flag~q\ & ( (!\sd1|sd_write_flag~0_combout\ & (\sd1|state.write_block_data~q\ & !\sd1|sd_write_flag~q\)) ) ) ) # ( !\sd1|Equal11~0_combout\ & ( !\sd1|host_write_flag~q\ 
-- & ( \sd1|state.write_block_data~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010100000000000001111000011110000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sd_write_flag~0_combout\,
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	datad => \sd1|ALT_INV_sd_write_flag~q\,
	datae => \sd1|ALT_INV_Equal11~0_combout\,
	dataf => \sd1|ALT_INV_host_write_flag~q\,
	combout => \sd1|Selector75~1_combout\);

-- Location: LABCELL_X29_Y37_N12
\sd1|state.write_block_byte~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_byte~0_combout\ = ( \sd1|Selector99~4_combout\ & ( (\sd1|Equal11~0_combout\ & \sd1|Selector99~5_combout\) ) ) # ( !\sd1|Selector99~4_combout\ & ( (!\sd1|Selector99~5_combout\ & (((\sd1|Selector99~6_combout\ & 
-- \sd1|state.write_block_byte~q\)))) # (\sd1|Selector99~5_combout\ & (\sd1|Equal11~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Equal11~0_combout\,
	datab => \sd1|ALT_INV_Selector99~5_combout\,
	datac => \sd1|ALT_INV_Selector99~6_combout\,
	datad => \sd1|ALT_INV_state.write_block_byte~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|state.write_block_byte~0_combout\);

-- Location: FF_X29_Y37_N14
\sd1|state.write_block_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|state.write_block_byte~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_byte~q\);

-- Location: MLABCELL_X34_Y37_N3
\sd1|WideOr29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr29~0_combout\ = ( !\sd1|state.send_cmd~DUPLICATE_q\ & ( !\sd1|state.send_regreq~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sd1|ALT_INV_state.send_cmd~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_state.send_regreq~DUPLICATE_q\,
	combout => \sd1|WideOr29~0_combout\);

-- Location: LABCELL_X32_Y37_N51
\sd1|Selector99~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~1_combout\ = ( \sd1|WideOr29~0_combout\ & ( !\sd1|state.write_block_byte~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_state.write_block_byte~q\,
	dataf => \sd1|ALT_INV_WideOr29~0_combout\,
	combout => \sd1|Selector99~1_combout\);

-- Location: FF_X29_Y37_N50
\sd1|sclk_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector2~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sclk_sig~q\);

-- Location: LABCELL_X31_Y36_N51
\sd1|bit_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~0_combout\ = ( \sd1|Equal10~1_combout\ & ( (\sd1|sclk_sig~q\ & !\sd1|Equal10~0_combout\) ) ) # ( !\sd1|Equal10~1_combout\ & ( \sd1|sclk_sig~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_sclk_sig~q\,
	datad => \sd1|ALT_INV_Equal10~0_combout\,
	dataf => \sd1|ALT_INV_Equal10~1_combout\,
	combout => \sd1|bit_counter~0_combout\);

-- Location: LABCELL_X29_Y36_N51
\sd1|WideOr61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr61~0_combout\ = ( !\sd1|state.cmd8~q\ & ( (!\sd1|state.cmd0~DUPLICATE_q\ & (!\sd1|state.acmd41~q\ & (!\sd1|state.cmd55~q\ & !\sd1|state.cmd58~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datab => \sd1|ALT_INV_state.acmd41~q\,
	datac => \sd1|ALT_INV_state.cmd55~q\,
	datad => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_state.cmd8~q\,
	combout => \sd1|WideOr61~0_combout\);

-- Location: LABCELL_X29_Y38_N42
\sd1|WideOr61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr61~1_combout\ = ( \sd1|WideOr61~0_combout\ & ( \sd1|Selector104~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Selector104~0_combout\,
	datae => \sd1|ALT_INV_WideOr61~0_combout\,
	combout => \sd1|WideOr61~1_combout\);

-- Location: LABCELL_X29_Y38_N24
\sd1|Selector74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector74~0_combout\ = ( !\sd1|state.read_block_data~q\ & ( \sd1|bit_counter~1_combout\ & ( !\sd1|state.write_block_data~q\ ) ) ) # ( \sd1|state.read_block_data~q\ & ( !\sd1|bit_counter~1_combout\ & ( !\sd1|state.write_block_data~q\ ) ) ) # ( 
-- !\sd1|state.read_block_data~q\ & ( !\sd1|bit_counter~1_combout\ & ( !\sd1|state.write_block_data~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	datae => \sd1|ALT_INV_state.read_block_data~q\,
	dataf => \sd1|ALT_INV_bit_counter~1_combout\,
	combout => \sd1|Selector74~0_combout\);

-- Location: LABCELL_X31_Y37_N54
\sd1|fsm:bit_counter[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[7]~0_combout\ = ( \sd1|state.read_block_data~q\ & ( (\sd1|bit_counter~1_combout\ & \sd1|Selector99~0_combout\) ) ) # ( !\sd1|state.read_block_data~q\ & ( \sd1|Selector99~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_bit_counter~1_combout\,
	datad => \sd1|ALT_INV_Selector99~0_combout\,
	dataf => \sd1|ALT_INV_state.read_block_data~q\,
	combout => \sd1|fsm:bit_counter[7]~0_combout\);

-- Location: LABCELL_X32_Y38_N0
\sd1|Selector75~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~3_combout\ = ( \sd1|Selector77~0_combout\ & ( !\sd1|state.read_block_wait~q\ ) ) # ( !\sd1|Selector77~0_combout\ & ( (!\sdCardMISO~input_o\ & (!\sd1|sclk_sig~DUPLICATE_q\ & !\sd1|state.read_block_wait~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sdCardMISO~input_o\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datad => \sd1|ALT_INV_state.read_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector77~0_combout\,
	combout => \sd1|Selector75~3_combout\);

-- Location: LABCELL_X29_Y38_N0
\sd1|Selector78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~0_combout\ = ( \sd1|state.write_block_data~q\ & ( \sd1|host_write_flag~q\ & ( (\sd1|WideOr61~1_combout\ & ((!\sd1|Equal11~0_combout\) # ((!\sd1|sd_write_flag~0_combout\ & \sd1|sd_write_flag~q\)))) ) ) ) # ( !\sd1|state.write_block_data~q\ 
-- & ( \sd1|host_write_flag~q\ & ( \sd1|WideOr61~1_combout\ ) ) ) # ( \sd1|state.write_block_data~q\ & ( !\sd1|host_write_flag~q\ & ( (\sd1|WideOr61~1_combout\ & ((!\sd1|Equal11~0_combout\) # ((!\sd1|sd_write_flag~0_combout\ & !\sd1|sd_write_flag~q\)))) ) ) 
-- ) # ( !\sd1|state.write_block_data~q\ & ( !\sd1|host_write_flag~q\ & ( \sd1|WideOr61~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110010000000110011001100110011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sd_write_flag~0_combout\,
	datab => \sd1|ALT_INV_WideOr61~1_combout\,
	datac => \sd1|ALT_INV_sd_write_flag~q\,
	datad => \sd1|ALT_INV_Equal11~0_combout\,
	datae => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_host_write_flag~q\,
	combout => \sd1|Selector78~0_combout\);

-- Location: LABCELL_X29_Y37_N57
\sd1|Selector70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector70~0_combout\ = ( \sd1|Selector2~0_combout\ & ( (!\sd1|state.write_block_data~q\ & (!\sd1|state.write_block_wait~q\ & ((\sd1|response_mode~q\)))) # (\sd1|state.write_block_data~q\ & (((!\sd1|Equal11~0_combout\) # (\sd1|response_mode~q\)))) ) 
-- ) # ( !\sd1|Selector2~0_combout\ & ( (\sd1|state.write_block_data~q\ & ((!\sd1|Equal11~0_combout\) # (\sd1|response_mode~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101010100000101010101010000110111010101000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_data~q\,
	datab => \sd1|ALT_INV_state.write_block_wait~q\,
	datac => \sd1|ALT_INV_Equal11~0_combout\,
	datad => \sd1|ALT_INV_response_mode~q\,
	dataf => \sd1|ALT_INV_Selector2~0_combout\,
	combout => \sd1|Selector70~0_combout\);

-- Location: FF_X29_Y37_N59
\sd1|response_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector70~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|response_mode~q\);

-- Location: MLABCELL_X34_Y37_N45
\sd1|Selector76~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector76~2_combout\ = ( !\sd1|sclk_sig~DUPLICATE_q\ & ( (!\sdCardMISO~input_o\ & (((!\sd1|response_mode~q\ & \sd1|state.receive_byte_wait~q\)) # (\sd1|state.receive_ocr_wait~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010100010001000101010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sdCardMISO~input_o\,
	datab => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	datac => \sd1|ALT_INV_response_mode~q\,
	datad => \sd1|ALT_INV_state.receive_byte_wait~q\,
	dataf => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	combout => \sd1|Selector76~2_combout\);

-- Location: LABCELL_X29_Y37_N30
\sd1|Selector78~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~3_combout\ = ( \sd1|Selector78~2_combout\ & ( \sd1|WideOr31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_WideOr31~0_combout\,
	dataf => \sd1|ALT_INV_Selector78~2_combout\,
	combout => \sd1|Selector78~3_combout\);

-- Location: LABCELL_X32_Y38_N30
\sd1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~1_sumout\ = SUM(( \sd1|fsm:bit_counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \sd1|Add0~2\ = CARRY(( \sd1|fsm:bit_counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:bit_counter[0]~q\,
	cin => GND,
	sumout => \sd1|Add0~1_sumout\,
	cout => \sd1|Add0~2\);

-- Location: FF_X29_Y37_N17
\sd1|state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector81~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.init~q\);

-- Location: LABCELL_X29_Y37_N15
\sd1|Selector81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector81~0_combout\ = ( \sd1|state.rst~q\ & ( (!\sd1|Equal10~2_combout\ & \sd1|state.init~q\) ) ) # ( !\sd1|state.rst~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Equal10~2_combout\,
	datad => \sd1|ALT_INV_state.init~q\,
	dataf => \sd1|ALT_INV_state.rst~q\,
	combout => \sd1|Selector81~0_combout\);

-- Location: FF_X29_Y37_N16
\sd1|state.init~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector81~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.init~DUPLICATE_q\);

-- Location: LABCELL_X32_Y37_N6
\sd1|Selector75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~0_combout\ = ( !\sd1|Equal10~2_combout\ & ( ((\sd1|state.receive_byte~q\ & !\sd1|sclk_sig~DUPLICATE_q\)) # (\sd1|state.init~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	datab => \sd1|ALT_INV_state.receive_byte~q\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|Selector75~0_combout\);

-- Location: LABCELL_X32_Y37_N54
\sd1|Selector78~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~5_combout\ = ( \sd1|Add0~1_sumout\ & ( \sd1|Selector75~0_combout\ ) ) # ( !\sd1|Add0~1_sumout\ & ( \sd1|Selector75~0_combout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & (\sd1|response_mode~q\ & (!\sdCardMISO~input_o\ & 
-- \sd1|state.receive_byte_wait~q\))) ) ) ) # ( \sd1|Add0~1_sumout\ & ( !\sd1|Selector75~0_combout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & (\sd1|response_mode~q\ & (!\sdCardMISO~input_o\ & \sd1|state.receive_byte_wait~q\))) ) ) ) # ( !\sd1|Add0~1_sumout\ & ( 
-- !\sd1|Selector75~0_combout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & (\sd1|response_mode~q\ & (!\sdCardMISO~input_o\ & \sd1|state.receive_byte_wait~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datab => \sd1|ALT_INV_response_mode~q\,
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_state.receive_byte_wait~q\,
	datae => \sd1|ALT_INV_Add0~1_sumout\,
	dataf => \sd1|ALT_INV_Selector75~0_combout\,
	combout => \sd1|Selector78~5_combout\);

-- Location: LABCELL_X32_Y37_N12
\sd1|Selector78~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~4_combout\ = ( \sd1|Add0~1_sumout\ & ( (!\sd1|Selector99~1_combout\ & (((\sd1|fsm:bit_counter[0]~q\ & !\sd1|sclk_sig~DUPLICATE_q\)) # (\sd1|bit_counter~0_combout\))) ) ) # ( !\sd1|Add0~1_sumout\ & ( (!\sd1|Selector99~1_combout\ & 
-- (\sd1|fsm:bit_counter[0]~q\ & !\sd1|sclk_sig~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000101010100010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~1_combout\,
	datab => \sd1|ALT_INV_fsm:bit_counter[0]~q\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datad => \sd1|ALT_INV_bit_counter~0_combout\,
	dataf => \sd1|ALT_INV_Add0~1_sumout\,
	combout => \sd1|Selector78~4_combout\);

-- Location: LABCELL_X31_Y37_N42
\sd1|Selector78~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~6_combout\ = ( !\sd1|Selector78~5_combout\ & ( !\sd1|Selector78~4_combout\ & ( (!\sd1|fsm:bit_counter[0]~q\) # ((\sd1|Selector78~3_combout\ & !\sd1|Selector78~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector78~3_combout\,
	datac => \sd1|ALT_INV_fsm:bit_counter[0]~q\,
	datad => \sd1|ALT_INV_Selector78~1_combout\,
	datae => \sd1|ALT_INV_Selector78~5_combout\,
	dataf => \sd1|ALT_INV_Selector78~4_combout\,
	combout => \sd1|Selector78~6_combout\);

-- Location: LABCELL_X31_Y37_N3
\sd1|Selector78~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector78~7_combout\ = ( \sd1|Selector78~0_combout\ & ( \sd1|Selector78~6_combout\ & ( (\sd1|state.read_block_data~q\ & ((!\sd1|sd_read_flag~q\ $ (\sd1|host_read_flag~q\)) # (\sd1|bit_counter~1_combout\))) ) ) ) # ( !\sd1|Selector78~0_combout\ & ( 
-- \sd1|Selector78~6_combout\ ) ) # ( \sd1|Selector78~0_combout\ & ( !\sd1|Selector78~6_combout\ ) ) # ( !\sd1|Selector78~0_combout\ & ( !\sd1|Selector78~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110100000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_data~q\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_host_read_flag~q\,
	datad => \sd1|ALT_INV_bit_counter~1_combout\,
	datae => \sd1|ALT_INV_Selector78~0_combout\,
	dataf => \sd1|ALT_INV_Selector78~6_combout\,
	combout => \sd1|Selector78~7_combout\);

-- Location: FF_X31_Y37_N5
\sd1|fsm:bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector78~7_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[0]~q\);

-- Location: LABCELL_X32_Y38_N33
\sd1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~5_sumout\ = SUM(( \sd1|fsm:bit_counter[1]~q\ ) + ( VCC ) + ( \sd1|Add0~2\ ))
-- \sd1|Add0~6\ = CARRY(( \sd1|fsm:bit_counter[1]~q\ ) + ( VCC ) + ( \sd1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:bit_counter[1]~q\,
	cin => \sd1|Add0~2\,
	sumout => \sd1|Add0~5_sumout\,
	cout => \sd1|Add0~6\);

-- Location: LABCELL_X32_Y38_N36
\sd1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~9_sumout\ = SUM(( \sd1|fsm:bit_counter[2]~q\ ) + ( VCC ) + ( \sd1|Add0~6\ ))
-- \sd1|Add0~10\ = CARRY(( \sd1|fsm:bit_counter[2]~q\ ) + ( VCC ) + ( \sd1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:bit_counter[2]~q\,
	cin => \sd1|Add0~6\,
	sumout => \sd1|Add0~9_sumout\,
	cout => \sd1|Add0~10\);

-- Location: LABCELL_X32_Y37_N0
\sd1|Selector76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector76~0_combout\ = ( \sd1|sclk_sig~DUPLICATE_q\ & ( \sd1|Selector78~3_combout\ & ( (!\sd1|state.read_block_wait~q\ & (!\sd1|state.receive_byte_wait~q\ & !\sd1|state.receive_ocr_wait~q\)) ) ) ) # ( !\sd1|sclk_sig~DUPLICATE_q\ & ( 
-- \sd1|Selector78~3_combout\ & ( (!\sd1|state.receive_ocr_wait~q\ & ((!\sdCardMISO~input_o\) # ((!\sd1|state.read_block_wait~q\ & !\sd1|state.receive_byte_wait~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_wait~q\,
	datab => \sd1|ALT_INV_state.receive_byte_wait~q\,
	datac => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	datad => \ALT_INV_sdCardMISO~input_o\,
	datae => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Selector78~3_combout\,
	combout => \sd1|Selector76~0_combout\);

-- Location: LABCELL_X32_Y37_N30
\sd1|Selector76~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector76~1_combout\ = ( \sd1|Add0~9_sumout\ & ( (!\sd1|Selector99~1_combout\ & (((!\sd1|sclk_sig~DUPLICATE_q\ & \sd1|fsm:bit_counter[2]~q\)) # (\sd1|bit_counter~0_combout\))) ) ) # ( !\sd1|Add0~9_sumout\ & ( (!\sd1|Selector99~1_combout\ & 
-- (!\sd1|sclk_sig~DUPLICATE_q\ & \sd1|fsm:bit_counter[2]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000101010100000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~1_combout\,
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \sd1|ALT_INV_fsm:bit_counter[2]~q\,
	datad => \sd1|ALT_INV_bit_counter~0_combout\,
	dataf => \sd1|ALT_INV_Add0~9_sumout\,
	combout => \sd1|Selector76~1_combout\);

-- Location: LABCELL_X32_Y37_N18
\sd1|Selector76~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector76~3_combout\ = ( \sd1|Selector76~0_combout\ & ( !\sd1|Selector76~1_combout\ & ( (!\sd1|Selector76~2_combout\ & ((!\sd1|Add0~9_sumout\) # (!\sd1|Selector75~0_combout\))) ) ) ) # ( !\sd1|Selector76~0_combout\ & ( !\sd1|Selector76~1_combout\ & 
-- ( (!\sd1|fsm:bit_counter[2]~q\ & (!\sd1|Selector76~2_combout\ & ((!\sd1|Add0~9_sumout\) # (!\sd1|Selector75~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000110011001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[2]~q\,
	datab => \sd1|ALT_INV_Selector76~2_combout\,
	datac => \sd1|ALT_INV_Add0~9_sumout\,
	datad => \sd1|ALT_INV_Selector75~0_combout\,
	datae => \sd1|ALT_INV_Selector76~0_combout\,
	dataf => \sd1|ALT_INV_Selector76~1_combout\,
	combout => \sd1|Selector76~3_combout\);

-- Location: LABCELL_X31_Y37_N6
\sd1|Selector76~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector76~4_combout\ = ( \sd1|Selector78~0_combout\ & ( \sd1|Selector76~3_combout\ & ( (\sd1|state.read_block_data~q\ & ((!\sd1|sd_read_flag~q\ $ (\sd1|host_read_flag~q\)) # (\sd1|bit_counter~1_combout\))) ) ) ) # ( !\sd1|Selector78~0_combout\ & ( 
-- \sd1|Selector76~3_combout\ ) ) # ( \sd1|Selector78~0_combout\ & ( !\sd1|Selector76~3_combout\ ) ) # ( !\sd1|Selector78~0_combout\ & ( !\sd1|Selector76~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000110100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_bit_counter~1_combout\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_state.read_block_data~q\,
	datad => \sd1|ALT_INV_host_read_flag~q\,
	datae => \sd1|ALT_INV_Selector78~0_combout\,
	dataf => \sd1|ALT_INV_Selector76~3_combout\,
	combout => \sd1|Selector76~4_combout\);

-- Location: FF_X31_Y37_N8
\sd1|fsm:bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector76~4_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[2]~q\);

-- Location: LABCELL_X32_Y38_N39
\sd1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~13_sumout\ = SUM(( \sd1|fsm:bit_counter[3]~q\ ) + ( VCC ) + ( \sd1|Add0~10\ ))
-- \sd1|Add0~14\ = CARRY(( \sd1|fsm:bit_counter[3]~q\ ) + ( VCC ) + ( \sd1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_fsm:bit_counter[3]~q\,
	cin => \sd1|Add0~10\,
	sumout => \sd1|Add0~13_sumout\,
	cout => \sd1|Add0~14\);

-- Location: LABCELL_X32_Y38_N27
\sd1|Selector75~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~4_combout\ = ( \sd1|fsm:bit_counter[3]~q\ & ( (!\sd1|Selector99~1_combout\ & ((!\sd1|sclk_sig~DUPLICATE_q\) # ((\sd1|Add0~13_sumout\ & \sd1|bit_counter~0_combout\)))) ) ) # ( !\sd1|fsm:bit_counter[3]~q\ & ( (\sd1|Add0~13_sumout\ & 
-- (\sd1|bit_counter~0_combout\ & !\sd1|Selector99~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000010101011000000001010101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datab => \sd1|ALT_INV_Add0~13_sumout\,
	datac => \sd1|ALT_INV_bit_counter~0_combout\,
	datad => \sd1|ALT_INV_Selector99~1_combout\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[3]~q\,
	combout => \sd1|Selector75~4_combout\);

-- Location: LABCELL_X32_Y38_N24
\sd1|Selector75~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~5_combout\ = ( \sd1|Selector75~0_combout\ & ( ((!\sd1|sclk_sig~DUPLICATE_q\ & (!\sdCardMISO~input_o\ & \sd1|state.read_block_wait~q\))) # (\sd1|Add0~13_sumout\) ) ) # ( !\sd1|Selector75~0_combout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & 
-- (!\sdCardMISO~input_o\ & \sd1|state.read_block_wait~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000110011101100110011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datab => \sd1|ALT_INV_Add0~13_sumout\,
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_state.read_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector75~0_combout\,
	combout => \sd1|Selector75~5_combout\);

-- Location: LABCELL_X32_Y38_N12
\sd1|Selector75~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector75~6_combout\ = ( \sd1|fsm:bit_counter[3]~q\ & ( \sd1|Selector75~5_combout\ ) ) # ( !\sd1|fsm:bit_counter[3]~q\ & ( \sd1|Selector75~5_combout\ ) ) # ( \sd1|fsm:bit_counter[3]~q\ & ( !\sd1|Selector75~5_combout\ & ( 
-- (!\sd1|Selector75~2_combout\) # ((!\sd1|Selector75~3_combout\) # ((\sd1|Selector75~1_combout\) # (\sd1|Selector75~4_combout\))) ) ) ) # ( !\sd1|fsm:bit_counter[3]~q\ & ( !\sd1|Selector75~5_combout\ & ( \sd1|Selector75~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector75~2_combout\,
	datab => \sd1|ALT_INV_Selector75~3_combout\,
	datac => \sd1|ALT_INV_Selector75~4_combout\,
	datad => \sd1|ALT_INV_Selector75~1_combout\,
	datae => \sd1|ALT_INV_fsm:bit_counter[3]~q\,
	dataf => \sd1|ALT_INV_Selector75~5_combout\,
	combout => \sd1|Selector75~6_combout\);

-- Location: FF_X32_Y38_N14
\sd1|fsm:bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector75~6_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[3]~q\);

-- Location: LABCELL_X32_Y38_N42
\sd1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~17_sumout\ = SUM(( \sd1|fsm:bit_counter[4]~q\ ) + ( VCC ) + ( \sd1|Add0~14\ ))
-- \sd1|Add0~18\ = CARRY(( \sd1|fsm:bit_counter[4]~q\ ) + ( VCC ) + ( \sd1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:bit_counter[4]~q\,
	cin => \sd1|Add0~14\,
	sumout => \sd1|Add0~17_sumout\,
	cout => \sd1|Add0~18\);

-- Location: LABCELL_X31_Y38_N3
\sd1|Selector74~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector74~1_combout\ = ( \sd1|fsm:bit_counter[7]~0_combout\ & ( \sd1|Add0~17_sumout\ & ( (\sd1|Selector74~0_combout\ & ((!\sd1|WideOr61~1_combout\) # (\sd1|state.rst~q\))) ) ) ) # ( !\sd1|fsm:bit_counter[7]~0_combout\ & ( \sd1|Add0~17_sumout\ & ( 
-- (!\sd1|WideOr61~1_combout\ & \sd1|Selector74~0_combout\) ) ) ) # ( \sd1|fsm:bit_counter[7]~0_combout\ & ( !\sd1|Add0~17_sumout\ & ( (!\sd1|WideOr61~1_combout\ & \sd1|Selector74~0_combout\) ) ) ) # ( !\sd1|fsm:bit_counter[7]~0_combout\ & ( 
-- !\sd1|Add0~17_sumout\ & ( (!\sd1|WideOr61~1_combout\ & \sd1|Selector74~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr61~1_combout\,
	datab => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_Selector74~0_combout\,
	datae => \sd1|ALT_INV_fsm:bit_counter[7]~0_combout\,
	dataf => \sd1|ALT_INV_Add0~17_sumout\,
	combout => \sd1|Selector74~1_combout\);

-- Location: LABCELL_X31_Y38_N36
\sd1|fsm:bit_counter[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~2_combout\ = ( \sd1|Equal10~1_combout\ & ( \sd1|Equal10~0_combout\ & ( (!\sd1|state.write_block_byte~q\ & (!\sd1|state.send_regreq~q\ & !\sd1|state.receive_byte~q\)) ) ) ) # ( !\sd1|Equal10~1_combout\ & ( \sd1|Equal10~0_combout\ & 
-- ( (!\sd1|state.receive_byte~q\ & (((!\sd1|state.write_block_byte~q\ & !\sd1|state.send_regreq~q\)) # (\sd1|sclk_sig~DUPLICATE_q\))) # (\sd1|state.receive_byte~q\ & (((!\sd1|sclk_sig~DUPLICATE_q\)))) ) ) ) # ( \sd1|Equal10~1_combout\ & ( 
-- !\sd1|Equal10~0_combout\ & ( (!\sd1|state.receive_byte~q\ & (((!\sd1|state.write_block_byte~q\ & !\sd1|state.send_regreq~q\)) # (\sd1|sclk_sig~DUPLICATE_q\))) # (\sd1|state.receive_byte~q\ & (((!\sd1|sclk_sig~DUPLICATE_q\)))) ) ) ) # ( 
-- !\sd1|Equal10~1_combout\ & ( !\sd1|Equal10~0_combout\ & ( (!\sd1|state.receive_byte~q\ & (((!\sd1|state.write_block_byte~q\ & !\sd1|state.send_regreq~q\)) # (\sd1|sclk_sig~DUPLICATE_q\))) # (\sd1|state.receive_byte~q\ & (((!\sd1|sclk_sig~DUPLICATE_q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111110000100011111111000010001111111100001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datab => \sd1|ALT_INV_state.send_regreq~q\,
	datac => \sd1|ALT_INV_state.receive_byte~q\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datae => \sd1|ALT_INV_Equal10~1_combout\,
	dataf => \sd1|ALT_INV_Equal10~0_combout\,
	combout => \sd1|fsm:bit_counter[4]~2_combout\);

-- Location: MLABCELL_X28_Y37_N6
\sd1|fsm:bit_counter[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[7]~1_combout\ = ( \sd1|host_read_flag~q\ & ( (!\sd1|state.read_block_data~q\ & (!\sdCardMISO~input_o\ & ((!\sd1|sclk_sig~DUPLICATE_q\)))) # (\sd1|state.read_block_data~q\ & (((\sd1|sd_read_flag~q\)))) ) ) # ( !\sd1|host_read_flag~q\ & 
-- ( (!\sd1|state.read_block_data~q\ & (!\sdCardMISO~input_o\ & ((!\sd1|sclk_sig~DUPLICATE_q\)))) # (\sd1|state.read_block_data~q\ & (((!\sd1|sd_read_flag~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110000001100101011000000110010100011000000111010001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sdCardMISO~input_o\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_state.read_block_data~q\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_host_read_flag~q\,
	combout => \sd1|fsm:bit_counter[7]~1_combout\);

-- Location: LABCELL_X31_Y38_N24
\sd1|fsm:bit_counter[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~3_combout\ = ( \sd1|fsm:bit_counter[4]~2_combout\ & ( \sd1|fsm:bit_counter[7]~1_combout\ & ( \sd1|WideOr37~combout\ ) ) ) # ( \sd1|fsm:bit_counter[4]~2_combout\ & ( !\sd1|fsm:bit_counter[7]~1_combout\ & ( 
-- (!\sd1|state.read_block_wait~q\ & (!\sd1|state.receive_ocr_wait~q\ & (!\sd1|state.receive_byte_wait~q\ & \sd1|WideOr37~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_wait~q\,
	datab => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	datac => \sd1|ALT_INV_state.receive_byte_wait~q\,
	datad => \sd1|ALT_INV_WideOr37~combout\,
	datae => \sd1|ALT_INV_fsm:bit_counter[4]~2_combout\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[7]~1_combout\,
	combout => \sd1|fsm:bit_counter[4]~3_combout\);

-- Location: LABCELL_X31_Y37_N24
\sd1|fsm:bit_counter[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~1_combout\ = ( \sd1|state.send_cmd~q\ & ( \sd1|Equal10~1_combout\ & ( (!\sd1|state.receive_byte~q\ $ (\sd1|sclk_sig~DUPLICATE_q\)) # (\sd1|Equal10~0_combout\) ) ) ) # ( !\sd1|state.send_cmd~q\ & ( \sd1|Equal10~1_combout\ & ( 
-- (\sd1|state.init~DUPLICATE_q\ & \sd1|Equal10~0_combout\) ) ) ) # ( \sd1|state.send_cmd~q\ & ( !\sd1|Equal10~1_combout\ & ( !\sd1|state.receive_byte~q\ $ (\sd1|sclk_sig~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000001100111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.receive_byte~q\,
	datab => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datad => \sd1|ALT_INV_Equal10~0_combout\,
	datae => \sd1|ALT_INV_state.send_cmd~q\,
	dataf => \sd1|ALT_INV_Equal10~1_combout\,
	combout => \sd1|fsm:bit_counter[4]~1_combout\);

-- Location: LABCELL_X31_Y38_N6
\sd1|fsm:bit_counter[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~4_combout\ = ( !\sd1|fsm:bit_counter[4]~1_combout\ & ( \sd1|fsm:bit_counter[4]~0_combout\ & ( (\sd1|fsm:bit_counter[4]~3_combout\ & ((!\sd1|state.read_block_data~q\) # ((\sd1|fsm:bit_counter[7]~1_combout\) # 
-- (\sd1|bit_counter~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[4]~3_combout\,
	datab => \sd1|ALT_INV_state.read_block_data~q\,
	datac => \sd1|ALT_INV_bit_counter~1_combout\,
	datad => \sd1|ALT_INV_fsm:bit_counter[7]~1_combout\,
	datae => \sd1|ALT_INV_fsm:bit_counter[4]~1_combout\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[4]~0_combout\,
	combout => \sd1|fsm:bit_counter[4]~4_combout\);

-- Location: FF_X31_Y38_N5
\sd1|fsm:bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector74~1_combout\,
	ena => \sd1|fsm:bit_counter[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[4]~q\);

-- Location: LABCELL_X32_Y38_N45
\sd1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~21_sumout\ = SUM(( \sd1|fsm:bit_counter[5]~q\ ) + ( VCC ) + ( \sd1|Add0~18\ ))
-- \sd1|Add0~22\ = CARRY(( \sd1|fsm:bit_counter[5]~q\ ) + ( VCC ) + ( \sd1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	cin => \sd1|Add0~18\,
	sumout => \sd1|Add0~21_sumout\,
	cout => \sd1|Add0~22\);

-- Location: LABCELL_X31_Y37_N18
\sd1|Selector73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~0_combout\ = ( \sd1|bit_counter~0_combout\ & ( \sd1|Add0~21_sumout\ ) ) # ( !\sd1|bit_counter~0_combout\ & ( \sd1|Add0~21_sumout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & \sd1|fsm:bit_counter[5]~q\) ) ) ) # ( \sd1|bit_counter~0_combout\ & ( 
-- !\sd1|Add0~21_sumout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & \sd1|fsm:bit_counter[5]~q\) ) ) ) # ( !\sd1|bit_counter~0_combout\ & ( !\sd1|Add0~21_sumout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & \sd1|fsm:bit_counter[5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datab => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	datae => \sd1|ALT_INV_bit_counter~0_combout\,
	dataf => \sd1|ALT_INV_Add0~21_sumout\,
	combout => \sd1|Selector73~0_combout\);

-- Location: LABCELL_X31_Y37_N57
\sd1|Selector73~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~1_combout\ = ( \sd1|host_read_flag~q\ & ( (\sd1|state.read_block_data~q\ & (((!\sd1|fsm:bit_counter[5]~q\) # (\sd1|sd_read_flag~q\)) # (\sd1|bit_counter~1_combout\))) ) ) # ( !\sd1|host_read_flag~q\ & ( (\sd1|state.read_block_data~q\ & 
-- (((!\sd1|sd_read_flag~q\) # (!\sd1|fsm:bit_counter[5]~q\)) # (\sd1|bit_counter~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000111101110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_bit_counter~1_combout\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	datad => \sd1|ALT_INV_state.read_block_data~q\,
	dataf => \sd1|ALT_INV_host_read_flag~q\,
	combout => \sd1|Selector73~1_combout\);

-- Location: LABCELL_X29_Y35_N33
\sd1|Selector73~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~2_combout\ = ( \sd1|fsm:bit_counter[5]~q\ & ( \sd1|state.write_block_data~q\ & ( (\sd1|Equal11~0_combout\ & ((!\sd1|host_write_flag~q\ $ (!\sd1|sd_write_flag~q\)) # (\sd1|sd_write_flag~0_combout\))) ) ) ) # ( !\sd1|fsm:bit_counter[5]~q\ & 
-- ( \sd1|state.write_block_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110001010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Equal11~0_combout\,
	datab => \sd1|ALT_INV_sd_write_flag~0_combout\,
	datac => \sd1|ALT_INV_host_write_flag~q\,
	datad => \sd1|ALT_INV_sd_write_flag~q\,
	datae => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	dataf => \sd1|ALT_INV_state.write_block_data~q\,
	combout => \sd1|Selector73~2_combout\);

-- Location: LABCELL_X32_Y37_N42
\sd1|Selector73~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~3_combout\ = ( \sd1|state.init~DUPLICATE_q\ & ( \sd1|Add0~21_sumout\ & ( (!\sd1|Equal10~2_combout\ & (((!\sd1|sclk_sig~DUPLICATE_q\) # (!\sd1|state.receive_byte~q\)) # (\sd1|fsm:bit_counter[5]~q\))) ) ) ) # ( !\sd1|state.init~DUPLICATE_q\ 
-- & ( \sd1|Add0~21_sumout\ & ( (!\sd1|state.receive_byte~q\) # ((!\sd1|sclk_sig~DUPLICATE_q\ & ((!\sd1|Equal10~2_combout\))) # (\sd1|sclk_sig~DUPLICATE_q\ & (\sd1|fsm:bit_counter[5]~q\))) ) ) ) # ( !\sd1|state.init~DUPLICATE_q\ & ( !\sd1|Add0~21_sumout\ & ( 
-- (!\sd1|state.receive_byte~q\) # ((\sd1|fsm:bit_counter[5]~q\ & \sd1|sclk_sig~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001000000000000000011111111110100011111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \sd1|ALT_INV_Equal10~2_combout\,
	datad => \sd1|ALT_INV_state.receive_byte~q\,
	datae => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Add0~21_sumout\,
	combout => \sd1|Selector73~3_combout\);

-- Location: MLABCELL_X34_Y37_N18
\sd1|Selector73~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~4_combout\ = ( \sd1|state.receive_byte_wait~q\ & ( \sd1|sclk_sig~DUPLICATE_q\ & ( \sd1|fsm:bit_counter[5]~q\ ) ) ) # ( !\sd1|state.receive_byte_wait~q\ & ( \sd1|sclk_sig~DUPLICATE_q\ & ( ((!\sd1|state.read_block_wait~q\ & 
-- !\sd1|state.receive_ocr_wait~q\)) # (\sd1|fsm:bit_counter[5]~q\) ) ) ) # ( \sd1|state.receive_byte_wait~q\ & ( !\sd1|sclk_sig~DUPLICATE_q\ & ( (\sdCardMISO~input_o\ & \sd1|fsm:bit_counter[5]~q\) ) ) ) # ( !\sd1|state.receive_byte_wait~q\ & ( 
-- !\sd1|sclk_sig~DUPLICATE_q\ & ( (!\sdCardMISO~input_o\ & (!\sd1|state.read_block_wait~q\)) # (\sdCardMISO~input_o\ & (((!\sd1|state.read_block_wait~q\ & !\sd1|state.receive_ocr_wait~q\)) # (\sd1|fsm:bit_counter[5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101111000000000000111110001000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_wait~q\,
	datab => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	datae => \sd1|ALT_INV_state.receive_byte_wait~q\,
	dataf => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	combout => \sd1|Selector73~4_combout\);

-- Location: LABCELL_X31_Y37_N39
\sd1|Selector73~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~5_combout\ = ( \sd1|WideOr37~combout\ & ( \sd1|Selector73~0_combout\ & ( \sd1|Selector73~4_combout\ ) ) ) # ( !\sd1|WideOr37~combout\ & ( \sd1|Selector73~0_combout\ & ( (\sd1|fsm:bit_counter[5]~q\ & \sd1|Selector73~4_combout\) ) ) ) # ( 
-- \sd1|WideOr37~combout\ & ( !\sd1|Selector73~0_combout\ & ( (!\sd1|state.send_regreq~DUPLICATE_q\ & (!\sd1|state.write_block_byte~q\ & \sd1|Selector73~4_combout\)) ) ) ) # ( !\sd1|WideOr37~combout\ & ( !\sd1|Selector73~0_combout\ & ( 
-- (!\sd1|state.send_regreq~DUPLICATE_q\ & (!\sd1|state.write_block_byte~q\ & (\sd1|fsm:bit_counter[5]~q\ & \sd1|Selector73~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000001000100000000000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.send_regreq~DUPLICATE_q\,
	datab => \sd1|ALT_INV_state.write_block_byte~q\,
	datac => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	datad => \sd1|ALT_INV_Selector73~4_combout\,
	datae => \sd1|ALT_INV_WideOr37~combout\,
	dataf => \sd1|ALT_INV_Selector73~0_combout\,
	combout => \sd1|Selector73~5_combout\);

-- Location: LABCELL_X31_Y37_N12
\sd1|Selector73~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector73~6_combout\ = ( \sd1|Selector73~3_combout\ & ( \sd1|Selector73~5_combout\ & ( (!\sd1|Selector73~1_combout\ & (!\sd1|Selector73~2_combout\ & ((!\sd1|state.send_cmd~q\) # (\sd1|Selector73~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector73~0_combout\,
	datab => \sd1|ALT_INV_Selector73~1_combout\,
	datac => \sd1|ALT_INV_Selector73~2_combout\,
	datad => \sd1|ALT_INV_state.send_cmd~q\,
	datae => \sd1|ALT_INV_Selector73~3_combout\,
	dataf => \sd1|ALT_INV_Selector73~5_combout\,
	combout => \sd1|Selector73~6_combout\);

-- Location: FF_X31_Y37_N14
\sd1|fsm:bit_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector73~6_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[5]~q\);

-- Location: LABCELL_X32_Y38_N48
\sd1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~25_sumout\ = SUM(( \sd1|fsm:bit_counter[6]~q\ ) + ( VCC ) + ( \sd1|Add0~22\ ))
-- \sd1|Add0~26\ = CARRY(( \sd1|fsm:bit_counter[6]~q\ ) + ( VCC ) + ( \sd1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_fsm:bit_counter[6]~q\,
	cin => \sd1|Add0~22\,
	sumout => \sd1|Add0~25_sumout\,
	cout => \sd1|Add0~26\);

-- Location: LABCELL_X32_Y38_N6
\sd1|Selector72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector72~0_combout\ = ( \sd1|Add0~25_sumout\ & ( \sd1|Selector75~0_combout\ ) ) # ( !\sd1|Add0~25_sumout\ & ( \sd1|Selector75~0_combout\ & ( (\sd1|fsm:bit_counter[6]~q\ & (!\sd1|Selector99~1_combout\ & !\sd1|sclk_sig~DUPLICATE_q\)) ) ) ) # ( 
-- \sd1|Add0~25_sumout\ & ( !\sd1|Selector75~0_combout\ & ( (!\sd1|Selector99~1_combout\ & (((\sd1|fsm:bit_counter[6]~q\ & !\sd1|sclk_sig~DUPLICATE_q\)) # (\sd1|bit_counter~0_combout\))) ) ) ) # ( !\sd1|Add0~25_sumout\ & ( !\sd1|Selector75~0_combout\ & ( 
-- (\sd1|fsm:bit_counter[6]~q\ & (!\sd1|Selector99~1_combout\ & !\sd1|sclk_sig~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000001100110001000000010000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[6]~q\,
	datab => \sd1|ALT_INV_Selector99~1_combout\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datad => \sd1|ALT_INV_bit_counter~0_combout\,
	datae => \sd1|ALT_INV_Add0~25_sumout\,
	dataf => \sd1|ALT_INV_Selector75~0_combout\,
	combout => \sd1|Selector72~0_combout\);

-- Location: LABCELL_X32_Y38_N18
\sd1|Selector72~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector72~1_combout\ = ( \sd1|Selector72~0_combout\ ) # ( !\sd1|Selector72~0_combout\ & ( (\sd1|fsm:bit_counter[6]~q\ & ((!\sd1|Selector75~2_combout\) # ((\sd1|Selector75~1_combout\) # (\sd1|Selector78~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111111000000001011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector75~2_combout\,
	datab => \sd1|ALT_INV_Selector78~1_combout\,
	datac => \sd1|ALT_INV_Selector75~1_combout\,
	datad => \sd1|ALT_INV_fsm:bit_counter[6]~q\,
	dataf => \sd1|ALT_INV_Selector72~0_combout\,
	combout => \sd1|Selector72~1_combout\);

-- Location: FF_X32_Y38_N20
\sd1|fsm:bit_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector72~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[6]~q\);

-- Location: LABCELL_X32_Y38_N51
\sd1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add0~29_sumout\ = SUM(( \sd1|fsm:bit_counter[7]~q\ ) + ( VCC ) + ( \sd1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[7]~q\,
	cin => \sd1|Add0~26\,
	sumout => \sd1|Add0~29_sumout\);

-- Location: LABCELL_X31_Y38_N42
\sd1|Selector71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector71~0_combout\ = ( \sd1|Selector74~0_combout\ & ( \sd1|Add0~29_sumout\ & ( (\sd1|WideOr61~1_combout\ & ((!\sd1|state.rst~q\) # (\sd1|fsm:bit_counter[7]~0_combout\))) ) ) ) # ( \sd1|Selector74~0_combout\ & ( !\sd1|Add0~29_sumout\ & ( 
-- (\sd1|WideOr61~1_combout\ & !\sd1|state.rst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000000000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_fsm:bit_counter[7]~0_combout\,
	datac => \sd1|ALT_INV_WideOr61~1_combout\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_Selector74~0_combout\,
	dataf => \sd1|ALT_INV_Add0~29_sumout\,
	combout => \sd1|Selector71~0_combout\);

-- Location: FF_X31_Y38_N44
\sd1|fsm:bit_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector71~0_combout\,
	ena => \sd1|fsm:bit_counter[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[7]~q\);

-- Location: LABCELL_X32_Y38_N3
\sd1|Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal10~1_combout\ = ( !\sd1|fsm:bit_counter[7]~q\ & ( !\sd1|fsm:bit_counter[6]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[6]~q\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[7]~q\,
	combout => \sd1|Equal10~1_combout\);

-- Location: LABCELL_X31_Y36_N3
\sd1|fsm:bit_counter[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[7]~2_combout\ = ( \sd1|state.init~DUPLICATE_q\ & ( (\sd1|Equal10~1_combout\ & \sd1|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Equal10~1_combout\,
	datad => \sd1|ALT_INV_Equal10~0_combout\,
	dataf => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	combout => \sd1|fsm:bit_counter[7]~2_combout\);

-- Location: FF_X31_Y36_N4
\sd1|state.cmd0~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|fsm:bit_counter[7]~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd0~DUPLICATE_q\);

-- Location: LABCELL_X29_Y36_N18
\sd1|Selector108~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector108~0_combout\ = ( \sd1|state.cmd0~DUPLICATE_q\ ) # ( !\sd1|state.cmd0~DUPLICATE_q\ & ( (\sd1|return_state.cmd8~q\ & ((\sd1|Selector116~0_combout\) # (\sd1|return_state.send_regreq~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datab => \sd1|ALT_INV_Selector116~0_combout\,
	datad => \sd1|ALT_INV_return_state.cmd8~q\,
	dataf => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	combout => \sd1|Selector108~0_combout\);

-- Location: FF_X29_Y36_N19
\sd1|return_state.cmd8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector108~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cmd8~q\);

-- Location: LABCELL_X31_Y36_N0
\sd1|Selector83~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector83~0_combout\ = ( \sd1|Selector99~6_combout\ & ( (!\sd1|Selector99~5_combout\ & ((!\sd1|Selector99~4_combout\ & ((\sd1|state.cmd8~q\))) # (\sd1|Selector99~4_combout\ & (\sd1|return_state.cmd8~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.cmd8~q\,
	datab => \sd1|ALT_INV_Selector99~5_combout\,
	datac => \sd1|ALT_INV_Selector99~4_combout\,
	datad => \sd1|ALT_INV_state.cmd8~q\,
	dataf => \sd1|ALT_INV_Selector99~6_combout\,
	combout => \sd1|Selector83~0_combout\);

-- Location: FF_X31_Y36_N2
\sd1|state.cmd8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector83~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd8~q\);

-- Location: LABCELL_X29_Y36_N21
\sd1|Selector109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector109~0_combout\ = ( \sd1|state.cmd8~q\ ) # ( !\sd1|state.cmd8~q\ & ( (\sd1|return_state.cmd55~q\ & ((\sd1|Selector116~0_combout\) # (\sd1|return_state.send_regreq~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datab => \sd1|ALT_INV_Selector116~0_combout\,
	datad => \sd1|ALT_INV_return_state.cmd55~q\,
	dataf => \sd1|ALT_INV_state.cmd8~q\,
	combout => \sd1|Selector109~0_combout\);

-- Location: FF_X29_Y36_N22
\sd1|return_state.cmd55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector109~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cmd55~q\);

-- Location: LABCELL_X31_Y36_N45
\sd1|Selector84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector84~0_combout\ = ( \sd1|Selector99~4_combout\ & ( ((\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\)) # (\sd1|return_state.cmd55~q\) ) ) # ( !\sd1|Selector99~4_combout\ & ( (\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_recv_data\(0),
	datab => \sd1|ALT_INV_state.poll_cmd~q\,
	datad => \sd1|ALT_INV_return_state.cmd55~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|Selector84~0_combout\);

-- Location: FF_X31_Y36_N47
\sd1|state.cmd55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector84~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd55~q\);

-- Location: LABCELL_X26_Y36_N33
\sd1|Selector93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector93~0_combout\ = ( \sd1|Selector104~0_combout\ & ( (!\sd1|state.cmd55~q\ & (!\sd1|state.acmd41~q\ & !\sd1|state.cmd0~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000000000000000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_state.acmd41~q\,
	datad => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datae => \sd1|ALT_INV_Selector104~0_combout\,
	combout => \sd1|Selector93~0_combout\);

-- Location: MLABCELL_X34_Y37_N36
\sd1|Selector93~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector93~1_combout\ = ( \sd1|state.send_cmd~q\ & ( \sd1|Selector93~0_combout\ & ( (!\sd1|Equal10~2_combout\) # (!\sd1|sclk_sig~DUPLICATE_q\) ) ) ) # ( \sd1|state.send_cmd~q\ & ( !\sd1|Selector93~0_combout\ ) ) # ( !\sd1|state.send_cmd~q\ & ( 
-- !\sd1|Selector93~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_Equal10~2_combout\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datae => \sd1|ALT_INV_state.send_cmd~q\,
	dataf => \sd1|ALT_INV_Selector93~0_combout\,
	combout => \sd1|Selector93~1_combout\);

-- Location: FF_X34_Y37_N38
\sd1|state.send_cmd~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector93~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_cmd~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y37_N54
\sd1|Selector96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector96~0_combout\ = ( !\sd1|state.receive_byte_wait~q\ & ( (!\sd1|Equal11~0_combout\ & (((\sd1|state.send_cmd~DUPLICATE_q\ & (\sd1|Equal10~2_combout\ & \sd1|sclk_sig~DUPLICATE_q\))) # (\sd1|state.write_block_data~q\))) # (\sd1|Equal11~0_combout\ 
-- & (\sd1|state.send_cmd~DUPLICATE_q\ & (\sd1|Equal10~2_combout\ & ((\sd1|sclk_sig~DUPLICATE_q\))))) ) ) # ( \sd1|state.receive_byte_wait~q\ & ( ((((!\sd1|Equal11~0_combout\ & \sd1|state.write_block_data~q\)) # (\sd1|sclk_sig~DUPLICATE_q\)) # 
-- (\sdCardMISO~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011001100000011111100111100000101110011011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.send_cmd~DUPLICATE_q\,
	datab => \sd1|ALT_INV_Equal11~0_combout\,
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_state.write_block_data~q\,
	datae => \sd1|ALT_INV_state.receive_byte_wait~q\,
	dataf => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datag => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|Selector96~0_combout\);

-- Location: FF_X34_Y37_N56
\sd1|state.receive_byte_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector96~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_byte_wait~q\);

-- Location: MLABCELL_X34_Y37_N24
\sd1|recv_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[0]~0_combout\ = ( \sd1|state.receive_byte~q\ & ( !\sd1|sclk_sig~DUPLICATE_q\ & ( \n_reset~input_o\ ) ) ) # ( !\sd1|state.receive_byte~q\ & ( !\sd1|sclk_sig~DUPLICATE_q\ & ( (\n_reset~input_o\ & (!\sdCardMISO~input_o\ & 
-- ((\sd1|state.receive_ocr_wait~q\) # (\sd1|state.receive_byte_wait~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_reset~input_o\,
	datab => \ALT_INV_sdCardMISO~input_o\,
	datac => \sd1|ALT_INV_state.receive_byte_wait~q\,
	datad => \sd1|ALT_INV_state.receive_ocr_wait~q\,
	datae => \sd1|ALT_INV_state.receive_byte~q\,
	dataf => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	combout => \sd1|recv_data[0]~0_combout\);

-- Location: FF_X34_Y37_N50
\sd1|recv_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[0]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(0));

-- Location: FF_X28_Y34_N8
\sd1|recv_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(0),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(1));

-- Location: MLABCELL_X28_Y34_N42
\sd1|recv_data[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|recv_data[2]~feeder_combout\ = ( \sd1|recv_data\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_recv_data\(1),
	combout => \sd1|recv_data[2]~feeder_combout\);

-- Location: FF_X28_Y34_N44
\sd1|recv_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|recv_data[2]~feeder_combout\,
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(2));

-- Location: FF_X28_Y34_N29
\sd1|recv_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(2),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(3));

-- Location: FF_X28_Y34_N47
\sd1|recv_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|recv_data\(3),
	sclr => \sd1|ALT_INV_state.receive_byte~q\,
	sload => VCC,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(4));

-- Location: MLABCELL_X28_Y34_N21
\sd1|Selector143~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector143~0_combout\ = ( !\sd1|state.idle~q\ & ( \sd1|sd_read_flag~0_combout\ & ( !\sd1|state.receive_byte~q\ ) ) ) # ( \sd1|state.idle~q\ & ( !\sd1|sd_read_flag~0_combout\ & ( \sd1|state.receive_byte~q\ ) ) ) # ( !\sd1|state.idle~q\ & ( 
-- !\sd1|sd_read_flag~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010110101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.receive_byte~q\,
	datae => \sd1|ALT_INV_state.idle~q\,
	dataf => \sd1|ALT_INV_sd_read_flag~0_combout\,
	combout => \sd1|Selector143~0_combout\);

-- Location: MLABCELL_X28_Y34_N36
\sd1|Selector140~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector140~0_combout\ = ( \sd1|dout\(4) & ( \sd1|Selector144~0_combout\ & ( (\sd1|Selector143~0_combout\) # (\sd1|recv_data\(4)) ) ) ) # ( !\sd1|dout\(4) & ( \sd1|Selector144~0_combout\ & ( \sd1|recv_data\(4) ) ) ) # ( \sd1|dout\(4) & ( 
-- !\sd1|Selector144~0_combout\ & ( \sd1|Selector143~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_recv_data\(4),
	datac => \sd1|ALT_INV_Selector143~0_combout\,
	datae => \sd1|ALT_INV_dout\(4),
	dataf => \sd1|ALT_INV_Selector144~0_combout\,
	combout => \sd1|Selector140~0_combout\);

-- Location: FF_X28_Y34_N37
\sd1|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector140~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(4));

-- Location: MLABCELL_X13_Y32_N9
\cpu1|u0|mcode|Mux242~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~4_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|mcode|Mux242~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux242~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux242~4_combout\);

-- Location: MLABCELL_X13_Y32_N30
\cpu1|u0|mcode|Mux242~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~6_combout\ = ( \cpu1|u0|mcode|Mux88~0_combout\ & ( (!\cpu1|u0|IR\(1) & (((!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux92~0_combout\)))) # (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000111011001110000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	combout => \cpu1|u0|mcode|Mux242~6_combout\);

-- Location: MLABCELL_X13_Y32_N42
\cpu1|u0|mcode|Mux242~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~1_combout\ = ( \cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & \cpu1|u0|MCycle[2]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|MCycle[0]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & 
-- !\cpu1|u0|MCycle[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux242~1_combout\);

-- Location: MLABCELL_X13_Y32_N48
\cpu1|u0|mcode|Mux242~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~2_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux57~2_combout\ & ( \cpu1|u0|IR\(1) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IntCycle~DUPLICATE_q\ & (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & 
-- \cpu1|u0|mcode|Mux242~1_combout\))) ) ) ) # ( !\cpu1|u0|IR\(5) & ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IntCycle~DUPLICATE_q\ & (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & \cpu1|u0|mcode|Mux242~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|mcode|ALT_INV_Mux242~1_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux242~2_combout\);

-- Location: MLABCELL_X13_Y32_N6
\cpu1|u0|mcode|Mux242~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~3_combout\ = ( !\cpu1|u0|IR\(6) & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux242~2_combout\ & !\cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux242~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux242~3_combout\);

-- Location: MLABCELL_X13_Y32_N15
\cpu1|u0|mcode|Mux242~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux242~5_combout\ = ( \cpu1|u0|mcode|Mux88~0_combout\ & ( (!\cpu1|u0|IR\(1) & (((!\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux92~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000111000101110000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	combout => \cpu1|u0|mcode|Mux242~5_combout\);

-- Location: MLABCELL_X13_Y32_N24
\cpu1|u0|mcode|Mux80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux80~0_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux242~5_combout\ & ( (!\cpu1|u0|IR\(3)) # (\cpu1|u0|mcode|Mux242~6_combout\) ) ) ) # ( !\cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux242~5_combout\ & ( (!\cpu1|u0|IR\(3) & 
-- ((\cpu1|u0|mcode|Mux242~3_combout\))) # (\cpu1|u0|IR\(3) & (\cpu1|u0|mcode|Mux242~4_combout\)) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux242~5_combout\ & ( (\cpu1|u0|IR\(3) & \cpu1|u0|mcode|Mux242~6_combout\) ) ) ) # ( !\cpu1|u0|IR\(7) & ( 
-- !\cpu1|u0|mcode|Mux242~5_combout\ & ( (!\cpu1|u0|IR\(3) & ((\cpu1|u0|mcode|Mux242~3_combout\))) # (\cpu1|u0|IR\(3) & (\cpu1|u0|mcode|Mux242~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|mcode|ALT_INV_Mux242~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux242~6_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux242~3_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux242~5_combout\,
	combout => \cpu1|u0|mcode|Mux80~0_combout\);

-- Location: MLABCELL_X13_Y34_N12
\cpu1|u0|mcode|Mux264~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux264~0_combout\ = ( \cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(7) & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & !\cpu1|u0|IR\(1)))) ) ) # ( !\cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(7) & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & 
-- \cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux264~0_combout\);

-- Location: LABCELL_X17_Y34_N33
\cpu1|u0|TmpAddr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~5_combout\ = ( \cpu1|u0|mcode|Mux88~0_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & (((\cpu1|u0|mcode|Mux80~0_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) # (\cpu1|u0|mcode|Mux264~0_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux88~0_combout\ & ( 
-- (\cpu1|u0|mcode|Mux80~0_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|Equal57~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000011110000000100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux80~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux264~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	combout => \cpu1|u0|TmpAddr~5_combout\);

-- Location: LABCELL_X17_Y34_N57
\cpu1|u0|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~7_combout\ = ( \cpu1|u0|mcode|Mux57~0_combout\ & ( \cpu1|u0|Equal57~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	combout => \cpu1|u0|process_0~7_combout\);

-- Location: FF_X12_Y38_N10
\cpu1|u0|Regs|RegsL[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][4]~q\);

-- Location: FF_X9_Y37_N47
\cpu1|u0|Regs|RegsL[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][4]~q\);

-- Location: FF_X9_Y37_N41
\cpu1|u0|Regs|RegsL[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][4]~q\);

-- Location: FF_X9_Y38_N50
\cpu1|u0|Regs|RegsL[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[4]~6_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][4]~q\);

-- Location: MLABCELL_X9_Y37_N39
\cpu1|u0|Regs|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux11~1_combout\ = ( \cpu1|u0|Regs|RegsL[0][4]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\) # ((\cpu1|u0|Regs|RegsL[1][4]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsL[3][4]~q\)))) ) ) 
-- # ( !\cpu1|u0|Regs|RegsL[0][4]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][4]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsL[3][4]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[3][4]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][4]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][4]~q\,
	combout => \cpu1|u0|Regs|Mux11~1_combout\);

-- Location: FF_X12_Y38_N1
\cpu1|u0|Regs|RegsL[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][4]~q\);

-- Location: FF_X9_Y38_N14
\cpu1|u0|Regs|RegsL[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][4]~q\);

-- Location: FF_X10_Y38_N35
\cpu1|u0|Regs|RegsL[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][4]~q\);

-- Location: FF_X9_Y38_N25
\cpu1|u0|Regs|RegsL[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][4]~q\);

-- Location: MLABCELL_X9_Y38_N24
\cpu1|u0|Regs|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux11~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][4]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[6][4]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][4]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[6][4]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][4]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[4][4]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (\cpu1|u0|Regs|RegsL[5][4]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][4]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[4][4]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[5][4]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[5][4]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[6][4]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[4][4]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][4]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux11~0_combout\);

-- Location: LABCELL_X7_Y37_N42
\cpu1|u0|Regs|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux11~2_combout\ = ( \cpu1|u0|Regs|Mux11~1_combout\ & ( \cpu1|u0|Regs|Mux11~0_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\) # (((\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[2][4]~q\)) # (\cpu1|u0|RegAddrA[2]~8_combout\)) ) ) ) 
-- # ( !\cpu1|u0|Regs|Mux11~1_combout\ & ( \cpu1|u0|Regs|Mux11~0_combout\ & ( ((\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[2][4]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux11~1_combout\ & ( !\cpu1|u0|Regs|Mux11~0_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & ((!\cpu1|u0|RegAddrA[1]~3_combout\) # ((\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[2][4]~q\)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux11~1_combout\ & ( !\cpu1|u0|Regs|Mux11~0_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[2]~8_combout\ & (\cpu1|u0|Regs|RegsL[2][4]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000100011001100110000110111001100111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[2][4]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux11~1_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux11~0_combout\,
	combout => \cpu1|u0|Regs|Mux11~2_combout\);

-- Location: FF_X7_Y37_N43
\cpu1|u0|RegBusA_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(4));

-- Location: MLABCELL_X9_Y38_N12
\cpu1|u0|Regs|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux27~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][4]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsL[4][4]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][4]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[4][4]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][4]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[5][4]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- (\cpu1|u0|Regs|RegsL[7][4]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][4]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[5][4]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[7][4]~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[4][4]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[7][4]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[5][4]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][4]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux27~0_combout\);

-- Location: MLABCELL_X9_Y37_N45
\cpu1|u0|Regs|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux27~1_combout\ = ( \cpu1|u0|Regs|RegsL[0][4]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[1][4]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][4]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[0][4]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[1][4]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][4]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[1][4]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][4]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][4]~q\,
	combout => \cpu1|u0|Regs|Mux27~1_combout\);

-- Location: LABCELL_X12_Y38_N9
\cpu1|u0|Regs|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux27~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][4]~q\ & ( \cpu1|u0|Regs|Mux27~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux27~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][4]~q\ & ( \cpu1|u0|Regs|Mux27~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((!\cpu1|u0|Regs|Mux30~0_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux27~0_combout\)) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][4]~q\ & ( !\cpu1|u0|Regs|Mux27~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux30~0_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux27~0_combout\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][4]~q\ & ( !\cpu1|u0|Regs|Mux27~1_combout\ & ( (\cpu1|u0|Regs|Mux27~0_combout\ 
-- & \cpu1|u0|RegAddrB[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011101110111011101000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux27~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][4]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux27~1_combout\,
	combout => \cpu1|u0|Regs|Mux27~2_combout\);

-- Location: FF_X7_Y37_N7
\cpu1|u0|RegBusA_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(3));

-- Location: LABCELL_X12_Y38_N39
\cpu1|u0|Regs|RegsL[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][3]~feeder_combout\ = ( \cpu1|u0|RegDIL[3]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[3]~5_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][3]~feeder_combout\);

-- Location: FF_X12_Y38_N40
\cpu1|u0|Regs|RegsL[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][3]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][3]~q\);

-- Location: FF_X10_Y38_N38
\cpu1|u0|Regs|RegsL[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][3]~q\);

-- Location: FF_X10_Y38_N59
\cpu1|u0|Regs|RegsL[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][3]~q\);

-- Location: FF_X10_Y38_N2
\cpu1|u0|Regs|RegsL[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][3]~q\);

-- Location: LABCELL_X10_Y38_N0
\cpu1|u0|Regs|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux28~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][3]~q\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( (\cpu1|u0|Regs|RegsL[7][3]~q\) # (\cpu1|u0|RegAddrB[0]~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][3]~q\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[0]~0_combout\ & \cpu1|u0|Regs|RegsL[7][3]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][3]~q\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[5][3]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[4][3]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][3]~q\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[5][3]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsL[4][3]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][3]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[4][3]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[7][3]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][3]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	combout => \cpu1|u0|Regs|Mux28~0_combout\);

-- Location: FF_X9_Y37_N56
\cpu1|u0|Regs|RegsL[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][3]~q\);

-- Location: FF_X9_Y37_N26
\cpu1|u0|Regs|RegsL[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][3]~q\);

-- Location: FF_X9_Y38_N8
\cpu1|u0|Regs|RegsL[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[3]~5_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][3]~q\);

-- Location: MLABCELL_X9_Y37_N24
\cpu1|u0|Regs|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux28~1_combout\ = ( \cpu1|u0|Regs|RegsL[0][3]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[1][3]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][3]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[0][3]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[1][3]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[1][3]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][3]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][3]~q\,
	combout => \cpu1|u0|Regs|Mux28~1_combout\);

-- Location: LABCELL_X12_Y38_N42
\cpu1|u0|Regs|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux28~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][3]~q\ & ( \cpu1|u0|Regs|Mux28~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux28~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][3]~q\ & ( \cpu1|u0|Regs|Mux28~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (!\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux28~0_combout\))) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][3]~q\ & ( !\cpu1|u0|Regs|Mux28~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux28~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][3]~q\ & ( !\cpu1|u0|Regs|Mux28~1_combout\ & ( (\cpu1|u0|Regs|Mux28~0_combout\ 
-- & \cpu1|u0|RegAddrB[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001110100011101000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux28~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][3]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux28~1_combout\,
	combout => \cpu1|u0|Regs|Mux28~2_combout\);

-- Location: LABCELL_X7_Y33_N42
\cpu1|u0|mcode|Set_BusB_To[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ = ( \cpu1|u0|mcode|Equal8~0_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (\cpu1|u0|mcode|Mux131~0_combout\ & !\cpu1|u0|IR\(0)) ) ) ) # ( !\cpu1|u0|mcode|Equal8~0_combout\ & ( 
-- \cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (\cpu1|u0|mcode|Mux131~0_combout\ & !\cpu1|u0|IR\(0)) ) ) ) # ( \cpu1|u0|mcode|Equal8~0_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( !\cpu1|u0|IR\(0) ) ) ) # ( !\cpu1|u0|mcode|Equal8~0_combout\ & 
-- ( !\cpu1|u0|mcode|Set_BusB_To[0]~0_combout\ & ( (!\cpu1|u0|mcode|Mux131~0_combout\) # (!\cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111100001111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~0_combout\,
	combout => \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\);

-- Location: MLABCELL_X13_Y36_N42
\cpu1|u0|SP~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~1_combout\ = ( !\cpu1|u0|Read_To_Reg_r\(1) & ( (!\cpu1|u0|Read_To_Reg_r\(0) & (\cpu1|u0|Read_To_Reg_r\(3) & (\cpu1|u0|SP~0_combout\ & !\cpu1|u0|Read_To_Reg_r\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	datab => \cpu1|u0|ALT_INV_Read_To_Reg_r\(3),
	datac => \cpu1|u0|ALT_INV_SP~0_combout\,
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(2),
	dataf => \cpu1|u0|ALT_INV_Read_To_Reg_r\(1),
	combout => \cpu1|u0|SP~1_combout\);

-- Location: FF_X9_Y37_N1
\cpu1|u0|Regs|RegsL_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(11));

-- Location: FF_X9_Y37_N50
\cpu1|u0|Regs|RegsL[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][2]~q\);

-- Location: FF_X9_Y37_N44
\cpu1|u0|Regs|RegsL[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][2]~q\);

-- Location: FF_X9_Y38_N38
\cpu1|u0|Regs|RegsL[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[2]~4_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][2]~q\);

-- Location: MLABCELL_X9_Y37_N42
\cpu1|u0|Regs|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux29~1_combout\ = ( \cpu1|u0|Regs|RegsL[0][2]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[1][2]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][2]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[0][2]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[1][2]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[1][2]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[0][2]~q\,
	combout => \cpu1|u0|Regs|Mux29~1_combout\);

-- Location: FF_X12_Y37_N52
\cpu1|u0|Regs|RegsL[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][2]~q\);

-- Location: FF_X12_Y38_N4
\cpu1|u0|Regs|RegsL[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][2]~q\);

-- Location: FF_X10_Y38_N53
\cpu1|u0|Regs|RegsL[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][2]~q\);

-- Location: FF_X9_Y38_N2
\cpu1|u0|Regs|RegsL[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][2]~q\);

-- Location: FF_X9_Y38_N32
\cpu1|u0|Regs|RegsL[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][2]~q\);

-- Location: MLABCELL_X9_Y38_N0
\cpu1|u0|Regs|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux29~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][2]~q\ & ( \cpu1|u0|Regs|RegsL[7][2]~q\ & ( ((!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[5][2]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsL[4][2]~q\)))) # 
-- (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][2]~q\ & ( \cpu1|u0|Regs|RegsL[7][2]~q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (((\cpu1|u0|RegAddrB[1]~1_combout\)) # (\cpu1|u0|Regs|RegsL[5][2]~q\))) # (\cpu1|u0|RegAddrB[0]~0_combout\ & 
-- (((\cpu1|u0|Regs|RegsL[4][2]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][2]~q\ & ( !\cpu1|u0|Regs|RegsL[7][2]~q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[5][2]~q\ & ((!\cpu1|u0|RegAddrB[1]~1_combout\)))) 
-- # (\cpu1|u0|RegAddrB[0]~0_combout\ & (((\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsL[4][2]~q\)))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][2]~q\ & ( !\cpu1|u0|Regs|RegsL[7][2]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- ((!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[5][2]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsL[4][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][2]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[4][2]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[7][2]~q\,
	combout => \cpu1|u0|Regs|Mux29~0_combout\);

-- Location: LABCELL_X12_Y37_N51
\cpu1|u0|Regs|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux29~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][2]~q\ & ( \cpu1|u0|Regs|Mux29~0_combout\ & ( ((\cpu1|u0|Regs|Mux29~1_combout\) # (\cpu1|u0|RegAddrB[2]~2_combout\)) # (\cpu1|u0|Regs|Mux30~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][2]~q\ & ( 
-- \cpu1|u0|Regs|Mux29~0_combout\ & ( ((!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux29~1_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][2]~q\ & ( !\cpu1|u0|Regs|Mux29~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- ((\cpu1|u0|Regs|Mux29~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][2]~q\ & ( !\cpu1|u0|Regs|Mux29~0_combout\ & ( (!\cpu1|u0|Regs|Mux30~0_combout\ & (!\cpu1|u0|RegAddrB[2]~2_combout\ & \cpu1|u0|Regs|Mux29~1_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010011000100110000111011001110110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux29~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux29~0_combout\,
	combout => \cpu1|u0|Regs|Mux29~2_combout\);

-- Location: MLABCELL_X9_Y38_N30
\cpu1|u0|Regs|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux13~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][2]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[6][2]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][2]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[6][2]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][2]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[4][2]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (\cpu1|u0|Regs|RegsL[5][2]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][2]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[4][2]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[5][2]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[6][2]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][2]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[4][2]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][2]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux13~0_combout\);

-- Location: MLABCELL_X9_Y37_N48
\cpu1|u0|Regs|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux13~1_combout\ = ( \cpu1|u0|Regs|RegsL[3][2]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][2]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][2]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[3][2]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][2]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][2]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[3][2]~q\,
	combout => \cpu1|u0|Regs|Mux13~1_combout\);

-- Location: LABCELL_X6_Y37_N54
\cpu1|u0|Regs|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux13~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][2]~q\ & ( \cpu1|u0|Regs|Mux13~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\) # (\cpu1|u0|Regs|Mux13~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][2]~q\ & ( \cpu1|u0|Regs|Mux13~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\)) # (\cpu1|u0|RegAddrA[0]~10_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\ & (((\cpu1|u0|Regs|Mux13~0_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][2]~q\ & ( 
-- !\cpu1|u0|Regs|Mux13~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|RegAddrA[1]~3_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\ & (((\cpu1|u0|Regs|Mux13~0_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[2][2]~q\ & ( !\cpu1|u0|Regs|Mux13~1_combout\ & ( (\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|Regs|Mux13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001000000010111111010000110111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux13~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux13~1_combout\,
	combout => \cpu1|u0|Regs|Mux13~2_combout\);

-- Location: FF_X6_Y37_N55
\cpu1|u0|RegBusA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(2));

-- Location: FF_X7_Y36_N50
\cpu1|u0|RegBusA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(0));

-- Location: LABCELL_X21_Y33_N36
\io1|dataOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|dataOut~0_combout\ = ( \io1|Equal0~1_combout\ & ( (!\cpu1|u0|A\(0) & ((!\io1|Equal0~0_combout\))) # (\cpu1|u0|A\(0) & (\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\)) ) ) # ( !\io1|Equal0~1_combout\ & ( (!\cpu1|u0|A\(0)) # 
-- (\io1|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111000000111100111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \io1|ALT_INV_Equal0~0_combout\,
	dataf => \io1|ALT_INV_Equal0~1_combout\,
	combout => \io1|dataOut~0_combout\);

-- Location: FF_X21_Y33_N38
\io1|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	d => \io1|dataOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(0));

-- Location: LABCELL_X21_Y36_N39
\io4|dataOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut~0_combout\ = ( \io4|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (!\io4|Equal0~1_combout\) # ((!\io4|Equal0~0_combout\) # (\cpu1|u0|A\(0))) ) ) # ( !\io4|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\cpu1|u0|A\(0) & ((!\io4|Equal0~1_combout\) # (!\io4|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal0~1_combout\,
	datab => \io4|ALT_INV_Equal0~0_combout\,
	datad => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \io4|dataOut~0_combout\);

-- Location: FF_X21_Y36_N41
\io4|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(0));

-- Location: FF_X25_Y31_N1
\io2|kbBuffer~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|ps2ConvertedByte\(0),
	sload => VCC,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~13_q\);

-- Location: MLABCELL_X23_Y31_N48
\io2|dataOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~0_combout\ = ( \cpu1|u0|A\(0) & ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\io2|kbBuffer~13_q\) # (\io2|kbBuffer~12_q\) ) ) ) # ( !\cpu1|u0|A\(0) & ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\io2|Equal7~1_combout\) # (\io2|Equal7~0_combout\) ) ) ) # ( \cpu1|u0|A\(0) & ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (!\io2|kbBuffer~12_q\ & \io2|kbBuffer~13_q\) ) ) ) # ( !\cpu1|u0|A\(0) & ( 
-- !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (!\io2|Equal7~1_combout\) # (\io2|Equal7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000001100110010101111101011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal7~1_combout\,
	datab => \io2|ALT_INV_kbBuffer~12_q\,
	datac => \io2|ALT_INV_Equal7~0_combout\,
	datad => \io2|ALT_INV_kbBuffer~13_q\,
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \io2|dataOut~0_combout\);

-- Location: FF_X23_Y31_N50
\io2|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~0_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(0));

-- Location: IOIBUF_X0_Y21_N55
\sramData[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(0),
	o => \sramData[0]~input_o\);

-- Location: MLABCELL_X28_Y34_N57
\sd1|Selector144~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector144~1_combout\ = ( \sd1|Selector143~0_combout\ & ( ((\sd1|Selector144~0_combout\ & \sd1|recv_data\(0))) # (\sd1|dout\(0)) ) ) # ( !\sd1|Selector143~0_combout\ & ( (\sd1|Selector144~0_combout\ & \sd1|recv_data\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_Selector144~0_combout\,
	datac => \sd1|ALT_INV_recv_data\(0),
	datad => \sd1|ALT_INV_dout\(0),
	dataf => \sd1|ALT_INV_Selector143~0_combout\,
	combout => \sd1|Selector144~1_combout\);

-- Location: FF_X28_Y34_N58
\sd1|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector144~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(0));

-- Location: M10K_X11_Y38_N0
\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|u0|RegWEL~0_combout\,
	portbre => VCC,
	clk0 => \cpuClock~CLKENA0_outclk\,
	portadatain => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X16_Y37_N57
\cpu1|u0|Regs|Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~6_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\ & ( \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(10) ) ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\ & ( 
-- \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(10) ) ) ) # ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\ & ( !\cpu1|u0|Regs|Mux40~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(10),
	datae => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	combout => \cpu1|u0|Regs|Mux40~6_combout\);

-- Location: FF_X17_Y31_N2
\cpu1|u0|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~48_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(0));

-- Location: LABCELL_X12_Y31_N0
\cpu1|u0|mcode|Mux293~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux293~0_combout\ = ( !\cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux92~3_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|mcode|Mux92~0_combout\ & (!\cpu1|u0|IR\(6) & \cpu1|u0|mcode|Mux57~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~3_combout\,
	combout => \cpu1|u0|mcode|Mux293~0_combout\);

-- Location: MLABCELL_X18_Y31_N0
\cpu1|u0|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~1_sumout\ = SUM(( \cpu1|u0|PC[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|Add3~2\ = CARRY(( \cpu1|u0|PC[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PC[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \cpu1|u0|Add3~1_sumout\,
	cout => \cpu1|u0|Add3~2\);

-- Location: LABCELL_X20_Y31_N0
\cpu1|u0|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~1_sumout\ = SUM(( \cpu1|DI_Reg\(0) ) + ( \cpu1|u0|PC[0]~DUPLICATE_q\ ) + ( !VCC ))
-- \cpu1|u0|Add2~2\ = CARRY(( \cpu1|DI_Reg\(0) ) + ( \cpu1|u0|PC[0]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC[0]~DUPLICATE_q\,
	datad => \cpu1|ALT_INV_DI_Reg\(0),
	cin => GND,
	sumout => \cpu1|u0|Add2~1_sumout\,
	cout => \cpu1|u0|Add2~2\);

-- Location: LABCELL_X17_Y31_N33
\cpu1|u0|PC~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~4_combout\ = ( \cpu1|u0|Add2~1_sumout\ & ( ((!\cpu1|u0|mcode|Mux258~2_combout\ & \cpu1|u0|Add3~1_sumout\)) # (\cpu1|u0|mcode|Mux293~0_combout\) ) ) # ( !\cpu1|u0|Add2~1_sumout\ & ( (!\cpu1|u0|mcode|Mux258~2_combout\ & 
-- (!\cpu1|u0|mcode|Mux293~0_combout\ & \cpu1|u0|Add3~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux258~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux293~0_combout\,
	datad => \cpu1|u0|ALT_INV_Add3~1_sumout\,
	dataf => \cpu1|u0|ALT_INV_Add2~1_sumout\,
	combout => \cpu1|u0|PC~4_combout\);

-- Location: LABCELL_X17_Y31_N51
\cpu1|u0|PC~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~5_combout\ = ( \cpu1|u0|PC~4_combout\ & ( (\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|BTR_r~q\) # (\cpu1|u0|PC\(0)))) ) ) # ( !\cpu1|u0|PC~4_combout\ & ( (\cpu1|u0|PC\(0) & (\cpu1|u0|BTR_r~q\ & \cpu1|u0|Equal57~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(0),
	datac => \cpu1|u0|ALT_INV_BTR_r~q\,
	datad => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	dataf => \cpu1|u0|ALT_INV_PC~4_combout\,
	combout => \cpu1|u0|PC~5_combout\);

-- Location: LABCELL_X12_Y38_N24
\cpu1|u0|Regs|RegsL_rtl_0_bypass[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL_rtl_0_bypass[14]~feeder_combout\ = ( \cpu1|u0|RegDIL[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[0]~2_combout\,
	combout => \cpu1|u0|Regs|RegsL_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X12_Y38_N25
\cpu1|u0|Regs|RegsL_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(14));

-- Location: LABCELL_X16_Y36_N0
\cpu1|u0|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~1_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(14))) ) + ( \cpu1|DI_Reg\(0) ) + ( !VCC ))
-- \cpu1|u0|Add5~2\ = CARRY(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(14))) ) + ( \cpu1|DI_Reg\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(14),
	datad => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \cpu1|ALT_INV_DI_Reg\(0),
	cin => GND,
	sumout => \cpu1|u0|Add5~1_sumout\,
	cout => \cpu1|u0|Add5~2\);

-- Location: LABCELL_X17_Y34_N48
\cpu1|u0|TmpAddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~0_combout\ = ( \cpu1|u0|Add5~1_sumout\ & ( (\cpu1|u0|Equal57~2_combout\ & ((!\cpu1|u0|mcode|Mux264~1_combout\ & (\cpu1|u0|mcode|Mux57~0_combout\)) # (\cpu1|u0|mcode|Mux264~1_combout\ & ((\cpu1|DI_Reg\(0)))))) ) ) # ( 
-- !\cpu1|u0|Add5~1_sumout\ & ( (\cpu1|u0|Equal57~2_combout\ & (\cpu1|DI_Reg\(0) & \cpu1|u0|mcode|Mux264~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010001000000110001000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux264~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Add5~1_sumout\,
	combout => \cpu1|u0|TmpAddr~0_combout\);

-- Location: LABCELL_X17_Y34_N30
\cpu1|u0|mcode|Mux113~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux113~1_combout\ = ( \cpu1|u0|IR\(7) & ( (\cpu1|u0|mcode|Mux198~0_combout\ & \cpu1|u0|IR\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux113~1_combout\);

-- Location: LABCELL_X17_Y34_N15
\cpu1|u0|TmpAddr[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[6]~1_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( (!\cpu1|u0|process_0~7_combout\ & ((!\cpu1|u0|mcode|Mux113~0_combout\) # ((!\cpu1|u0|mcode|Mux113~1_combout\) # (!\cpu1|u0|Equal57~0_combout\)))) ) ) # ( 
-- !\cpu1|u0|mcode|Mux279~0_combout\ & ( !\cpu1|u0|process_0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux113~1_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|TmpAddr[6]~1_combout\);

-- Location: LABCELL_X17_Y34_N36
\cpu1|u0|TmpAddr[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[6]~2_combout\ = ( \cpu1|u0|mcode|Mux264~0_combout\ & ( \cpu1|u0|TmpAddr[6]~1_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & (((\cpu1|u0|mcode|Mux80~0_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) # (\cpu1|u0|mcode|Mux88~0_combout\))) ) ) ) # 
-- ( !\cpu1|u0|mcode|Mux264~0_combout\ & ( \cpu1|u0|TmpAddr[6]~1_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|mcode|Mux80~0_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) ) ) ) # ( \cpu1|u0|mcode|Mux264~0_combout\ & ( !\cpu1|u0|TmpAddr[6]~1_combout\ 
-- ) ) # ( !\cpu1|u0|mcode|Mux264~0_combout\ & ( !\cpu1|u0|TmpAddr[6]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux80~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux264~0_combout\,
	dataf => \cpu1|u0|ALT_INV_TmpAddr[6]~1_combout\,
	combout => \cpu1|u0|TmpAddr[6]~2_combout\);

-- Location: FF_X17_Y34_N50
\cpu1|u0|TmpAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(0));

-- Location: LABCELL_X12_Y34_N24
\cpu1|u0|mcode|IMode[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|IMode[1]~0_combout\ = ( \cpu1|u0|IR\(4) & ( (!\cpu1|u0|Equal4~0_combout\) # ((!\cpu1|u0|mcode|Mux250~0_combout\) # (\cpu1|u0|IR\(3))) ) ) # ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|Equal4~0_combout\) # (!\cpu1|u0|mcode|Mux250~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110011111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|mcode|ALT_INV_Mux250~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|IMode[1]~0_combout\);

-- Location: LABCELL_X12_Y34_N0
\cpu1|u0|mcode|Mux228~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux228~1_combout\ = ( \cpu1|u0|IR\(5) & ( (\cpu1|u0|mcode|Mux102~2_combout\ & ((!\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(3) & \cpu1|u0|IR\(0))))) ) ) # ( !\cpu1|u0|IR\(5) & ( 
-- (\cpu1|u0|mcode|Mux102~2_combout\ & (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|IR\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000010110000000000001010000001000000101000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux228~1_combout\);

-- Location: LABCELL_X12_Y34_N3
\cpu1|u0|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal5~0_combout\ = ( \cpu1|u0|Equal4~0_combout\ & ( (\cpu1|u0|mcode|Mux250~0_combout\ & ((!\cpu1|u0|IR\(4)) # ((!\cpu1|u0|IR\(3)) # (\cpu1|u0|mcode|Mux228~1_combout\)))) ) ) # ( !\cpu1|u0|Equal4~0_combout\ & ( (\cpu1|u0|mcode|Mux250~0_combout\ & 
-- \cpu1|u0|mcode|Mux228~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001110000011110000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|mcode|ALT_INV_Mux250~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux228~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	combout => \cpu1|u0|Equal5~0_combout\);

-- Location: FF_X12_Y34_N25
\cpu1|u0|IStatus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|IMode[1]~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IStatus\(1));

-- Location: MLABCELL_X18_Y30_N36
\cpu1|u0|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~1_combout\ = ( \cpu1|u0|mcode|Mux57~3_combout\ & ( \cpu1|u0|IStatus\(1) & ( (\cpu1|u0|IntCycle~q\ & !\cpu1|u0|IStatus\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IntCycle~q\,
	datac => \cpu1|u0|ALT_INV_IStatus\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	dataf => \cpu1|u0|ALT_INV_IStatus\(1),
	combout => \cpu1|u0|process_0~1_combout\);

-- Location: LABCELL_X17_Y34_N3
\cpu1|u0|A~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~3_combout\ = ( !\cpu1|u0|process_0~1_combout\ & ( (!\cpu1|u0|mcode|Mux279~0_combout\) # ((!\cpu1|u0|mcode|Mux112~1_combout\ & ((!\cpu1|u0|mcode|Mux113~1_combout\) # (!\cpu1|u0|mcode|Mux113~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101100111011101110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux112~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux113~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~1_combout\,
	combout => \cpu1|u0|A~3_combout\);

-- Location: LABCELL_X17_Y36_N54
\cpu1|u0|Regs|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~2_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(14) & ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\ ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0_bypass\(14) & ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\ & ( 
-- !\cpu1|u0|Regs|Mux40~1_combout\ ) ) ) # ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(14) & ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a7\ & ( \cpu1|u0|Regs|Mux40~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(14),
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \cpu1|u0|Regs|Mux40~2_combout\);

-- Location: MLABCELL_X18_Y32_N42
\cpu1|u0|PC~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~9_combout\ = ( \cpu1|u0|A~3_combout\ & ( \cpu1|u0|Regs|Mux40~2_combout\ & ( (!\cpu1|u0|mcode|Mux287~5_combout\ & ((\cpu1|u0|TmpAddr\(0)))) # (\cpu1|u0|mcode|Mux287~5_combout\ & (\cpu1|u0|mcode|Mux294~0_combout\)) ) ) ) # ( 
-- !\cpu1|u0|A~3_combout\ & ( \cpu1|u0|Regs|Mux40~2_combout\ & ( ((\cpu1|u0|mcode|Mux294~0_combout\ & \cpu1|u0|mcode|Mux287~5_combout\)) # (\cpu1|u0|TmpAddr\(0)) ) ) ) # ( \cpu1|u0|A~3_combout\ & ( !\cpu1|u0|Regs|Mux40~2_combout\ & ( (\cpu1|u0|TmpAddr\(0) & 
-- !\cpu1|u0|mcode|Mux287~5_combout\) ) ) ) # ( !\cpu1|u0|A~3_combout\ & ( !\cpu1|u0|Regs|Mux40~2_combout\ & ( (\cpu1|u0|TmpAddr\(0) & ((!\cpu1|u0|mcode|Mux294~0_combout\) # (!\cpu1|u0|mcode|Mux287~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000000000001111001111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\,
	datac => \cpu1|u0|ALT_INV_TmpAddr\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux287~5_combout\,
	datae => \cpu1|u0|ALT_INV_A~3_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~2_combout\,
	combout => \cpu1|u0|PC~9_combout\);

-- Location: LABCELL_X17_Y31_N48
\cpu1|u0|PC~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~10_combout\ = ( \cpu1|u0|PC~9_combout\ & ( (!\cpu1|u0|Equal0~3_combout\) # (\cpu1|u0|PC\(0)) ) ) # ( !\cpu1|u0|PC~9_combout\ & ( (\cpu1|u0|PC\(0) & ((\cpu1|u0|Equal0~3_combout\) # (\cpu1|u0|PC[2]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(0),
	datac => \cpu1|u0|ALT_INV_PC[2]~1_combout\,
	datad => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	dataf => \cpu1|u0|ALT_INV_PC~9_combout\,
	combout => \cpu1|u0|PC~10_combout\);

-- Location: LABCELL_X17_Y31_N0
\cpu1|u0|PC~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~48_combout\ = ( !\cpu1|u0|PC~3_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (((\cpu1|u0|Add3~1_sumout\)))) # (\cpu1|u0|process_0~0_combout\ & ((((\cpu1|u0|PC[2]~8_combout\ & \cpu1|u0|PC~10_combout\))) # (\cpu1|u0|PC~5_combout\))) ) ) # ( 
-- \cpu1|u0|PC~3_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (((\cpu1|u0|PC\(0))))) # (\cpu1|u0|process_0~0_combout\ & ((((\cpu1|u0|PC[2]~8_combout\ & \cpu1|u0|PC~10_combout\))) # (\cpu1|u0|PC~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000110110001101100011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|ALT_INV_PC~5_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(0),
	datad => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	datae => \cpu1|u0|ALT_INV_PC~3_combout\,
	dataf => \cpu1|u0|ALT_INV_PC~10_combout\,
	datag => \cpu1|u0|ALT_INV_Add3~1_sumout\,
	combout => \cpu1|u0|PC~48_combout\);

-- Location: FF_X17_Y31_N1
\cpu1|u0|PC[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~48_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC[0]~DUPLICATE_q\);

-- Location: MLABCELL_X18_Y31_N3
\cpu1|u0|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~5_sumout\ = SUM(( \cpu1|u0|PC\(1) ) + ( GND ) + ( \cpu1|u0|Add3~2\ ))
-- \cpu1|u0|Add3~6\ = CARRY(( \cpu1|u0|PC\(1) ) + ( GND ) + ( \cpu1|u0|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(1),
	cin => \cpu1|u0|Add3~2\,
	sumout => \cpu1|u0|Add3~5_sumout\,
	cout => \cpu1|u0|Add3~6\);

-- Location: MLABCELL_X18_Y31_N6
\cpu1|u0|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~9_sumout\ = SUM(( \cpu1|u0|PC\(2) ) + ( GND ) + ( \cpu1|u0|Add3~6\ ))
-- \cpu1|u0|Add3~10\ = CARRY(( \cpu1|u0|PC\(2) ) + ( GND ) + ( \cpu1|u0|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(2),
	cin => \cpu1|u0|Add3~6\,
	sumout => \cpu1|u0|Add3~9_sumout\,
	cout => \cpu1|u0|Add3~10\);

-- Location: MLABCELL_X18_Y31_N9
\cpu1|u0|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~13_sumout\ = SUM(( \cpu1|u0|PC\(3) ) + ( GND ) + ( \cpu1|u0|Add3~10\ ))
-- \cpu1|u0|Add3~14\ = CARRY(( \cpu1|u0|PC\(3) ) + ( GND ) + ( \cpu1|u0|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(3),
	cin => \cpu1|u0|Add3~10\,
	sumout => \cpu1|u0|Add3~13_sumout\,
	cout => \cpu1|u0|Add3~14\);

-- Location: LABCELL_X20_Y31_N3
\cpu1|u0|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~5_sumout\ = SUM(( \cpu1|u0|PC\(1) ) + ( \cpu1|DI_Reg\(1) ) + ( \cpu1|u0|Add2~2\ ))
-- \cpu1|u0|Add2~6\ = CARRY(( \cpu1|u0|PC\(1) ) + ( \cpu1|DI_Reg\(1) ) + ( \cpu1|u0|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PC\(1),
	datac => \cpu1|ALT_INV_DI_Reg\(1),
	cin => \cpu1|u0|Add2~2\,
	sumout => \cpu1|u0|Add2~5_sumout\,
	cout => \cpu1|u0|Add2~6\);

-- Location: LABCELL_X20_Y31_N6
\cpu1|u0|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~9_sumout\ = SUM(( \cpu1|u0|PC\(2) ) + ( \cpu1|DI_Reg\(2) ) + ( \cpu1|u0|Add2~6\ ))
-- \cpu1|u0|Add2~10\ = CARRY(( \cpu1|u0|PC\(2) ) + ( \cpu1|DI_Reg\(2) ) + ( \cpu1|u0|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PC\(2),
	datac => \cpu1|ALT_INV_DI_Reg\(2),
	cin => \cpu1|u0|Add2~6\,
	sumout => \cpu1|u0|Add2~9_sumout\,
	cout => \cpu1|u0|Add2~10\);

-- Location: LABCELL_X20_Y31_N9
\cpu1|u0|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~13_sumout\ = SUM(( \cpu1|u0|PC\(3) ) + ( \cpu1|DI_Reg\(3) ) + ( \cpu1|u0|Add2~10\ ))
-- \cpu1|u0|Add2~14\ = CARRY(( \cpu1|u0|PC\(3) ) + ( \cpu1|DI_Reg\(3) ) + ( \cpu1|u0|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(3),
	datac => \cpu1|ALT_INV_DI_Reg\(3),
	cin => \cpu1|u0|Add2~10\,
	sumout => \cpu1|u0|Add2~13_sumout\,
	cout => \cpu1|u0|Add2~14\);

-- Location: LABCELL_X20_Y30_N3
\cpu1|u0|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~5_sumout\ = SUM(( \cpu1|u0|PC\(2) ) + ( VCC ) + ( \cpu1|u0|Add4~2\ ))
-- \cpu1|u0|Add4~6\ = CARRY(( \cpu1|u0|PC\(2) ) + ( VCC ) + ( \cpu1|u0|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(2),
	cin => \cpu1|u0|Add4~2\,
	sumout => \cpu1|u0|Add4~5_sumout\,
	cout => \cpu1|u0|Add4~6\);

-- Location: LABCELL_X20_Y30_N6
\cpu1|u0|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~9_sumout\ = SUM(( \cpu1|u0|PC\(3) ) + ( VCC ) + ( \cpu1|u0|Add4~6\ ))
-- \cpu1|u0|Add4~10\ = CARRY(( \cpu1|u0|PC\(3) ) + ( VCC ) + ( \cpu1|u0|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(3),
	cin => \cpu1|u0|Add4~6\,
	sumout => \cpu1|u0|Add4~9_sumout\,
	cout => \cpu1|u0|Add4~10\);

-- Location: LABCELL_X19_Y31_N36
\cpu1|u0|PC~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~19_combout\ = ( \cpu1|u0|Add4~9_sumout\ & ( (!\cpu1|u0|PC[2]~8_combout\ & ((!\cpu1|u0|PC[2]~12_combout\) # ((\cpu1|u0|Add2~13_sumout\)))) # (\cpu1|u0|PC[2]~8_combout\ & (!\cpu1|u0|PC[2]~12_combout\ & (\cpu1|u0|TmpAddr\(3)))) ) ) # ( 
-- !\cpu1|u0|Add4~9_sumout\ & ( (!\cpu1|u0|PC[2]~8_combout\ & (\cpu1|u0|PC[2]~12_combout\ & ((\cpu1|u0|Add2~13_sumout\)))) # (\cpu1|u0|PC[2]~8_combout\ & (!\cpu1|u0|PC[2]~12_combout\ & (\cpu1|u0|TmpAddr\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	datac => \cpu1|u0|ALT_INV_TmpAddr\(3),
	datad => \cpu1|u0|ALT_INV_Add2~13_sumout\,
	dataf => \cpu1|u0|ALT_INV_Add4~9_sumout\,
	combout => \cpu1|u0|PC~19_combout\);

-- Location: LABCELL_X19_Y31_N6
\cpu1|u0|PC~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~20_combout\ = ( \cpu1|u0|Regs|Mux40~5_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|Add3~13_sumout\)))) # (\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|PC~19_combout\)) # (\cpu1|u0|PC[2]~13_combout\))) ) ) # ( 
-- !\cpu1|u0|Regs|Mux40~5_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & (\cpu1|u0|Add3~13_sumout\)) # (\cpu1|u0|PC[2]~11_combout\ & ((\cpu1|u0|PC~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	datac => \cpu1|u0|ALT_INV_Add3~13_sumout\,
	datad => \cpu1|u0|ALT_INV_PC~19_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~5_combout\,
	combout => \cpu1|u0|PC~20_combout\);

-- Location: FF_X19_Y31_N7
\cpu1|u0|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~20_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(3));

-- Location: MLABCELL_X18_Y31_N12
\cpu1|u0|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~17_sumout\ = SUM(( \cpu1|u0|PC\(4) ) + ( GND ) + ( \cpu1|u0|Add3~14\ ))
-- \cpu1|u0|Add3~18\ = CARRY(( \cpu1|u0|PC\(4) ) + ( GND ) + ( \cpu1|u0|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(4),
	cin => \cpu1|u0|Add3~14\,
	sumout => \cpu1|u0|Add3~17_sumout\,
	cout => \cpu1|u0|Add3~18\);

-- Location: LABCELL_X20_Y30_N9
\cpu1|u0|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~13_sumout\ = SUM(( \cpu1|u0|PC\(4) ) + ( VCC ) + ( \cpu1|u0|Add4~10\ ))
-- \cpu1|u0|Add4~14\ = CARRY(( \cpu1|u0|PC\(4) ) + ( VCC ) + ( \cpu1|u0|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(4),
	cin => \cpu1|u0|Add4~10\,
	sumout => \cpu1|u0|Add4~13_sumout\,
	cout => \cpu1|u0|Add4~14\);

-- Location: LABCELL_X20_Y31_N12
\cpu1|u0|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~17_sumout\ = SUM(( \cpu1|DI_Reg\(4) ) + ( \cpu1|u0|PC\(4) ) + ( \cpu1|u0|Add2~14\ ))
-- \cpu1|u0|Add2~18\ = CARRY(( \cpu1|DI_Reg\(4) ) + ( \cpu1|u0|PC\(4) ) + ( \cpu1|u0|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_DI_Reg\(4),
	dataf => \cpu1|u0|ALT_INV_PC\(4),
	cin => \cpu1|u0|Add2~14\,
	sumout => \cpu1|u0|Add2~17_sumout\,
	cout => \cpu1|u0|Add2~18\);

-- Location: LABCELL_X19_Y31_N33
\cpu1|u0|PC~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~21_combout\ = ( \cpu1|u0|PC[2]~12_combout\ & ( \cpu1|u0|Add2~17_sumout\ & ( !\cpu1|u0|PC[2]~8_combout\ ) ) ) # ( !\cpu1|u0|PC[2]~12_combout\ & ( \cpu1|u0|Add2~17_sumout\ & ( (!\cpu1|u0|PC[2]~8_combout\ & (\cpu1|u0|Add4~13_sumout\)) # 
-- (\cpu1|u0|PC[2]~8_combout\ & ((\cpu1|u0|TmpAddr\(4)))) ) ) ) # ( !\cpu1|u0|PC[2]~12_combout\ & ( !\cpu1|u0|Add2~17_sumout\ & ( (!\cpu1|u0|PC[2]~8_combout\ & (\cpu1|u0|Add4~13_sumout\)) # (\cpu1|u0|PC[2]~8_combout\ & ((\cpu1|u0|TmpAddr\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000000000000100111001001111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	datab => \cpu1|u0|ALT_INV_Add4~13_sumout\,
	datac => \cpu1|u0|ALT_INV_TmpAddr\(4),
	datae => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_Add2~17_sumout\,
	combout => \cpu1|u0|PC~21_combout\);

-- Location: LABCELL_X19_Y31_N51
\cpu1|u0|PC~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~22_combout\ = ( \cpu1|u0|PC~21_combout\ & ( (\cpu1|u0|Add3~17_sumout\) # (\cpu1|u0|PC[2]~11_combout\) ) ) # ( !\cpu1|u0|PC~21_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|Add3~17_sumout\)))) # (\cpu1|u0|PC[2]~11_combout\ & 
-- (\cpu1|u0|PC[2]~13_combout\ & (\cpu1|u0|Regs|Mux40~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~6_combout\,
	datad => \cpu1|u0|ALT_INV_Add3~17_sumout\,
	dataf => \cpu1|u0|ALT_INV_PC~21_combout\,
	combout => \cpu1|u0|PC~22_combout\);

-- Location: FF_X19_Y31_N52
\cpu1|u0|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~22_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(4));

-- Location: LABCELL_X20_Y30_N12
\cpu1|u0|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~17_sumout\ = SUM(( \cpu1|u0|PC\(5) ) + ( VCC ) + ( \cpu1|u0|Add4~14\ ))
-- \cpu1|u0|Add4~18\ = CARRY(( \cpu1|u0|PC\(5) ) + ( VCC ) + ( \cpu1|u0|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(5),
	cin => \cpu1|u0|Add4~14\,
	sumout => \cpu1|u0|Add4~17_sumout\,
	cout => \cpu1|u0|Add4~18\);

-- Location: MLABCELL_X13_Y37_N15
\cpu1|u0|Regs|RegsL_rtl_0_bypass[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL_rtl_0_bypass[9]~feeder_combout\ = ( \cpu1|u0|RegDIL[5]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[5]~7_combout\,
	combout => \cpu1|u0|Regs|RegsL_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X13_Y37_N16
\cpu1|u0|Regs|RegsL_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(9));

-- Location: FF_X20_Y34_N50
\io1|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a5\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(5));

-- Location: IOIBUF_X8_Y45_N58
\sramData[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(5),
	o => \sramData[5]~input_o\);

-- Location: LABCELL_X21_Y35_N15
\io4|dataOut[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut[5]~feeder_combout\ = ( \io4|rxBuffer_rtl_0|auto_generated|ram_block1a5\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \io4|dataOut[5]~feeder_combout\);

-- Location: FF_X21_Y35_N17
\io4|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut[5]~feeder_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(5));

-- Location: FF_X25_Y31_N25
\io2|kbBuffer~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbBuffer~28_combout\,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~18_q\);

-- Location: LABCELL_X21_Y33_N6
\io2|dataOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~2_combout\ = ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a5\ & ( (\io2|kbBuffer~18_q\) # (\io2|kbBuffer~12_q\) ) ) # ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a5\ & ( (!\io2|kbBuffer~12_q\ & \io2|kbBuffer~18_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbBuffer~12_q\,
	datac => \io2|ALT_INV_kbBuffer~18_q\,
	dataf => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \io2|dataOut~2_combout\);

-- Location: FF_X21_Y33_N8
\io2|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~2_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(5));

-- Location: FF_X14_Y36_N56
\cpu1|u0|Regs|RegsH_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrA[1]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(3));

-- Location: FF_X14_Y36_N59
\cpu1|u0|Regs|RegsH_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrC~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(4));

-- Location: FF_X14_Y36_N38
\cpu1|u0|Regs|RegsH_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrC~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(6));

-- Location: FF_X14_Y36_N5
\cpu1|u0|Regs|RegsH_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrA[2]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(5));

-- Location: FF_X14_Y36_N41
\cpu1|u0|Regs|RegsH_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrC~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(2));

-- Location: FF_X14_Y36_N50
\cpu1|u0|Regs|RegsH_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrA[0]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(1));

-- Location: FF_X7_Y38_N25
\cpu1|u0|Regs|RegsH_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegWEH~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(0));

-- Location: LABCELL_X14_Y36_N48
\cpu1|u0|Regs|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~0_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(0) & ( !\cpu1|u0|Regs|RegsH_rtl_0_bypass\(2) $ (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(2),
	datad => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(1),
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(0),
	combout => \cpu1|u0|Regs|Mux32~0_combout\);

-- Location: LABCELL_X14_Y36_N39
\cpu1|u0|Regs|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~1_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(5) & ( \cpu1|u0|Regs|Mux32~0_combout\ & ( (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(6) & (!\cpu1|u0|Regs|RegsH_rtl_0_bypass\(3) $ (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(4)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH_rtl_0_bypass\(5) & ( \cpu1|u0|Regs|Mux32~0_combout\ & ( (!\cpu1|u0|Regs|RegsH_rtl_0_bypass\(6) & (!\cpu1|u0|Regs|RegsH_rtl_0_bypass\(3) $ (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100101000000000000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(3),
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(4),
	datad => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(6),
	datae => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(5),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~0_combout\,
	combout => \cpu1|u0|Regs|Mux32~1_combout\);

-- Location: FF_X4_Y36_N23
\cpu1|u0|Regs|RegsH[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][0]~q\);

-- Location: FF_X5_Y36_N35
\cpu1|u0|Regs|RegsH[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][0]~q\);

-- Location: FF_X4_Y36_N1
\cpu1|u0|Regs|RegsH[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][0]~q\);

-- Location: FF_X5_Y37_N35
\cpu1|u0|Regs|RegsH[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][0]~q\);

-- Location: FF_X7_Y36_N31
\cpu1|u0|Regs|RegsH[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][0]~q\);

-- Location: LABCELL_X7_Y36_N30
\cpu1|u0|Regs|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux7~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][0]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsH[6][0]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][0]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (\cpu1|u0|Regs|RegsH[6][0]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][0]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[4][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- ((\cpu1|u0|Regs|RegsH[5][0]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][0]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[4][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[5][0]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[4][0]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[6][0]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[5][0]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][0]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux7~0_combout\);

-- Location: FF_X5_Y36_N8
\cpu1|u0|Regs|RegsH[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[0]~0_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][0]~q\);

-- Location: FF_X6_Y36_N44
\cpu1|u0|Regs|RegsH[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][0]~q\);

-- Location: FF_X6_Y36_N29
\cpu1|u0|Regs|RegsH[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][0]~q\);

-- Location: LABCELL_X6_Y36_N27
\cpu1|u0|Regs|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux7~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][0]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsH[3][0]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][0]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (\cpu1|u0|Regs|RegsH[3][0]~q\ & \cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[1][0]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[0][0]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|RegsH[3][0]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][0]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[0][0]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsH[3][0]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[0][0]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[3][0]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[1][0]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux7~1_combout\);

-- Location: LABCELL_X7_Y36_N24
\cpu1|u0|Regs|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux7~2_combout\ = ( \cpu1|u0|Regs|Mux7~1_combout\ & ( \cpu1|u0|RegAddrA[2]~8_combout\ & ( \cpu1|u0|Regs|Mux7~0_combout\ ) ) ) # ( !\cpu1|u0|Regs|Mux7~1_combout\ & ( \cpu1|u0|RegAddrA[2]~8_combout\ & ( \cpu1|u0|Regs|Mux7~0_combout\ ) ) ) # ( 
-- \cpu1|u0|Regs|Mux7~1_combout\ & ( !\cpu1|u0|RegAddrA[2]~8_combout\ & ( ((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsH[2][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux7~1_combout\ & ( !\cpu1|u0|RegAddrA[2]~8_combout\ 
-- & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[2][0]~q\ & \cpu1|u0|RegAddrA[1]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111101111111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[2][0]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux7~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux7~1_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	combout => \cpu1|u0|Regs|Mux7~2_combout\);

-- Location: FF_X7_Y36_N25
\cpu1|u0|RegBusA_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(8));

-- Location: MLABCELL_X4_Y36_N0
\cpu1|u0|Regs|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux23~0_combout\ = ( \cpu1|u0|Regs|RegsH[6][0]~q\ & ( \cpu1|u0|Regs|RegsH[7][0]~q\ & ( ((!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[5][0]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsH[4][0]~q\)))) # 
-- (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][0]~q\ & ( \cpu1|u0|Regs|RegsH[7][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[5][0]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & 
-- ((\cpu1|u0|Regs|RegsH[4][0]~q\))))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((!\cpu1|u0|RegAddrB[0]~0_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsH[6][0]~q\ & ( !\cpu1|u0|Regs|RegsH[7][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- ((!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[5][0]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsH[4][0]~q\))))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|RegAddrB[0]~0_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[6][0]~q\ & ( !\cpu1|u0|Regs|RegsH[7][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[5][0]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsH[4][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[5][0]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[4][0]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[6][0]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[7][0]~q\,
	combout => \cpu1|u0|Regs|Mux23~0_combout\);

-- Location: LABCELL_X6_Y36_N42
\cpu1|u0|Regs|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux23~1_combout\ = ( \cpu1|u0|Regs|RegsH[0][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[1][0]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[3][0]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsH[0][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[1][0]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[3][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[1][0]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[3][0]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[0][0]~q\,
	combout => \cpu1|u0|Regs|Mux23~1_combout\);

-- Location: MLABCELL_X4_Y36_N21
\cpu1|u0|Regs|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux23~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][0]~q\ & ( \cpu1|u0|Regs|Mux23~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux23~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][0]~q\ & ( \cpu1|u0|Regs|Mux23~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (!\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux23~0_combout\))) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][0]~q\ & ( !\cpu1|u0|Regs|Mux23~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux23~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][0]~q\ & ( !\cpu1|u0|Regs|Mux23~1_combout\ & ( (\cpu1|u0|RegAddrB[2]~2_combout\ 
-- & \cpu1|u0|Regs|Mux23~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000010100101111110100000111101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux23~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][0]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux23~1_combout\,
	combout => \cpu1|u0|Regs|Mux23~2_combout\);

-- Location: LABCELL_X6_Y37_N21
\cpu1|u0|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~29_sumout\ = SUM(( \cpu1|u0|Regs|Mux8~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~26\ ))
-- \cpu1|u0|Add8~30\ = CARRY(( \cpu1|u0|Regs|Mux8~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux8~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~26\,
	sumout => \cpu1|u0|Add8~29_sumout\,
	cout => \cpu1|u0|Add8~30\);

-- Location: LABCELL_X6_Y37_N24
\cpu1|u0|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~33_sumout\ = SUM(( \cpu1|u0|Regs|Mux7~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~30\ ))
-- \cpu1|u0|Add8~34\ = CARRY(( \cpu1|u0|Regs|Mux7~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux7~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~30\,
	sumout => \cpu1|u0|Add8~33_sumout\,
	cout => \cpu1|u0|Add8~34\);

-- Location: LABCELL_X5_Y36_N6
\cpu1|u0|RegDIH[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[0]~0_combout\ = ( \cpu1|u0|Regs|Mux23~2_combout\ & ( \cpu1|u0|Add8~33_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\)) # (\cpu1|u0|RegBusA_r\(8)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (((\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|Save_Mux[0]~4_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|Mux23~2_combout\ & ( \cpu1|u0|Add8~33_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\)) # (\cpu1|u0|RegBusA_r\(8)))) # 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & (((\cpu1|u0|Save_Mux[0]~4_combout\ & !\cpu1|u0|RegDIL[7]~0_combout\)))) ) ) ) # ( \cpu1|u0|Regs|Mux23~2_combout\ & ( !\cpu1|u0|Add8~33_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(8) & 
-- ((\cpu1|u0|RegDIL[7]~0_combout\)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (((\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|Save_Mux[0]~4_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|Mux23~2_combout\ & ( !\cpu1|u0|Add8~33_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(8) & ((\cpu1|u0|RegDIL[7]~0_combout\)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (((\cpu1|u0|Save_Mux[0]~4_combout\ & !\cpu1|u0|RegDIL[7]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegBusA_r\(8),
	datac => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	datad => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux23~2_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~33_sumout\,
	combout => \cpu1|u0|RegDIH[0]~0_combout\);

-- Location: FF_X2_Y36_N53
\cpu1|u0|Regs|RegsH_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(14));

-- Location: IOIBUF_X0_Y21_N38
\sramData[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(6),
	o => \sramData[6]~input_o\);

-- Location: FF_X25_Y31_N58
\io2|kbBuffer~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbBuffer~30_combout\,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~19_q\);

-- Location: LABCELL_X21_Y33_N21
\io2|dataOut~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~7_combout\ = ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a6\ & ( (\io2|kbBuffer~19_q\) # (\io2|kbBuffer~12_q\) ) ) # ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a6\ & ( (!\io2|kbBuffer~12_q\ & \io2|kbBuffer~19_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbBuffer~12_q\,
	datac => \io2|ALT_INV_kbBuffer~19_q\,
	dataf => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	combout => \io2|dataOut~7_combout\);

-- Location: FF_X21_Y33_N23
\io2|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~7_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(6));

-- Location: LABCELL_X21_Y35_N45
\io4|dataOut[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut[6]~feeder_combout\ = ( \io4|rxBuffer_rtl_0|auto_generated|ram_block1a6\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	combout => \io4|dataOut[6]~feeder_combout\);

-- Location: FF_X21_Y35_N47
\io4|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut[6]~feeder_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(6));

-- Location: MLABCELL_X28_Y35_N0
\sd1|Selector138~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector138~0_combout\ = ( \sd1|dout\(6) & ( \sd1|Selector144~0_combout\ & ( (\sd1|Selector143~0_combout\) # (\sd1|recv_data\(6)) ) ) ) # ( !\sd1|dout\(6) & ( \sd1|Selector144~0_combout\ & ( \sd1|recv_data\(6) ) ) ) # ( \sd1|dout\(6) & ( 
-- !\sd1|Selector144~0_combout\ & ( \sd1|Selector143~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_recv_data\(6),
	datad => \sd1|ALT_INV_Selector143~0_combout\,
	datae => \sd1|ALT_INV_dout\(6),
	dataf => \sd1|ALT_INV_Selector144~0_combout\,
	combout => \sd1|Selector138~0_combout\);

-- Location: FF_X28_Y35_N2
\sd1|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector138~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(6));

-- Location: MLABCELL_X28_Y35_N9
\cpuDataIn[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~10_combout\ = ( \n_sdCardCS~0_combout\ & ( !\MemoryManagement|Mux6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \MemoryManagement|ALT_INV_Mux6~0_combout\,
	dataf => \ALT_INV_n_sdCardCS~0_combout\,
	combout => \cpuDataIn[7]~10_combout\);

-- Location: MLABCELL_X23_Y35_N12
\cpuDataIn[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~11_combout\ = ( \cpu1|u0|A\(0) & ( \n_sdCardCS~0_combout\ & ( !\n_interface1CS~0_combout\ ) ) ) # ( !\cpu1|u0|A\(0) & ( \n_sdCardCS~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_interface1CS~0_combout\,
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \ALT_INV_n_sdCardCS~0_combout\,
	combout => \cpuDataIn[7]~11_combout\);

-- Location: FF_X7_Y36_N37
\cpu1|u0|Regs|RegsH[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][1]~q\);

-- Location: FF_X5_Y37_N17
\cpu1|u0|Regs|RegsH[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][1]~q\);

-- Location: FF_X5_Y36_N1
\cpu1|u0|Regs|RegsH[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][1]~q\);

-- Location: LABCELL_X5_Y36_N12
\cpu1|u0|Regs|RegsH[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[4][1]~feeder_combout\ = ( \cpu1|u0|RegDIH[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIH[1]~1_combout\,
	combout => \cpu1|u0|Regs|RegsH[4][1]~feeder_combout\);

-- Location: FF_X5_Y36_N14
\cpu1|u0|Regs|RegsH[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsH[4][1]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][1]~q\);

-- Location: LABCELL_X5_Y36_N0
\cpu1|u0|Regs|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux22~0_combout\ = ( \cpu1|u0|Regs|RegsH[6][1]~q\ & ( \cpu1|u0|Regs|RegsH[4][1]~q\ & ( ((!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[5][1]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[7][1]~q\))) # 
-- (\cpu1|u0|RegAddrB[0]~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][1]~q\ & ( \cpu1|u0|Regs|RegsH[4][1]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|RegAddrB[0]~0_combout\) # (\cpu1|u0|Regs|RegsH[5][1]~q\)))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- (\cpu1|u0|Regs|RegsH[7][1]~q\ & ((!\cpu1|u0|RegAddrB[0]~0_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsH[6][1]~q\ & ( !\cpu1|u0|Regs|RegsH[4][1]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[5][1]~q\ & !\cpu1|u0|RegAddrB[0]~0_combout\)))) 
-- # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|RegAddrB[0]~0_combout\)) # (\cpu1|u0|Regs|RegsH[7][1]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][1]~q\ & ( !\cpu1|u0|Regs|RegsH[4][1]~q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & 
-- ((!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[5][1]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[7][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[7][1]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[5][1]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[6][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[4][1]~q\,
	combout => \cpu1|u0|Regs|Mux22~0_combout\);

-- Location: FF_X6_Y36_N50
\cpu1|u0|Regs|RegsH[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[1]~1_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][1]~q\);

-- Location: FF_X7_Y36_N47
\cpu1|u0|Regs|RegsH[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][1]~q\);

-- Location: FF_X6_Y36_N31
\cpu1|u0|Regs|RegsH[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][1]~q\);

-- Location: LABCELL_X6_Y36_N30
\cpu1|u0|Regs|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux22~1_combout\ = ( \cpu1|u0|Regs|RegsH[3][1]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[0][1]~q\) # (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][1]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[1]~1_combout\ & \cpu1|u0|Regs|RegsH[0][1]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsH[3][1]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[1][1]~q\) # (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][1]~q\ & 
-- ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & \cpu1|u0|Regs|RegsH[1][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[0][1]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[1][1]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[3][1]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux22~1_combout\);

-- Location: FF_X4_Y36_N7
\cpu1|u0|Regs|RegsH[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][1]~q\);

-- Location: MLABCELL_X4_Y36_N6
\cpu1|u0|Regs|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux22~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][1]~q\ & ( \cpu1|u0|Regs|Mux30~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux22~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][1]~q\ & ( \cpu1|u0|Regs|Mux30~0_combout\ & ( 
-- (\cpu1|u0|Regs|Mux22~0_combout\ & \cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][1]~q\ & ( !\cpu1|u0|Regs|Mux30~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux22~1_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- (\cpu1|u0|Regs|Mux22~0_combout\)) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][1]~q\ & ( !\cpu1|u0|Regs|Mux30~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux22~1_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- (\cpu1|u0|Regs|Mux22~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux22~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux22~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	combout => \cpu1|u0|Regs|Mux22~2_combout\);

-- Location: LABCELL_X7_Y36_N45
\cpu1|u0|Regs|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux6~1_combout\ = ( \cpu1|u0|Regs|RegsH[3][1]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[0][1]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[1][1]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[3][1]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[0][1]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[1][1]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[0][1]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[1][1]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[3][1]~q\,
	combout => \cpu1|u0|Regs|Mux6~1_combout\);

-- Location: LABCELL_X7_Y36_N36
\cpu1|u0|Regs|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux6~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][1]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|Regs|RegsH[6][1]~q\) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][1]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|Regs|RegsH[6][1]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][1]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[4][1]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (\cpu1|u0|Regs|RegsH[5][1]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][1]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[4][1]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[5][1]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[5][1]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[4][1]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[6][1]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][1]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux6~0_combout\);

-- Location: LABCELL_X7_Y36_N54
\cpu1|u0|Regs|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux6~2_combout\ = ( \cpu1|u0|Regs|Mux6~0_combout\ & ( \cpu1|u0|RegAddrA[2]~8_combout\ ) ) # ( \cpu1|u0|Regs|Mux6~0_combout\ & ( !\cpu1|u0|RegAddrA[2]~8_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((!\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|Mux6~1_combout\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[2][1]~q\)))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (((\cpu1|u0|Regs|Mux6~1_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|Mux6~0_combout\ & ( 
-- !\cpu1|u0|RegAddrA[2]~8_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((!\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|Mux6~1_combout\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[2][1]~q\)))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (((\cpu1|u0|Regs|Mux6~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110111000000101111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[2][1]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux6~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux6~0_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	combout => \cpu1|u0|Regs|Mux6~2_combout\);

-- Location: FF_X7_Y36_N55
\cpu1|u0|RegBusA_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(9));

-- Location: LABCELL_X6_Y37_N27
\cpu1|u0|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~37_sumout\ = SUM(( \cpu1|u0|Regs|Mux6~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~34\ ))
-- \cpu1|u0|Add8~38\ = CARRY(( \cpu1|u0|Regs|Mux6~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux6~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~34\,
	sumout => \cpu1|u0|Add8~37_sumout\,
	cout => \cpu1|u0|Add8~38\);

-- Location: LABCELL_X6_Y36_N48
\cpu1|u0|RegDIH[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[1]~1_combout\ = ( \cpu1|u0|RegDIL[7]~0_combout\ & ( \cpu1|u0|Add8~37_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|RegBusA_r\(9)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|Regs|Mux22~2_combout\)) ) ) ) # ( 
-- !\cpu1|u0|RegDIL[7]~0_combout\ & ( \cpu1|u0|Add8~37_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\) # (\cpu1|u0|Save_Mux[1]~11_combout\) ) ) ) # ( \cpu1|u0|RegDIL[7]~0_combout\ & ( !\cpu1|u0|Add8~37_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|RegBusA_r\(9)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|Regs|Mux22~2_combout\)) ) ) ) # ( !\cpu1|u0|RegDIL[7]~0_combout\ & ( !\cpu1|u0|Add8~37_sumout\ & ( (\cpu1|u0|Save_Mux[1]~11_combout\ & \cpu1|u0|RegDIL[7]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux22~2_combout\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	datac => \cpu1|u0|ALT_INV_RegBusA_r\(9),
	datad => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datae => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~37_sumout\,
	combout => \cpu1|u0|RegDIH[1]~1_combout\);

-- Location: FF_X2_Y36_N46
\cpu1|u0|Regs|RegsH_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(13));

-- Location: FF_X5_Y36_N25
\cpu1|u0|Regs|RegsH[4][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][3]~DUPLICATE_q\);

-- Location: FF_X5_Y37_N22
\cpu1|u0|Regs|RegsH[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][3]~q\);

-- Location: FF_X5_Y36_N4
\cpu1|u0|Regs|RegsH[6][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][3]~DUPLICATE_q\);

-- Location: FF_X7_Y36_N1
\cpu1|u0|Regs|RegsH[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][3]~q\);

-- Location: LABCELL_X7_Y36_N0
\cpu1|u0|Regs|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux4~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][3]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|Regs|RegsH[6][3]~DUPLICATE_q\) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][3]~q\ & ( 
-- \cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|Regs|RegsH[6][3]~DUPLICATE_q\) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][3]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (\cpu1|u0|Regs|RegsH[4][3]~DUPLICATE_q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[5][3]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][3]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (\cpu1|u0|Regs|RegsH[4][3]~DUPLICATE_q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[5][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[4][3]~DUPLICATE_q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[5][3]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[6][3]~DUPLICATE_q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][3]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux4~0_combout\);

-- Location: FF_X4_Y36_N49
\cpu1|u0|Regs|RegsH[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][3]~q\);

-- Location: FF_X6_Y36_N46
\cpu1|u0|Regs|RegsH[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][3]~q\);

-- Location: FF_X7_Y36_N43
\cpu1|u0|Regs|RegsH[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][3]~q\);

-- Location: FF_X5_Y36_N38
\cpu1|u0|Regs|RegsH[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[3]~3_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][3]~q\);

-- Location: LABCELL_X7_Y36_N42
\cpu1|u0|Regs|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux4~1_combout\ = ( \cpu1|u0|Regs|RegsH[0][3]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\) # ((\cpu1|u0|Regs|RegsH[1][3]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsH[3][3]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsH[0][3]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[1][3]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsH[3][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[3][3]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[1][3]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[0][3]~q\,
	combout => \cpu1|u0|Regs|Mux4~1_combout\);

-- Location: LABCELL_X7_Y36_N12
\cpu1|u0|Regs|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux4~2_combout\ = ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|Regs|Mux4~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\) # (\cpu1|u0|Regs|Mux4~0_combout\) ) ) ) # ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|Regs|Mux4~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsH[2][3]~q\)))) # (\cpu1|u0|RegAddrA[2]~8_combout\ & (\cpu1|u0|Regs|Mux4~0_combout\)) ) ) ) # ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- !\cpu1|u0|Regs|Mux4~1_combout\ & ( (\cpu1|u0|Regs|Mux4~0_combout\ & \cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( !\cpu1|u0|Regs|Mux4~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((\cpu1|u0|Regs|RegsH[2][3]~q\ & 
-- \cpu1|u0|RegAddrA[1]~3_combout\)))) # (\cpu1|u0|RegAddrA[2]~8_combout\ & (\cpu1|u0|Regs|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010000010111110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux4~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[2][3]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux4~1_combout\,
	combout => \cpu1|u0|Regs|Mux4~2_combout\);

-- Location: FF_X7_Y36_N13
\cpu1|u0|RegBusA_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(11));

-- Location: FF_X5_Y36_N5
\cpu1|u0|Regs|RegsH[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][3]~q\);

-- Location: FF_X5_Y36_N26
\cpu1|u0|Regs|RegsH[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][3]~q\);

-- Location: LABCELL_X5_Y36_N42
\cpu1|u0|Regs|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux20~0_combout\ = ( \cpu1|u0|Regs|RegsH[6][3]~q\ & ( \cpu1|u0|Regs|RegsH[4][3]~q\ & ( ((!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[5][3]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[7][3]~q\))) # 
-- (\cpu1|u0|RegAddrB[0]~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][3]~q\ & ( \cpu1|u0|Regs|RegsH[4][3]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[5][3]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[7][3]~q\))) ) ) ) # ( \cpu1|u0|Regs|RegsH[6][3]~q\ & ( !\cpu1|u0|Regs|RegsH[4][3]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (!\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsH[5][3]~q\)))) # 
-- (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[7][3]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][3]~q\ & ( !\cpu1|u0|Regs|RegsH[4][3]~q\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & ((!\cpu1|u0|RegAddrB[1]~1_combout\ 
-- & ((\cpu1|u0|Regs|RegsH[5][3]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[7][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[7][3]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[5][3]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[6][3]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[4][3]~q\,
	combout => \cpu1|u0|Regs|Mux20~0_combout\);

-- Location: LABCELL_X6_Y36_N45
\cpu1|u0|Regs|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux20~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][3]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((!\cpu1|u0|RegAddrB[0]~0_combout\) # ((\cpu1|u0|Regs|RegsH[0][3]~q\)))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[3][3]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsH[1][3]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[0][3]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsH[3][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[0][3]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[3][3]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[1][3]~q\,
	combout => \cpu1|u0|Regs|Mux20~1_combout\);

-- Location: MLABCELL_X4_Y36_N48
\cpu1|u0|Regs|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux20~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][3]~q\ & ( \cpu1|u0|Regs|Mux20~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux20~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][3]~q\ & ( \cpu1|u0|Regs|Mux20~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((!\cpu1|u0|Regs|Mux30~0_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux20~0_combout\)) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][3]~q\ & ( !\cpu1|u0|Regs|Mux20~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux30~0_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux20~0_combout\)) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][3]~q\ & ( !\cpu1|u0|Regs|Mux20~1_combout\ & ( (\cpu1|u0|RegAddrB[2]~2_combout\ 
-- & \cpu1|u0|Regs|Mux20~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110110001101100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux20~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][3]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux20~1_combout\,
	combout => \cpu1|u0|Regs|Mux20~2_combout\);

-- Location: FF_X5_Y37_N8
\cpu1|u0|RegBusA_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(10));

-- Location: FF_X6_Y36_N40
\cpu1|u0|Regs|RegsH[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][2]~q\);

-- Location: FF_X6_Y36_N14
\cpu1|u0|Regs|RegsH[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[2]~2_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][2]~q\);

-- Location: FF_X6_Y36_N11
\cpu1|u0|Regs|RegsH[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][2]~q\);

-- Location: LABCELL_X5_Y36_N57
\cpu1|u0|Regs|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux21~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][2]~q\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|Regs|RegsH[3][2]~q\ ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][2]~q\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|Regs|RegsH[3][2]~q\ ) ) ) # ( 
-- \cpu1|u0|Regs|RegsH[1][2]~q\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\) # (\cpu1|u0|Regs|RegsH[0][2]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][2]~q\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( (\cpu1|u0|Regs|RegsH[0][2]~q\ & 
-- \cpu1|u0|RegAddrB[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[3][2]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[0][2]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[1][2]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	combout => \cpu1|u0|Regs|Mux21~1_combout\);

-- Location: FF_X5_Y36_N47
\cpu1|u0|Regs|RegsH[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][2]~q\);

-- Location: FF_X5_Y37_N40
\cpu1|u0|Regs|RegsH[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][2]~q\);

-- Location: LABCELL_X5_Y36_N15
\cpu1|u0|Regs|RegsH[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[4][2]~feeder_combout\ = ( \cpu1|u0|RegDIH[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIH[2]~2_combout\,
	combout => \cpu1|u0|Regs|RegsH[4][2]~feeder_combout\);

-- Location: FF_X5_Y36_N17
\cpu1|u0|Regs|RegsH[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsH[4][2]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][2]~q\);

-- Location: FF_X7_Y37_N35
\cpu1|u0|Regs|RegsH[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][2]~q\);

-- Location: MLABCELL_X4_Y36_N33
\cpu1|u0|Regs|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux21~0_combout\ = ( \cpu1|u0|Regs|RegsH[5][2]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[4][2]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[6][2]~q\)) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[5][2]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[4][2]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[6][2]~q\)) ) ) ) # ( \cpu1|u0|Regs|RegsH[5][2]~q\ & ( 
-- !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsH[7][2]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[5][2]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[7][2]~q\ & \cpu1|u0|RegAddrB[1]~1_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[6][2]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[7][2]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[4][2]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[5][2]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux21~0_combout\);

-- Location: MLABCELL_X4_Y36_N15
\cpu1|u0|Regs|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux21~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][2]~q\ & ( \cpu1|u0|Regs|Mux21~0_combout\ & ( ((\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux21~1_combout\)) # (\cpu1|u0|Regs|Mux30~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][2]~q\ & ( 
-- \cpu1|u0|Regs|Mux21~0_combout\ & ( ((!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux21~1_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][2]~q\ & ( !\cpu1|u0|Regs|Mux21~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- ((\cpu1|u0|Regs|Mux21~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][2]~q\ & ( !\cpu1|u0|Regs|Mux21~0_combout\ & ( (!\cpu1|u0|Regs|Mux30~0_combout\ & (\cpu1|u0|Regs|Mux21~1_combout\ & !\cpu1|u0|RegAddrB[2]~2_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000011101110000000000100010111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux21~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux21~0_combout\,
	combout => \cpu1|u0|Regs|Mux21~2_combout\);

-- Location: LABCELL_X6_Y37_N30
\cpu1|u0|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~41_sumout\ = SUM(( \cpu1|u0|Regs|Mux5~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~38\ ))
-- \cpu1|u0|Add8~42\ = CARRY(( \cpu1|u0|Regs|Mux5~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux5~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~38\,
	sumout => \cpu1|u0|Add8~41_sumout\,
	cout => \cpu1|u0|Add8~42\);

-- Location: LABCELL_X6_Y36_N12
\cpu1|u0|RegDIH[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[2]~2_combout\ = ( \cpu1|u0|RegDIL[7]~1_combout\ & ( \cpu1|u0|Add8~41_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Save_Mux[2]~10_combout\)) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Regs|Mux21~2_combout\))) ) ) ) # ( 
-- !\cpu1|u0|RegDIL[7]~1_combout\ & ( \cpu1|u0|Add8~41_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|RegBusA_r\(10)) ) ) ) # ( \cpu1|u0|RegDIL[7]~1_combout\ & ( !\cpu1|u0|Add8~41_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & 
-- (\cpu1|u0|Save_Mux[2]~10_combout\)) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Regs|Mux21~2_combout\))) ) ) ) # ( !\cpu1|u0|RegDIL[7]~1_combout\ & ( !\cpu1|u0|Add8~41_sumout\ & ( (\cpu1|u0|RegBusA_r\(10) & \cpu1|u0|RegDIL[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegBusA_r\(10),
	datac => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux21~2_combout\,
	datae => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~41_sumout\,
	combout => \cpu1|u0|RegDIH[2]~2_combout\);

-- Location: FF_X4_Y36_N16
\cpu1|u0|Regs|RegsH[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][2]~q\);

-- Location: FF_X5_Y36_N16
\cpu1|u0|Regs|RegsH[4][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsH[4][2]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\);

-- Location: LABCELL_X5_Y37_N39
\cpu1|u0|Regs|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux5~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][2]~q\ & ( \cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (((!\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsH[5][2]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ 
-- & (((\cpu1|u0|RegAddrA[0]~10_combout\)) # (\cpu1|u0|Regs|RegsH[6][2]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][2]~q\ & ( \cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (((!\cpu1|u0|RegAddrA[0]~10_combout\) # 
-- (\cpu1|u0|Regs|RegsH[5][2]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[6][2]~q\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][2]~q\ & ( !\cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\ & ( 
-- (!\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsH[5][2]~q\ & \cpu1|u0|RegAddrA[0]~10_combout\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|RegAddrA[0]~10_combout\)) # (\cpu1|u0|Regs|RegsH[6][2]~q\))) ) ) ) # ( 
-- !\cpu1|u0|Regs|RegsH[7][2]~q\ & ( !\cpu1|u0|Regs|RegsH[4][2]~DUPLICATE_q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsH[5][2]~q\ & \cpu1|u0|RegAddrA[0]~10_combout\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[6][2]~q\ & 
-- ((!\cpu1|u0|RegAddrA[0]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[6][2]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[5][2]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][2]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[4][2]~DUPLICATE_q\,
	combout => \cpu1|u0|Regs|Mux5~0_combout\);

-- Location: FF_X6_Y36_N41
\cpu1|u0|Regs|RegsH[3][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][2]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y36_N9
\cpu1|u0|Regs|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux5~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][2]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsH[0][2]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- (((\cpu1|u0|Regs|RegsH[3][2]~DUPLICATE_q\)))) ) ) # ( !\cpu1|u0|Regs|RegsH[1][2]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[0][2]~q\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- (((\cpu1|u0|Regs|RegsH[3][2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001111011101110000111100100010000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[0][2]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[3][2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[1][2]~q\,
	combout => \cpu1|u0|Regs|Mux5~1_combout\);

-- Location: LABCELL_X5_Y37_N6
\cpu1|u0|Regs|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux5~2_combout\ = ( \cpu1|u0|Regs|Mux5~1_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\) # (\cpu1|u0|Regs|Mux5~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux5~1_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|Regs|Mux5~0_combout\) ) ) ) # ( \cpu1|u0|Regs|Mux5~1_combout\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\)) # 
-- (\cpu1|u0|Regs|RegsH[2][2]~q\))) # (\cpu1|u0|RegAddrA[2]~8_combout\ & (((\cpu1|u0|Regs|Mux5~0_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|Mux5~1_combout\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (\cpu1|u0|Regs|RegsH[2][2]~q\ 
-- & (\cpu1|u0|RegAddrA[1]~3_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\ & (((\cpu1|u0|Regs|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111110100001101111100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[2][2]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux5~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux5~1_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux5~2_combout\);

-- Location: LABCELL_X6_Y37_N33
\cpu1|u0|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~45_sumout\ = SUM(( \cpu1|u0|Regs|Mux4~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~42\ ))
-- \cpu1|u0|Add8~46\ = CARRY(( \cpu1|u0|Regs|Mux4~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux4~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~42\,
	sumout => \cpu1|u0|Add8~45_sumout\,
	cout => \cpu1|u0|Add8~46\);

-- Location: LABCELL_X5_Y36_N36
\cpu1|u0|RegDIH[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[3]~3_combout\ = ( \cpu1|u0|Add8~45_sumout\ & ( \cpu1|u0|Save_Mux[3]~12_combout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(11))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux20~2_combout\)))) ) ) ) # ( !\cpu1|u0|Add8~45_sumout\ & ( \cpu1|u0|Save_Mux[3]~12_combout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|RegBusA_r\(11)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((!\cpu1|u0|RegDIL[7]~0_combout\) # ((\cpu1|u0|Regs|Mux20~2_combout\)))) ) ) ) # ( \cpu1|u0|Add8~45_sumout\ & ( !\cpu1|u0|Save_Mux[3]~12_combout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & ((!\cpu1|u0|RegDIL[7]~0_combout\) # ((\cpu1|u0|RegBusA_r\(11))))) # 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Regs|Mux20~2_combout\)))) ) ) ) # ( !\cpu1|u0|Add8~45_sumout\ & ( !\cpu1|u0|Save_Mux[3]~12_combout\ & ( (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(11))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux20~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegBusA_r\(11),
	datad => \cpu1|u0|Regs|ALT_INV_Mux20~2_combout\,
	datae => \cpu1|u0|ALT_INV_Add8~45_sumout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	combout => \cpu1|u0|RegDIH[3]~3_combout\);

-- Location: M10K_X3_Y36_N0
\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|u0|RegWEH~1_combout\,
	portbre => VCC,
	clk0 => \cpuClock~CLKENA0_outclk\,
	portadatain => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X16_Y36_N24
\cpu1|u0|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~33_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(14))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~30\ ))
-- \cpu1|u0|Add5~34\ = CARRY(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(14))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(14),
	datad => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~30\,
	sumout => \cpu1|u0|Add5~33_sumout\,
	cout => \cpu1|u0|Add5~34\);

-- Location: LABCELL_X16_Y36_N27
\cpu1|u0|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~37_sumout\ = SUM(( \cpu1|DI_Reg\(7) ) + ( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(13))) ) + ( \cpu1|u0|Add5~34\ ))
-- \cpu1|u0|Add5~38\ = CARRY(( \cpu1|DI_Reg\(7) ) + ( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(13))) ) + ( \cpu1|u0|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(13),
	datac => \cpu1|ALT_INV_DI_Reg\(7),
	dataf => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	cin => \cpu1|u0|Add5~34\,
	sumout => \cpu1|u0|Add5~37_sumout\,
	cout => \cpu1|u0|Add5~38\);

-- Location: LABCELL_X17_Y36_N18
\cpu1|u0|TmpAddr[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[9]~feeder_combout\ = \cpu1|u0|Add5~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Add5~37_sumout\,
	combout => \cpu1|u0|TmpAddr[9]~feeder_combout\);

-- Location: LABCELL_X12_Y31_N9
\cpu1|u0|mcode|Mux265~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux265~0_combout\ = ( \cpu1|u0|alu|Mux7~1_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|mcode|Mux92~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	combout => \cpu1|u0|mcode|Mux265~0_combout\);

-- Location: LABCELL_X12_Y31_N6
\cpu1|u0|mcode|Mux265~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux265~1_combout\ = ( \cpu1|u0|mcode|Mux92~2_combout\ & ( (!\cpu1|u0|mcode|Mux265~0_combout\ & ((!\cpu1|u0|alu|Q_t~7_combout\) # (!\cpu1|u0|IR\(7)))) ) ) # ( !\cpu1|u0|mcode|Mux92~2_combout\ & ( (!\cpu1|u0|mcode|Mux265~0_combout\ & 
-- (((!\cpu1|u0|alu|Q_t~7_combout\) # (!\cpu1|u0|IR\(7))) # (\cpu1|u0|IR\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000100110011001100010011001100110000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux265~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~2_combout\,
	combout => \cpu1|u0|mcode|Mux265~1_combout\);

-- Location: LABCELL_X12_Y31_N36
\cpu1|u0|mcode|Mux265~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux265~2_combout\ = ( \cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Mux265~1_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux57~3_combout\ & \cpu1|u0|mcode|Mux206~2_combout\)) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( 
-- \cpu1|u0|mcode|Mux265~1_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux57~3_combout\ & \cpu1|u0|mcode|Mux206~2_combout\)) ) ) ) # ( \cpu1|u0|ISet\(0) & ( !\cpu1|u0|mcode|Mux265~1_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & 
-- (\cpu1|u0|mcode|Mux57~3_combout\ & \cpu1|u0|mcode|Mux206~2_combout\)) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( !\cpu1|u0|mcode|Mux265~1_combout\ & ( (\cpu1|u0|mcode|Mux57~3_combout\ & ((!\cpu1|u0|ISet[1]~DUPLICATE_q\) # (\cpu1|u0|mcode|Mux206~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110011000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux206~2_combout\,
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux265~1_combout\,
	combout => \cpu1|u0|mcode|Mux265~2_combout\);

-- Location: LABCELL_X17_Y36_N42
\cpu1|u0|TmpAddr[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[14]~11_combout\ = ( \cpu1|u0|mcode|Mux265~2_combout\ & ( !\cpu1|u0|Equal57~2_combout\ ) ) # ( !\cpu1|u0|mcode|Mux265~2_combout\ & ( (!\cpu1|u0|mcode|Mux57~0_combout\) # (!\cpu1|u0|Equal57~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux265~2_combout\,
	combout => \cpu1|u0|TmpAddr[14]~11_combout\);

-- Location: LABCELL_X17_Y36_N9
\cpu1|u0|TmpAddr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~12_combout\ = (\cpu1|u0|Equal57~2_combout\ & \cpu1|u0|mcode|Mux265~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux265~2_combout\,
	combout => \cpu1|u0|TmpAddr~12_combout\);

-- Location: LABCELL_X17_Y36_N0
\cpu1|u0|TmpAddr[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[14]~13_combout\ = ( \cpu1|u0|TmpAddr~12_combout\ ) # ( !\cpu1|u0|TmpAddr~12_combout\ & ( !\cpu1|u0|TmpAddr[6]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_TmpAddr[6]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_TmpAddr~12_combout\,
	combout => \cpu1|u0|TmpAddr[14]~13_combout\);

-- Location: FF_X17_Y36_N19
\cpu1|u0|TmpAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[9]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(1),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(9));

-- Location: MLABCELL_X13_Y33_N12
\cpu1|u0|mcode|Mux77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~0_combout\ = ( \cpu1|u0|mcode|Mux102~1_combout\ & ( \cpu1|u0|alu|Q_t~5_combout\ & ( (!\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux245~0_combout\ & (!\cpu1|u0|IR\(2) $ (\cpu1|u0|IR\(7))))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(2))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux102~1_combout\ & ( \cpu1|u0|alu|Q_t~5_combout\ & ( (\cpu1|u0|mcode|Mux245~0_combout\ & ((!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(7))) # (\cpu1|u0|IR\(2) & ((\cpu1|u0|IR\(7)))))) ) ) ) # ( \cpu1|u0|mcode|Mux102~1_combout\ & 
-- ( !\cpu1|u0|alu|Q_t~5_combout\ & ( (!\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux245~0_combout\ & (!\cpu1|u0|IR\(2) $ (\cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|mcode|Mux102~1_combout\ & ( !\cpu1|u0|alu|Q_t~5_combout\ & ( (\cpu1|u0|mcode|Mux245~0_combout\ & 
-- ((!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(5) & !\cpu1|u0|IR\(7))) # (\cpu1|u0|IR\(2) & ((\cpu1|u0|IR\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000101000010000000010000001000000001010001100100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Mux245~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~5_combout\,
	combout => \cpu1|u0|mcode|Mux77~0_combout\);

-- Location: LABCELL_X14_Y32_N24
\cpu1|u0|mcode|Mux77~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux77~4_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(7) & !\cpu1|u0|IR\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux77~4_combout\);

-- Location: LABCELL_X14_Y33_N36
\cpu1|u0|mcode|Mux75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux75~0_combout\ = ( \cpu1|u0|mcode|Mux77~1_combout\ & ( \cpu1|u0|mcode|Mux77~4_combout\ & ( (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux77~0_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux77~3_combout\))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux77~1_combout\ & ( \cpu1|u0|mcode|Mux77~4_combout\ & ( (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux77~0_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux77~3_combout\))))) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(6))))) 
-- ) ) ) # ( \cpu1|u0|mcode|Mux77~1_combout\ & ( !\cpu1|u0|mcode|Mux77~4_combout\ & ( (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux77~0_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux77~3_combout\))))) # (\cpu1|u0|IR\(0) & 
-- (((\cpu1|u0|IR\(6))))) ) ) ) # ( !\cpu1|u0|mcode|Mux77~1_combout\ & ( !\cpu1|u0|mcode|Mux77~4_combout\ & ( ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux77~0_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux77~3_combout\)))) # (\cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111001111101000001100111110101111110000001010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux77~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux77~3_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|mcode|ALT_INV_Mux77~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux77~4_combout\,
	combout => \cpu1|u0|mcode|Mux75~0_combout\);

-- Location: MLABCELL_X13_Y35_N0
\cpu1|u0|mcode|Mux209~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~3_combout\ = ( !\cpu1|u0|MCycle\(2) & ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(5) & (!\cpu1|u0|MCycle\(0) $ (\cpu1|u0|MCycle\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_MCycle\(1),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux209~3_combout\);

-- Location: MLABCELL_X13_Y35_N21
\cpu1|u0|mcode|Mux209~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~4_combout\ = ( \cpu1|u0|mcode|Mux86~0_combout\ & ( (!\cpu1|u0|MCycle\(2) & ((!\cpu1|u0|MCycle\(0) & ((!\cpu1|u0|MCycle\(1)))) # (\cpu1|u0|MCycle\(0) & (\cpu1|u0|IR\(1) & \cpu1|u0|MCycle\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100001000000001010000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle\(1),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	combout => \cpu1|u0|mcode|Mux209~4_combout\);

-- Location: LABCELL_X12_Y35_N36
\cpu1|u0|mcode|Mux209~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~5_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(2)) ) ) ) # ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(2)) ) ) ) # ( 
-- !\cpu1|u0|IR\(1) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( !\cpu1|u0|MCycle\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux209~5_combout\);

-- Location: MLABCELL_X13_Y35_N27
\cpu1|u0|alu|Q_t~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~3_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|IR\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~3_combout\);

-- Location: MLABCELL_X13_Y35_N24
\cpu1|u0|mcode|Mux209~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux209~6_combout\ = ( !\cpu1|u0|alu|Q_t~4_combout\ & ( (\cpu1|u0|mcode|Mux209~5_combout\ & (!\cpu1|u0|IR\(7) & (!\cpu1|u0|MCycle\(2) & !\cpu1|u0|alu|Q_t~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux209~5_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_MCycle\(2),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	combout => \cpu1|u0|mcode|Mux209~6_combout\);

-- Location: MLABCELL_X13_Y35_N42
\cpu1|u0|mcode|Mux208~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux208~0_combout\ = ( \cpu1|u0|mcode|Mux209~4_combout\ & ( \cpu1|u0|mcode|Mux209~6_combout\ & ( (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux209~3_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|alu|Q_t~0_combout\))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux209~4_combout\ & ( \cpu1|u0|mcode|Mux209~6_combout\ & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux209~3_combout\) # ((\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(6) & (((!\cpu1|u0|IR\(0) & !\cpu1|u0|alu|Q_t~0_combout\)))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux209~4_combout\ & ( !\cpu1|u0|mcode|Mux209~6_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux209~3_combout\ & (!\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(6) & (((!\cpu1|u0|alu|Q_t~0_combout\) # (\cpu1|u0|IR\(0))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux209~4_combout\ & ( !\cpu1|u0|mcode|Mux209~6_combout\ & ( ((!\cpu1|u0|IR\(6) & (!\cpu1|u0|mcode|Mux209~3_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|alu|Q_t~0_combout\)))) # (\cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110001111101100111000001110111100100011001011000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux209~3_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux209~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux209~6_combout\,
	combout => \cpu1|u0|mcode|Mux208~0_combout\);

-- Location: LABCELL_X14_Y33_N33
\cpu1|u0|mcode|Set_Addr_To~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To~3_combout\ = ( \cpu1|u0|mcode|Mux208~0_combout\ & ( (((!\cpu1|u0|ISet\(0) & \cpu1|u0|mcode|Mux75~0_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Mux261~1_combout\) ) ) # ( !\cpu1|u0|mcode|Mux208~0_combout\ & ( 
-- (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((!\cpu1|u0|ISet\(0) & \cpu1|u0|mcode|Mux75~0_combout\)) # (\cpu1|u0|mcode|Mux261~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010110000001100001011000000111111101111110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux261~1_combout\,
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux75~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux208~0_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To~3_combout\);

-- Location: LABCELL_X14_Y33_N57
\cpu1|u0|mcode|Set_Addr_To[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ = ( \cpu1|u0|mcode|Set_Addr_To~3_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\cpu1|u0|mcode|Mux57~0_combout\) # (\cpu1|u0|mcode|Set_Addr_To~2_combout\))) ) ) # ( 
-- !\cpu1|u0|mcode|Set_Addr_To~3_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & (\cpu1|u0|mcode|Set_Addr_To~2_combout\ & \cpu1|u0|mcode|Mux57~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~3_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\);

-- Location: LABCELL_X12_Y31_N27
\cpu1|u0|mcode|Mux266~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux266~0_combout\ = ( \cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Mux206~2_combout\ & ( (\cpu1|u0|mcode|Mux46~0_combout\ & \cpu1|u0|ISet[1]~DUPLICATE_q\) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Mux206~2_combout\ & ( 
-- (\cpu1|u0|mcode|Mux46~0_combout\ & ((\cpu1|u0|ISet[1]~DUPLICATE_q\) # (\cpu1|u0|mcode|Mux265~0_combout\))) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( !\cpu1|u0|mcode|Mux206~2_combout\ & ( (\cpu1|u0|mcode|Mux265~0_combout\ & (\cpu1|u0|mcode|Mux46~0_combout\ & 
-- !\cpu1|u0|ISet[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000000000000000000011000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux265~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	datad => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux206~2_combout\,
	combout => \cpu1|u0|mcode|Mux266~0_combout\);

-- Location: LABCELL_X17_Y33_N51
\cpu1|u0|mcode|Set_Addr_To[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ = ( \cpu1|u0|mcode|Set_Addr_To~2_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\cpu1|u0|mcode|Set_Addr_To~7_combout\) # (\cpu1|u0|mcode|Mux57~0_combout\))) ) ) # ( 
-- !\cpu1|u0|mcode|Set_Addr_To~2_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\cpu1|u0|mcode|Mux57~0_combout\ & \cpu1|u0|mcode|Set_Addr_To~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\);

-- Location: LABCELL_X17_Y33_N45
\cpu1|u0|A[14]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~29_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( 
-- (!\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & (((\cpu1|u0|RegAddrA~0_combout\)) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\))) # (\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\cpu1|u0|mcode|Mux266~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001011101010011000101110101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux266~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\,
	combout => \cpu1|u0|A[14]~29_combout\);

-- Location: LABCELL_X14_Y33_N9
\cpu1|u0|mcode|Mux260~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux260~2_combout\ = ( \cpu1|u0|mcode|Mux209~2_combout\ & ( (((!\cpu1|u0|mcode|Mux260~1_combout\) # (\cpu1|u0|mcode|Mux260~0_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Mux57~0_combout\) ) ) # ( 
-- !\cpu1|u0|mcode|Mux209~2_combout\ & ( ((!\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|mcode|Mux260~1_combout\) # (\cpu1|u0|mcode|Mux260~0_combout\)))) # (\cpu1|u0|mcode|Mux57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101011101110111010101110111111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux260~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux260~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux209~2_combout\,
	combout => \cpu1|u0|mcode|Mux260~2_combout\);

-- Location: LABCELL_X17_Y33_N12
\cpu1|u0|A[14]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~49_combout\ = ( !\cpu1|u0|mcode|Mux57~0_combout\ & ( (!\cpu1|u0|RegAddrA~0_combout\ & (((!\cpu1|u0|mcode|Set_Addr_To~3_combout\ & (!\cpu1|u0|mcode|Set_Addr_To~7_combout\ & \cpu1|u0|mcode|Mux260~2_combout\))) # 
-- (\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\))) ) ) # ( \cpu1|u0|mcode|Mux57~0_combout\ & ( (!\cpu1|u0|RegAddrA~0_combout\ & (((!\cpu1|u0|mcode|Set_Addr_To~2_combout\ & ((\cpu1|u0|mcode|Mux260~2_combout\)))) # (\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000100010001000100010011000100010001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux260~2_combout\,
	datag => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~3_combout\,
	combout => \cpu1|u0|A[14]~49_combout\);

-- Location: LABCELL_X17_Y33_N6
\cpu1|u0|A[14]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~26_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( \cpu1|u0|NextIs_XY_Fetch~0_combout\ & ( (!\cpu1|u0|process_1~0_combout\ & \cpu1|u0|A[14]~49_combout\) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( 
-- \cpu1|u0|NextIs_XY_Fetch~0_combout\ & ( (!\cpu1|u0|process_1~0_combout\ & \cpu1|u0|A[14]~49_combout\) ) ) ) # ( \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( !\cpu1|u0|NextIs_XY_Fetch~0_combout\ & ( \cpu1|u0|A[14]~49_combout\ ) ) ) # ( 
-- !\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( !\cpu1|u0|NextIs_XY_Fetch~0_combout\ & ( (\cpu1|u0|A[14]~49_combout\ & ((!\cpu1|u0|process_1~0_combout\) # ((\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_1~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\,
	datad => \cpu1|u0|ALT_INV_A[14]~49_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	dataf => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~0_combout\,
	combout => \cpu1|u0|A[14]~26_combout\);

-- Location: LABCELL_X17_Y33_N48
\cpu1|u0|A[14]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~30_combout\ = ( \cpu1|u0|A[14]~26_combout\ & ( \cpu1|u0|PC[8]~0_combout\ ) ) # ( !\cpu1|u0|A[14]~26_combout\ & ( (\cpu1|u0|PC[8]~0_combout\ & ((!\cpu1|u0|A[14]~29_combout\) # (!\cpu1|u0|A~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A[14]~29_combout\,
	datac => \cpu1|u0|ALT_INV_A~3_combout\,
	datad => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A[14]~26_combout\,
	combout => \cpu1|u0|A[14]~30_combout\);

-- Location: LABCELL_X2_Y36_N45
\cpu1|u0|Regs|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~3_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(13) & ( \cpu1|u0|Regs|Mux32~1_combout\ ) ) # ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(13) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\ ) ) ) 
-- # ( !\cpu1|u0|Regs|RegsH_rtl_0_bypass\(13) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a6\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(13),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	combout => \cpu1|u0|Regs|Mux32~3_combout\);

-- Location: FF_X9_Y37_N16
\cpu1|u0|Regs|RegsL_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[2]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(12));

-- Location: LABCELL_X16_Y36_N3
\cpu1|u0|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~5_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\)) # (\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0_bypass\(13)))) ) + ( \cpu1|DI_Reg\(1) ) + ( \cpu1|u0|Add5~2\ ))
-- \cpu1|u0|Add5~6\ = CARRY(( (!\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\)) # (\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0_bypass\(13)))) ) + ( \cpu1|DI_Reg\(1) ) + ( \cpu1|u0|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(13),
	dataf => \cpu1|ALT_INV_DI_Reg\(1),
	cin => \cpu1|u0|Add5~2\,
	sumout => \cpu1|u0|Add5~5_sumout\,
	cout => \cpu1|u0|Add5~6\);

-- Location: LABCELL_X16_Y36_N6
\cpu1|u0|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~9_sumout\ = SUM(( \cpu1|DI_Reg\(2) ) + ( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(12))) ) + ( \cpu1|u0|Add5~6\ ))
-- \cpu1|u0|Add5~10\ = CARRY(( \cpu1|DI_Reg\(2) ) + ( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(12))) ) + ( \cpu1|u0|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(12),
	datad => \cpu1|ALT_INV_DI_Reg\(2),
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	cin => \cpu1|u0|Add5~6\,
	sumout => \cpu1|u0|Add5~9_sumout\,
	cout => \cpu1|u0|Add5~10\);

-- Location: LABCELL_X17_Y35_N18
\cpu1|u0|TmpAddr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~4_combout\ = ( \cpu1|u0|Add5~9_sumout\ & ( (\cpu1|u0|Equal57~2_combout\ & ((!\cpu1|u0|mcode|Mux264~1_combout\ & (\cpu1|u0|mcode|Mux57~0_combout\)) # (\cpu1|u0|mcode|Mux264~1_combout\ & ((\cpu1|DI_Reg\(2)))))) ) ) # ( 
-- !\cpu1|u0|Add5~9_sumout\ & ( (\cpu1|u0|mcode|Mux264~1_combout\ & (\cpu1|DI_Reg\(2) & \cpu1|u0|Equal57~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001001110000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux264~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(2),
	datad => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_Add5~9_sumout\,
	combout => \cpu1|u0|TmpAddr~4_combout\);

-- Location: FF_X17_Y35_N19
\cpu1|u0|TmpAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(2));

-- Location: MLABCELL_X18_Y33_N0
\cpu1|u0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~1_sumout\ = SUM(( \cpu1|u0|TmpAddr\(0) ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|Add1~2\ = CARRY(( \cpu1|u0|TmpAddr\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(0),
	cin => GND,
	sumout => \cpu1|u0|Add1~1_sumout\,
	cout => \cpu1|u0|Add1~2\);

-- Location: MLABCELL_X18_Y33_N3
\cpu1|u0|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~5_sumout\ = SUM(( \cpu1|u0|TmpAddr\(1) ) + ( GND ) + ( \cpu1|u0|Add1~2\ ))
-- \cpu1|u0|Add1~6\ = CARRY(( \cpu1|u0|TmpAddr\(1) ) + ( GND ) + ( \cpu1|u0|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(1),
	cin => \cpu1|u0|Add1~2\,
	sumout => \cpu1|u0|Add1~5_sumout\,
	cout => \cpu1|u0|Add1~6\);

-- Location: MLABCELL_X18_Y33_N6
\cpu1|u0|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~9_sumout\ = SUM(( \cpu1|u0|TmpAddr\(2) ) + ( GND ) + ( \cpu1|u0|Add1~6\ ))
-- \cpu1|u0|Add1~10\ = CARRY(( \cpu1|u0|TmpAddr\(2) ) + ( GND ) + ( \cpu1|u0|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_TmpAddr\(2),
	cin => \cpu1|u0|Add1~6\,
	sumout => \cpu1|u0|Add1~9_sumout\,
	cout => \cpu1|u0|Add1~10\);

-- Location: MLABCELL_X18_Y33_N9
\cpu1|u0|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~13_sumout\ = SUM(( \cpu1|u0|TmpAddr\(3) ) + ( GND ) + ( \cpu1|u0|Add1~10\ ))
-- \cpu1|u0|Add1~14\ = CARRY(( \cpu1|u0|TmpAddr\(3) ) + ( GND ) + ( \cpu1|u0|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_TmpAddr\(3),
	cin => \cpu1|u0|Add1~10\,
	sumout => \cpu1|u0|Add1~13_sumout\,
	cout => \cpu1|u0|Add1~14\);

-- Location: MLABCELL_X18_Y33_N12
\cpu1|u0|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~17_sumout\ = SUM(( \cpu1|u0|TmpAddr\(4) ) + ( GND ) + ( \cpu1|u0|Add1~14\ ))
-- \cpu1|u0|Add1~18\ = CARRY(( \cpu1|u0|TmpAddr\(4) ) + ( GND ) + ( \cpu1|u0|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(4),
	cin => \cpu1|u0|Add1~14\,
	sumout => \cpu1|u0|Add1~17_sumout\,
	cout => \cpu1|u0|Add1~18\);

-- Location: MLABCELL_X18_Y33_N15
\cpu1|u0|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~21_sumout\ = SUM(( \cpu1|u0|TmpAddr\(5) ) + ( GND ) + ( \cpu1|u0|Add1~18\ ))
-- \cpu1|u0|Add1~22\ = CARRY(( \cpu1|u0|TmpAddr\(5) ) + ( GND ) + ( \cpu1|u0|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(5),
	cin => \cpu1|u0|Add1~18\,
	sumout => \cpu1|u0|Add1~21_sumout\,
	cout => \cpu1|u0|Add1~22\);

-- Location: MLABCELL_X18_Y33_N18
\cpu1|u0|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~25_sumout\ = SUM(( \cpu1|u0|TmpAddr\(6) ) + ( GND ) + ( \cpu1|u0|Add1~22\ ))
-- \cpu1|u0|Add1~26\ = CARRY(( \cpu1|u0|TmpAddr\(6) ) + ( GND ) + ( \cpu1|u0|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_TmpAddr\(6),
	cin => \cpu1|u0|Add1~22\,
	sumout => \cpu1|u0|Add1~25_sumout\,
	cout => \cpu1|u0|Add1~26\);

-- Location: MLABCELL_X18_Y33_N21
\cpu1|u0|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~29_sumout\ = SUM(( \cpu1|u0|TmpAddr\(7) ) + ( GND ) + ( \cpu1|u0|Add1~26\ ))
-- \cpu1|u0|Add1~30\ = CARRY(( \cpu1|u0|TmpAddr\(7) ) + ( GND ) + ( \cpu1|u0|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(7),
	cin => \cpu1|u0|Add1~26\,
	sumout => \cpu1|u0|Add1~29_sumout\,
	cout => \cpu1|u0|Add1~30\);

-- Location: MLABCELL_X18_Y33_N24
\cpu1|u0|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~33_sumout\ = SUM(( \cpu1|u0|TmpAddr\(8) ) + ( GND ) + ( \cpu1|u0|Add1~30\ ))
-- \cpu1|u0|Add1~34\ = CARRY(( \cpu1|u0|TmpAddr\(8) ) + ( GND ) + ( \cpu1|u0|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_TmpAddr\(8),
	cin => \cpu1|u0|Add1~30\,
	sumout => \cpu1|u0|Add1~33_sumout\,
	cout => \cpu1|u0|Add1~34\);

-- Location: MLABCELL_X18_Y33_N27
\cpu1|u0|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~37_sumout\ = SUM(( \cpu1|u0|TmpAddr\(9) ) + ( GND ) + ( \cpu1|u0|Add1~34\ ))
-- \cpu1|u0|Add1~38\ = CARRY(( \cpu1|u0|TmpAddr\(9) ) + ( GND ) + ( \cpu1|u0|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(9),
	cin => \cpu1|u0|Add1~34\,
	sumout => \cpu1|u0|Add1~37_sumout\,
	cout => \cpu1|u0|Add1~38\);

-- Location: LABCELL_X14_Y36_N33
\cpu1|u0|A[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~0_combout\ = ( \cpu1|u0|mcode|Set_Addr_To~3_combout\ & ( (!\cpu1|u0|RegAddrA~0_combout\ & (((\cpu1|u0|mcode|Mux57~0_combout\ & !\cpu1|u0|mcode|Set_Addr_To~2_combout\)) # (\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\))) ) ) # ( 
-- !\cpu1|u0|mcode|Set_Addr_To~3_combout\ & ( (!\cpu1|u0|RegAddrA~0_combout\ & ((!\cpu1|u0|mcode|Mux57~0_combout\) # ((!\cpu1|u0|mcode|Set_Addr_To~2_combout\) # (\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100000000111011110000000001001111000000000100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~3_combout\,
	combout => \cpu1|u0|A[7]~0_combout\);

-- Location: LABCELL_X14_Y36_N0
\cpu1|u0|A[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~1_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|A[7]~0_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\cpu1|u0|mcode|Mux57~0_combout\ & ((\cpu1|u0|mcode|Set_Addr_To~7_combout\))) # 
-- (\cpu1|u0|mcode|Mux57~0_combout\ & (\cpu1|u0|mcode|Set_Addr_To~2_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|A[7]~0_combout\ ) ) # ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|A[7]~0_combout\ & ( 
-- (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\cpu1|u0|mcode|Mux57~0_combout\ & ((\cpu1|u0|mcode|Set_Addr_To~7_combout\))) # (\cpu1|u0|mcode|Mux57~0_combout\ & (\cpu1|u0|mcode|Set_Addr_To~2_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|A[7]~0_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\cpu1|u0|mcode|Mux57~0_combout\ & ((\cpu1|u0|mcode|Set_Addr_To~7_combout\))) # (\cpu1|u0|mcode|Mux57~0_combout\ & 
-- (\cpu1|u0|mcode|Set_Addr_To~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000011111111111111110001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~0_combout\,
	combout => \cpu1|u0|A[7]~1_combout\);

-- Location: LABCELL_X17_Y35_N45
\cpu1|u0|mcode|Special_LD[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Special_LD[2]~0_combout\ = ( \cpu1|u0|mcode|Mux198~1_combout\ & ( \cpu1|u0|ISet[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux198~1_combout\,
	combout => \cpu1|u0|mcode|Special_LD[2]~0_combout\);

-- Location: LABCELL_X17_Y35_N15
\cpu1|u0|R[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|R[7]~0_combout\ = ( !\cpu1|u0|IR\(5) & ( (\cpu1|u0|IR\(1) & (\cpu1|u0|Equal57~2_combout\ & \cpu1|u0|mcode|Special_LD[2]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|R[7]~0_combout\);

-- Location: LABCELL_X17_Y35_N12
\cpu1|u0|F~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~12_combout\ = ( \cpu1|u0|R[7]~0_combout\ & ( (!\cpu1|u0|IR\(1)) # ((!\cpu1|u0|mcode|Mux92~0_combout\) # (!\cpu1|u0|mcode|Special_LD[2]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_R[7]~0_combout\,
	combout => \cpu1|u0|F~12_combout\);

-- Location: LABCELL_X17_Y35_N42
\cpu1|u0|mcode|Special_LD[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Special_LD[0]~1_combout\ = ( !\cpu1|u0|IR\(5) & ( (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(3) & \cpu1|u0|mcode|Special_LD[2]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Special_LD[0]~1_combout\);

-- Location: LABCELL_X17_Y35_N3
\cpu1|u0|ACC[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[6]~2_combout\ = ( \cpu1|u0|mcode|Mux276~0_combout\ & ( (\cpu1|u0|mcode|Special_LD[0]~1_combout\ & \cpu1|u0|F~12_combout\) ) ) # ( !\cpu1|u0|mcode|Mux276~0_combout\ & ( (!\cpu1|u0|F~12_combout\) # (\cpu1|u0|mcode|Special_LD[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Special_LD[0]~1_combout\,
	datac => \cpu1|u0|ALT_INV_F~12_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	combout => \cpu1|u0|ACC[6]~2_combout\);

-- Location: MLABCELL_X18_Y35_N21
\cpu1|u0|ACC[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[6]~3_combout\ = ( !\cpu1|u0|ACC[6]~2_combout\ & ( !\cpu1|u0|F~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_F~12_combout\,
	dataf => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	combout => \cpu1|u0|ACC[6]~3_combout\);

-- Location: MLABCELL_X13_Y36_N45
\cpu1|u0|ACC~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~1_combout\ = ( \cpu1|u0|SP~0_combout\ & ( (\cpu1|u0|Read_To_Reg_r\(0) & (!\cpu1|u0|Read_To_Reg_r\(3) & (\cpu1|u0|Read_To_Reg_r\(1) & \cpu1|u0|Read_To_Reg_r\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	datab => \cpu1|u0|ALT_INV_Read_To_Reg_r\(3),
	datac => \cpu1|u0|ALT_INV_Read_To_Reg_r\(1),
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(2),
	dataf => \cpu1|u0|ALT_INV_SP~0_combout\,
	combout => \cpu1|u0|ACC~1_combout\);

-- Location: MLABCELL_X18_Y36_N6
\cpu1|u0|I[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[1]~2_combout\ = ( !\cpu1|u0|ACC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC\(1),
	combout => \cpu1|u0|I[1]~2_combout\);

-- Location: LABCELL_X17_Y35_N51
\cpu1|u0|ACC[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[6]~0_combout\ = ( \cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|R[7]~0_combout\ & (\cpu1|u0|IR\(1) & \cpu1|u0|mcode|Special_LD[2]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_R[7]~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	combout => \cpu1|u0|ACC[6]~0_combout\);

-- Location: LABCELL_X17_Y35_N48
\cpu1|u0|I[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[0]~0_combout\ = ( !\cpu1|u0|mcode|Special_LD[0]~1_combout\ & ( \cpu1|u0|ACC[6]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ACC[6]~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Special_LD[0]~1_combout\,
	combout => \cpu1|u0|I[0]~0_combout\);

-- Location: FF_X18_Y36_N7
\cpu1|u0|I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[1]~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(1));

-- Location: FF_X18_Y35_N32
\cpu1|u0|Ap[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(1),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(1));

-- Location: MLABCELL_X18_Y36_N30
\cpu1|u0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~1_sumout\ = SUM(( \cpu1|u0|R\(0) ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|Add0~2\ = CARRY(( \cpu1|u0|R\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(0),
	cin => GND,
	sumout => \cpu1|u0|Add0~1_sumout\,
	cout => \cpu1|u0|Add0~2\);

-- Location: LABCELL_X16_Y32_N15
\cpu1|u0|mcode|Mux100~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux100~2_combout\ = ( \cpu1|u0|mcode|Mux100~0_combout\ & ( (\cpu1|u0|mcode|Mux92~1_combout\ & (\cpu1|u0|mcode|Mux100~1_combout\ & \cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux100~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	combout => \cpu1|u0|mcode|Mux100~2_combout\);

-- Location: LABCELL_X16_Y32_N39
\cpu1|u0|F~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~15_combout\ = ( \cpu1|u0|mcode|Mux100~2_combout\ & ( \cpu1|u0|mcode|Mux279~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~2_combout\,
	combout => \cpu1|u0|F~15_combout\);

-- Location: LABCELL_X10_Y31_N0
\cpu1|u0|mcode|TStates[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[0]~3_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(3) & ( (\cpu1|u0|IR\(7) & \cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(3) & ( (\cpu1|u0|IR\(7) & \cpu1|u0|IR\(6)) ) ) ) # ( \cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(3) & ( 
-- (\cpu1|u0|IR\(7) & \cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(4)) # (\cpu1|u0|IntCycle~q\)))) # (\cpu1|u0|IR\(7) & (((\cpu1|u0|IR\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_IntCycle~q\,
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|mcode|TStates[0]~3_combout\);

-- Location: LABCELL_X10_Y31_N51
\cpu1|u0|mcode|TStates[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[0]~1_combout\ = ( \cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(3) & \cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|TStates[0]~1_combout\);

-- Location: LABCELL_X10_Y31_N42
\cpu1|u0|mcode|TStates[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[0]~0_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(3) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(3)) # ((\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(4))) ) ) ) # ( !\cpu1|u0|IR\(5) & ( 
-- !\cpu1|u0|IR\(2) & ( (\cpu1|u0|IR\(3) & (!\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000011001111110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|TStates[0]~0_combout\);

-- Location: LABCELL_X10_Y31_N30
\cpu1|u0|mcode|TStates[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[0]~2_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|IR\(7) & ( ((\cpu1|u0|mcode|TStates[0]~1_combout\ & ((\cpu1|u0|IR\(4)) # (\cpu1|u0|IR\(5))))) # (\cpu1|u0|mcode|TStates[0]~0_combout\) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|IR\(7) & ( ((\cpu1|u0|mcode|TStates[0]~1_combout\ & ((\cpu1|u0|IR\(4)) # (\cpu1|u0|IR\(5))))) # (\cpu1|u0|mcode|TStates[0]~0_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|IR\(7) & ( 
-- ((\cpu1|u0|mcode|TStates[0]~1_combout\ & (\cpu1|u0|IR\(5) & \cpu1|u0|IR\(4)))) # (\cpu1|u0|mcode|TStates[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111000000000000000000110111011101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_TStates[0]~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_TStates[0]~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|TStates[0]~2_combout\);

-- Location: LABCELL_X10_Y31_N36
\cpu1|u0|mcode|TStates[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[0]~4_combout\ = ( \cpu1|u0|mcode|TStates[0]~3_combout\ & ( \cpu1|u0|mcode|TStates[0]~2_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & ((!\cpu1|u0|mcode|Mux279~0_combout\) # ((!\cpu1|u0|mcode|Mux86~1_combout\ & 
-- !\cpu1|u0|mcode|Mux92~3_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|TStates[0]~3_combout\ & ( \cpu1|u0|mcode|TStates[0]~2_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & ((!\cpu1|u0|mcode|Mux86~1_combout\) # (!\cpu1|u0|mcode|Mux279~0_combout\))) ) ) ) # ( 
-- \cpu1|u0|mcode|TStates[0]~3_combout\ & ( !\cpu1|u0|mcode|TStates[0]~2_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & ((!\cpu1|u0|mcode|Mux279~0_combout\) # (!\cpu1|u0|mcode|Mux92~3_combout\))) ) ) ) # ( !\cpu1|u0|mcode|TStates[0]~3_combout\ & ( 
-- !\cpu1|u0|mcode|TStates[0]~2_combout\ & ( \cpu1|u0|mcode|Mux57~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101000001010100010101000101010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux86~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~3_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_TStates[0]~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_TStates[0]~2_combout\,
	combout => \cpu1|u0|mcode|TStates[0]~4_combout\);

-- Location: LABCELL_X12_Y35_N42
\cpu1|u0|mcode|Mux202~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~1_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|alu|Q_t~2_combout\ & ( (!\cpu1|u0|IR\(2)) # (((!\cpu1|u0|IR\(1)) # (!\cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(7))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( 
-- \cpu1|u0|alu|Q_t~2_combout\ & ( (!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(1) & !\cpu1|u0|IR\(0)))) ) ) ) # ( \cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|alu|Q_t~2_combout\ & ( ((!\cpu1|u0|IR\(1)) # (!\cpu1|u0|IR\(2) $ (!\cpu1|u0|IR\(0)))) # 
-- (\cpu1|u0|IR\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111111101100001000000000001111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	combout => \cpu1|u0|mcode|Mux202~1_combout\);

-- Location: MLABCELL_X13_Y34_N54
\cpu1|u0|mcode|Mux202~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~0_combout\ = ( \cpu1|u0|IR\(0) & ( !\cpu1|u0|MCycle\(2) & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(0) & ((!\cpu1|u0|mcode|Mux206~0_combout\) # (!\cpu1|u0|IR\(7))))) ) ) ) # ( !\cpu1|u0|IR\(0) & ( !\cpu1|u0|MCycle\(2) 
-- & ( (!\cpu1|u0|MCycle\(0) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\) # ((\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|IR\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000100000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle\(2),
	combout => \cpu1|u0|mcode|Mux202~0_combout\);

-- Location: LABCELL_X12_Y34_N54
\cpu1|u0|alu|Q_t~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~8_combout\ = ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (((!\cpu1|u0|MCycle\(0))))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(1) & \cpu1|u0|MCycle\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000010111100000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~8_combout\);

-- Location: LABCELL_X12_Y34_N12
\cpu1|u0|mcode|Mux202~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~2_combout\ = ( !\cpu1|u0|alu|Q_t~8_combout\ & ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(0)) ) ) ) # ( \cpu1|u0|alu|Q_t~8_combout\ & ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( (!\cpu1|u0|IR\(2) & 
-- (((\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(2) & (((!\cpu1|u0|alu|Q_t~6_combout\) # (!\cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(4)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~8_combout\ & ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( ((!\cpu1|u0|IR\(2)) # ((!\cpu1|u0|alu|Q_t~6_combout\) 
-- # (!\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101001100111111110111001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~6_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|alu|ALT_INV_Q_t~8_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux202~2_combout\);

-- Location: LABCELL_X16_Y35_N12
\cpu1|u0|mcode|Mux202~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~3_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|mcode|Mux202~1_combout\ & (\cpu1|u0|IR\(6)))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|mcode|Mux202~0_combout\) # 
-- (\cpu1|u0|IR\(6))))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux202~1_combout\) # ((!\cpu1|u0|IR\(6))))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|mcode|Mux202~0_combout\) # 
-- (\cpu1|u0|IR\(6))))) ) ) ) # ( \cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|mcode|Mux202~1_combout\ & (\cpu1|u0|IR\(6)))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(6) & 
-- !\cpu1|u0|mcode|Mux202~0_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux202~1_combout\) # ((!\cpu1|u0|IR\(6))))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(6) & 
-- !\cpu1|u0|mcode|Mux202~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011001000001110000000100011111011110010110011101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux202~1_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux202~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux202~2_combout\,
	combout => \cpu1|u0|mcode|Mux202~3_combout\);

-- Location: LABCELL_X16_Y35_N36
\cpu1|u0|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal0~0_combout\ = ( \cpu1|u0|mcode|TStates[0]~4_combout\ & ( \cpu1|u0|mcode|Mux202~3_combout\ & ( !\cpu1|u0|TState\(0) $ (((!\cpu1|u0|ISet[1]~DUPLICATE_q\) # (\cpu1|u0|mcode|Mux57~0_combout\))) ) ) ) # ( !\cpu1|u0|mcode|TStates[0]~4_combout\ & 
-- ( \cpu1|u0|mcode|Mux202~3_combout\ & ( !\cpu1|u0|TState\(0) $ (\cpu1|u0|mcode|Mux57~0_combout\) ) ) ) # ( \cpu1|u0|mcode|TStates[0]~4_combout\ & ( !\cpu1|u0|mcode|Mux202~3_combout\ & ( \cpu1|u0|TState\(0) ) ) ) # ( !\cpu1|u0|mcode|TStates[0]~4_combout\ & 
-- ( !\cpu1|u0|mcode|Mux202~3_combout\ & ( !\cpu1|u0|TState\(0) $ (\cpu1|u0|mcode|Mux57~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010101010101010110100101101001010110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TState\(0),
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_TStates[0]~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux202~3_combout\,
	combout => \cpu1|u0|Equal0~0_combout\);

-- Location: FF_X7_Y35_N49
\cpu1|u0|TState[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TState[1]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TState\(1));

-- Location: LABCELL_X10_Y35_N24
\cpu1|u0|mcode|TStates[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[1]~5_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(7) & !\cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(7) & !\cpu1|u0|IR\(6)) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|IR\(1) 
-- & ( (\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(6) & \cpu1|u0|IR\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|TStates[1]~5_combout\);

-- Location: LABCELL_X10_Y33_N57
\cpu1|u0|mcode|TStates[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|TStates[1]~6_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|TStates[1]~5_combout\ & ( \cpu1|u0|mcode|Mux57~4_combout\ ) ) ) # ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|TStates[1]~5_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & 
-- ((!\cpu1|u0|mcode|Mux279~0_combout\) # (!\cpu1|u0|IR\(0)))) ) ) ) # ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|mcode|TStates[1]~5_combout\ & ( \cpu1|u0|mcode|Mux57~4_combout\ ) ) ) # ( !\cpu1|u0|IR\(2) & ( !\cpu1|u0|mcode|TStates[1]~5_combout\ & ( 
-- \cpu1|u0|mcode|Mux57~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010100010101000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_TStates[1]~5_combout\,
	combout => \cpu1|u0|mcode|TStates[1]~6_combout\);

-- Location: MLABCELL_X9_Y33_N15
\cpu1|u0|mcode|Mux202~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~5_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|mcode|Mux202~4_combout\ & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\) # (!\cpu1|u0|IR\(0))))) # (\cpu1|u0|MCycle\(0) & 
-- (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|mcode|Mux202~4_combout\ & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\)) # (\cpu1|u0|MCycle\(0) & 
-- (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) ) ) # ( \cpu1|u0|IR\(1) & ( !\cpu1|u0|mcode|Mux202~4_combout\ & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) ) ) # ( 
-- !\cpu1|u0|IR\(1) & ( !\cpu1|u0|mcode|Mux202~4_combout\ & ( (!\cpu1|u0|MCycle\(0) & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & !\cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010011000100110001001100010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle\(0),
	datab => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux202~4_combout\,
	combout => \cpu1|u0|mcode|Mux202~5_combout\);

-- Location: LABCELL_X12_Y33_N57
\cpu1|u0|mcode|Mux202~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux202~6_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|alu|Q_t~2_combout\ & (!\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(0)))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|IR\(1) & ( 
-- ((!\cpu1|u0|IR\(2) & ((!\cpu1|u0|alu|Q_t~2_combout\) # (\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(7)) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|IR\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010111111111100111000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux202~6_combout\);

-- Location: LABCELL_X10_Y33_N18
\cpu1|u0|mcode|Mux201~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux201~0_combout\ = ( \cpu1|u0|mcode|Mux202~6_combout\ & ( \cpu1|u0|mcode|Mux202~2_combout\ & ( ((!\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux57~4_combout\))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|mcode|Mux202~5_combout\))) # (\cpu1|u0|IR\(6)) ) ) ) 
-- # ( !\cpu1|u0|mcode|Mux202~6_combout\ & ( \cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(5) & (((!\cpu1|u0|mcode|Mux57~4_combout\ & !\cpu1|u0|IR\(6))))) # (\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux202~5_combout\) # ((\cpu1|u0|IR\(6))))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux202~6_combout\ & ( !\cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(5) & (((!\cpu1|u0|mcode|Mux57~4_combout\) # (\cpu1|u0|IR\(6))))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|mcode|Mux202~5_combout\ & ((!\cpu1|u0|IR\(6))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux202~6_combout\ & ( !\cpu1|u0|mcode|Mux202~2_combout\ & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(5) & ((!\cpu1|u0|mcode|Mux57~4_combout\))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|mcode|Mux202~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001001010101011100100010101011110010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|mcode|ALT_INV_Mux202~5_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|mcode|ALT_INV_Mux202~6_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux202~2_combout\,
	combout => \cpu1|u0|mcode|Mux201~0_combout\);

-- Location: LABCELL_X10_Y33_N9
\cpu1|u0|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal0~1_combout\ = ( \cpu1|u0|mcode|TStates[1]~6_combout\ & ( \cpu1|u0|mcode|Mux201~0_combout\ & ( !\cpu1|u0|TState\(1) $ (((!\cpu1|u0|ISet[1]~DUPLICATE_q\) # (\cpu1|u0|mcode|Mux57~0_combout\))) ) ) ) # ( !\cpu1|u0|mcode|TStates[1]~6_combout\ & 
-- ( \cpu1|u0|mcode|Mux201~0_combout\ & ( !\cpu1|u0|mcode|Mux57~0_combout\ $ (\cpu1|u0|TState\(1)) ) ) ) # ( \cpu1|u0|mcode|TStates[1]~6_combout\ & ( !\cpu1|u0|mcode|Mux201~0_combout\ & ( \cpu1|u0|TState\(1) ) ) ) # ( !\cpu1|u0|mcode|TStates[1]~6_combout\ & 
-- ( !\cpu1|u0|mcode|Mux201~0_combout\ & ( !\cpu1|u0|mcode|Mux57~0_combout\ $ (\cpu1|u0|TState\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000011110000111111000011110000110100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datac => \cpu1|u0|ALT_INV_TState\(1),
	datae => \cpu1|u0|mcode|ALT_INV_TStates[1]~6_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux201~0_combout\,
	combout => \cpu1|u0|Equal0~1_combout\);

-- Location: LABCELL_X17_Y35_N6
\cpu1|u0|ACC[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[6]~6_combout\ = ( \cpu1|u0|Equal0~0_combout\ & ( \cpu1|u0|Equal0~1_combout\ & ( \cpu1|u0|mcode|Mux276~0_combout\ ) ) ) # ( !\cpu1|u0|Equal0~0_combout\ & ( \cpu1|u0|Equal0~1_combout\ & ( \cpu1|u0|mcode|Mux276~0_combout\ ) ) ) # ( 
-- \cpu1|u0|Equal0~0_combout\ & ( !\cpu1|u0|Equal0~1_combout\ & ( \cpu1|u0|mcode|Mux276~0_combout\ ) ) ) # ( !\cpu1|u0|Equal0~0_combout\ & ( !\cpu1|u0|Equal0~1_combout\ & ( (\cpu1|u0|mcode|Mux276~0_combout\ & ((!\cpu1|u0|F~15_combout\) # 
-- (\cpu1|u0|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal0~2_combout\,
	datab => \cpu1|u0|ALT_INV_F~15_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	datae => \cpu1|u0|ALT_INV_Equal0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~1_combout\,
	combout => \cpu1|u0|ACC[6]~6_combout\);

-- Location: MLABCELL_X18_Y35_N18
\cpu1|u0|ACC[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[6]~7_combout\ = ( \cpu1|u0|ACC[6]~0_combout\ & ( \cpu1|u0|ACC~1_combout\ ) ) # ( !\cpu1|u0|ACC[6]~0_combout\ & ( (((!\cpu1|u0|ACC[6]~6_combout\ & \cpu1|u0|process_0~0_combout\)) # (\cpu1|u0|R[7]~0_combout\)) # (\cpu1|u0|ACC~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111110111011101111111011101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datab => \cpu1|u0|ALT_INV_R[7]~0_combout\,
	datac => \cpu1|u0|ALT_INV_ACC[6]~6_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_ACC[6]~0_combout\,
	combout => \cpu1|u0|ACC[6]~7_combout\);

-- Location: FF_X18_Y35_N5
\cpu1|u0|ACC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(0));

-- Location: FF_X18_Y35_N17
\cpu1|u0|Ap[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(0),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(0));

-- Location: MLABCELL_X18_Y36_N0
\cpu1|u0|I[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[0]~1_combout\ = ( !\cpu1|u0|ACC[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\,
	combout => \cpu1|u0|I[0]~1_combout\);

-- Location: FF_X18_Y36_N2
\cpu1|u0|I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[0]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(0));

-- Location: MLABCELL_X18_Y35_N15
\cpu1|u0|ACC~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~4_combout\ = ( \cpu1|u0|I\(0) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(0))))) # (\cpu1|u0|F~12_combout\ & ((!\cpu1|u0|ACC[6]~2_combout\) # ((\cpu1|u0|R\(0))))) ) ) # ( !\cpu1|u0|I\(0) & ( 
-- (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|F~12_combout\ & ((!\cpu1|u0|Ap\(0)))) # (\cpu1|u0|F~12_combout\ & (\cpu1|u0|R\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001001000110000000101100111010001010110011101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_R\(0),
	datad => \cpu1|u0|ALT_INV_Ap\(0),
	dataf => \cpu1|u0|ALT_INV_I\(0),
	combout => \cpu1|u0|ACC~4_combout\);

-- Location: MLABCELL_X18_Y35_N3
\cpu1|u0|ACC~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~5_combout\ = ( \cpu1|u0|ACC~4_combout\ & ( (\cpu1|u0|ACC~1_combout\ & !\cpu1|u0|Save_Mux[0]~4_combout\) ) ) # ( !\cpu1|u0|ACC~4_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # ((!\cpu1|u0|ACC\(0))))) # 
-- (\cpu1|u0|ACC~1_combout\ & (((!\cpu1|u0|Save_Mux[0]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111000111111001011100000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(0),
	dataf => \cpu1|u0|ALT_INV_ACC~4_combout\,
	combout => \cpu1|u0|ACC~5_combout\);

-- Location: FF_X18_Y35_N4
\cpu1|u0|ACC[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC[0]~DUPLICATE_q\);

-- Location: MLABCELL_X18_Y36_N57
\cpu1|u0|ACC[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[0]~_wirecell_combout\ = ( !\cpu1|u0|ACC[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\,
	combout => \cpu1|u0|ACC[0]~_wirecell_combout\);

-- Location: LABCELL_X17_Y35_N0
\cpu1|u0|R~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|R~1_combout\ = ( \cpu1|u0|IR\(1) & ( (\cpu1|u0|mcode|Mux92~0_combout\ & (\cpu1|u0|mcode|Special_LD[0]~1_combout\ & (\cpu1|u0|mcode|Special_LD[2]~0_combout\ & \cpu1|u0|Equal57~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Special_LD[0]~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|R~1_combout\);

-- Location: MLABCELL_X18_Y36_N12
\cpu1|u0|R[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|R[6]~2_combout\ = ( \cpu1|u0|process_0~0_combout\ & ( \cpu1|u0|R~1_combout\ ) ) # ( !\cpu1|u0|process_0~0_combout\ & ( (\cpu1|u0|R~1_combout\) # (\cpu1|u0|Equal57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datad => \cpu1|u0|ALT_INV_R~1_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~0_combout\,
	combout => \cpu1|u0|R[6]~2_combout\);

-- Location: FF_X18_Y36_N31
\cpu1|u0|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~1_sumout\,
	asdata => \cpu1|u0|ACC[0]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(0));

-- Location: MLABCELL_X18_Y36_N33
\cpu1|u0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~5_sumout\ = SUM(( \cpu1|u0|R\(1) ) + ( GND ) + ( \cpu1|u0|Add0~2\ ))
-- \cpu1|u0|Add0~6\ = CARRY(( \cpu1|u0|R\(1) ) + ( GND ) + ( \cpu1|u0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(1),
	cin => \cpu1|u0|Add0~2\,
	sumout => \cpu1|u0|Add0~5_sumout\,
	cout => \cpu1|u0|Add0~6\);

-- Location: MLABCELL_X18_Y36_N27
\cpu1|u0|ACC[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[1]~_wirecell_combout\ = ( !\cpu1|u0|ACC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC\(1),
	combout => \cpu1|u0|ACC[1]~_wirecell_combout\);

-- Location: FF_X18_Y36_N34
\cpu1|u0|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~5_sumout\,
	asdata => \cpu1|u0|ACC[1]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(1));

-- Location: MLABCELL_X18_Y35_N30
\cpu1|u0|ACC~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~8_combout\ = ( \cpu1|u0|R\(1) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(1))))) # (\cpu1|u0|F~12_combout\ & (((\cpu1|u0|I\(1))) # (\cpu1|u0|ACC[6]~2_combout\))) ) ) # ( !\cpu1|u0|R\(1) & ( 
-- (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(1))))) # (\cpu1|u0|F~12_combout\ & (!\cpu1|u0|ACC[6]~2_combout\ & (\cpu1|u0|I\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100001001100000010000110111000101010011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_I\(1),
	datad => \cpu1|u0|ALT_INV_Ap\(1),
	dataf => \cpu1|u0|ALT_INV_R\(1),
	combout => \cpu1|u0|ACC~8_combout\);

-- Location: MLABCELL_X18_Y35_N54
\cpu1|u0|ACC~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~9_combout\ = ( \cpu1|u0|ACC~8_combout\ & ( (\cpu1|u0|ACC~1_combout\ & !\cpu1|u0|Save_Mux[1]~11_combout\) ) ) # ( !\cpu1|u0|ACC~8_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # ((!\cpu1|u0|ACC\(1))))) # 
-- (\cpu1|u0|ACC~1_combout\ & (((!\cpu1|u0|Save_Mux[1]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111000111111001011100000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(1),
	dataf => \cpu1|u0|ALT_INV_ACC~8_combout\,
	combout => \cpu1|u0|ACC~9_combout\);

-- Location: FF_X18_Y35_N56
\cpu1|u0|ACC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(1));

-- Location: MLABCELL_X13_Y36_N51
\cpu1|u0|A~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~34_combout\ = ( \cpu1|u0|ACC\(1) & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|SP[9]~DUPLICATE_q\ & \cpu1|u0|A[7]~1_combout\) ) ) ) # ( !\cpu1|u0|ACC\(1) & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( 
-- (!\cpu1|u0|SP[9]~DUPLICATE_q\) # (!\cpu1|u0|A[7]~1_combout\) ) ) ) # ( \cpu1|u0|ACC\(1) & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|A[7]~1_combout\ & (\cpu1|u0|Add1~37_sumout\)) # (\cpu1|u0|A[7]~1_combout\ & ((\cpu1|u0|PC\(9)))) ) ) ) # ( 
-- !\cpu1|u0|ACC\(1) & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|A[7]~1_combout\ & (\cpu1|u0|Add1~37_sumout\)) # (\cpu1|u0|A[7]~1_combout\ & ((\cpu1|u0|PC\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111111111111110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add1~37_sumout\,
	datab => \cpu1|u0|ALT_INV_SP[9]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_PC\(9),
	datad => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	datae => \cpu1|u0|ALT_INV_ACC\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	combout => \cpu1|u0|A~34_combout\);

-- Location: LABCELL_X17_Y34_N12
\cpu1|u0|A[14]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~27_combout\ = ( !\cpu1|u0|mcode|Mux294~0_combout\ & ( (!\cpu1|u0|mcode|Mux279~0_combout\) # ((!\cpu1|u0|mcode|Mux112~1_combout\ & ((!\cpu1|u0|mcode|Mux113~0_combout\) # (!\cpu1|u0|mcode|Mux113~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100000111111111110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux113~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux112~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\,
	combout => \cpu1|u0|A[14]~27_combout\);

-- Location: LABCELL_X14_Y36_N21
\cpu1|u0|A[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~25_combout\ = ( \cpu1|u0|mcode|Set_Addr_To~7_combout\ & ( \cpu1|u0|A[7]~0_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To~7_combout\ & ( \cpu1|u0|A[7]~0_combout\ & ( 
-- !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ ) ) ) # ( \cpu1|u0|mcode|Set_Addr_To~7_combout\ & ( !\cpu1|u0|A[7]~0_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|mcode|Mux57~0_combout\) # 
-- (\cpu1|u0|mcode|Set_Addr_To~2_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To~7_combout\ & ( !\cpu1|u0|A[7]~0_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|mcode|Set_Addr_To~2_combout\ 
-- & \cpu1|u0|mcode|Mux57~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010000000100011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~7_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~0_combout\,
	combout => \cpu1|u0|A[7]~25_combout\);

-- Location: LABCELL_X17_Y33_N0
\cpu1|u0|A[14]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~28_combout\ = ( \cpu1|u0|A[14]~27_combout\ & ( \cpu1|u0|A[7]~25_combout\ & ( (!\cpu1|u0|process_0~1_combout\ & (\cpu1|u0|A[14]~26_combout\ & \cpu1|u0|mcode|Mux287~5_combout\)) ) ) ) # ( !\cpu1|u0|A[14]~27_combout\ & ( 
-- \cpu1|u0|A[7]~25_combout\ & ( \cpu1|u0|mcode|Mux287~5_combout\ ) ) ) # ( \cpu1|u0|A[14]~27_combout\ & ( !\cpu1|u0|A[7]~25_combout\ & ( (!\cpu1|u0|process_0~1_combout\ & (\cpu1|u0|mcode|Mux287~5_combout\ & ((!\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\) # 
-- (\cpu1|u0|A[14]~26_combout\)))) ) ) ) # ( !\cpu1|u0|A[14]~27_combout\ & ( !\cpu1|u0|A[7]~25_combout\ & ( \cpu1|u0|mcode|Mux287~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001010001000000000111111110000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~1_combout\,
	datab => \cpu1|u0|ALT_INV_A[14]~26_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux287~5_combout\,
	datae => \cpu1|u0|ALT_INV_A[14]~27_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~25_combout\,
	combout => \cpu1|u0|A[14]~28_combout\);

-- Location: LABCELL_X19_Y33_N12
\cpu1|u0|A~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~35_combout\ = ( \cpu1|DI_Reg\(1) & ( \cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & ((\cpu1|u0|Regs|Mux32~3_combout\))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|TmpAddr\(9))) ) ) ) # ( !\cpu1|DI_Reg\(1) & ( 
-- \cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & ((\cpu1|u0|Regs|Mux32~3_combout\))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|TmpAddr\(9))) ) ) ) # ( \cpu1|DI_Reg\(1) & ( !\cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\) # 
-- (\cpu1|u0|A~34_combout\) ) ) ) # ( !\cpu1|DI_Reg\(1) & ( !\cpu1|u0|A[14]~28_combout\ & ( (\cpu1|u0|A[14]~30_combout\ & \cpu1|u0|A~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(9),
	datab => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux32~3_combout\,
	datad => \cpu1|u0|ALT_INV_A~34_combout\,
	datae => \cpu1|ALT_INV_DI_Reg\(1),
	dataf => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	combout => \cpu1|u0|A~35_combout\);

-- Location: LABCELL_X17_Y34_N45
\cpu1|u0|A[14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~32_combout\ = ( \cpu1|u0|mcode|Mux112~1_combout\ & ( \cpu1|u0|process_0~1_combout\ & ( !\cpu1|u0|mcode|Mux279~0_combout\ ) ) ) # ( !\cpu1|u0|mcode|Mux112~1_combout\ & ( \cpu1|u0|process_0~1_combout\ & ( (!\cpu1|u0|mcode|Mux113~0_combout\) # 
-- ((!\cpu1|u0|mcode|Mux279~0_combout\) # (!\cpu1|u0|mcode|Mux113~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111111101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux113~1_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux112~1_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~1_combout\,
	combout => \cpu1|u0|A[14]~32_combout\);

-- Location: MLABCELL_X18_Y34_N36
\cpu1|u0|A[14]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[14]~33_combout\ = ( \cpu1|u0|PC[8]~0_combout\ & ( \cpu1|u0|A[14]~32_combout\ ) ) # ( !\cpu1|u0|PC[8]~0_combout\ & ( \cpu1|u0|A[14]~32_combout\ & ( !\cpu1|u0|process_0~0_combout\ ) ) ) # ( \cpu1|u0|PC[8]~0_combout\ & ( 
-- !\cpu1|u0|A[14]~32_combout\ & ( !\cpu1|u0|process_0~0_combout\ ) ) ) # ( !\cpu1|u0|PC[8]~0_combout\ & ( !\cpu1|u0|A[14]~32_combout\ & ( !\cpu1|u0|process_0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A[14]~32_combout\,
	combout => \cpu1|u0|A[14]~33_combout\);

-- Location: LABCELL_X17_Y35_N24
\cpu1|u0|A~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~9_combout\ = ( \cpu1|u0|Equal0~1_combout\ & ( (\cpu1|u0|Equal57~0_combout\ & !\cpu1|u0|process_0~0_combout\) ) ) # ( !\cpu1|u0|Equal0~1_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (((\cpu1|u0|Equal57~0_combout\)))) # 
-- (\cpu1|u0|process_0~0_combout\ & (!\cpu1|u0|Equal0~2_combout\ & (!\cpu1|u0|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001000000011111000100000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal0~2_combout\,
	datab => \cpu1|u0|ALT_INV_Equal0~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~1_combout\,
	combout => \cpu1|u0|A~9_combout\);

-- Location: FF_X19_Y33_N13
\cpu1|u0|A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~35_combout\,
	asdata => \cpu1|u0|I\(1),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(9));

-- Location: FF_X2_Y36_N25
\cpu1|u0|Regs|RegsH_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(12));

-- Location: LABCELL_X2_Y36_N24
\cpu1|u0|Regs|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~4_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(12) & ( \cpu1|u0|Regs|Mux32~1_combout\ ) ) # ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(12) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\ ) ) ) 
-- # ( !\cpu1|u0|Regs|RegsH_rtl_0_bypass\(12) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(12),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	combout => \cpu1|u0|Regs|Mux32~4_combout\);

-- Location: LABCELL_X16_Y36_N30
\cpu1|u0|Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~41_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(12))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~38\ ))
-- \cpu1|u0|Add5~42\ = CARRY(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a5\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(12))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(12),
	datac => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~38\,
	sumout => \cpu1|u0|Add5~41_sumout\,
	cout => \cpu1|u0|Add5~42\);

-- Location: LABCELL_X17_Y36_N21
\cpu1|u0|TmpAddr[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[10]~feeder_combout\ = ( \cpu1|u0|Add5~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_Add5~41_sumout\,
	combout => \cpu1|u0|TmpAddr[10]~feeder_combout\);

-- Location: FF_X17_Y36_N22
\cpu1|u0|TmpAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[10]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(10));

-- Location: FF_X18_Y35_N59
\cpu1|u0|ACC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~11_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(2));

-- Location: LABCELL_X19_Y32_N45
\cpu1|u0|I[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[2]~3_combout\ = ( !\cpu1|u0|ACC[2]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\,
	combout => \cpu1|u0|I[2]~3_combout\);

-- Location: FF_X19_Y32_N46
\cpu1|u0|I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[2]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(2));

-- Location: FF_X18_Y35_N26
\cpu1|u0|Ap[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(2));

-- Location: MLABCELL_X18_Y36_N36
\cpu1|u0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~9_sumout\ = SUM(( \cpu1|u0|R\(2) ) + ( GND ) + ( \cpu1|u0|Add0~6\ ))
-- \cpu1|u0|Add0~10\ = CARRY(( \cpu1|u0|R\(2) ) + ( GND ) + ( \cpu1|u0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(2),
	cin => \cpu1|u0|Add0~6\,
	sumout => \cpu1|u0|Add0~9_sumout\,
	cout => \cpu1|u0|Add0~10\);

-- Location: MLABCELL_X18_Y36_N24
\cpu1|u0|ACC[2]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[2]~_wirecell_combout\ = !\cpu1|u0|ACC[2]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\,
	combout => \cpu1|u0|ACC[2]~_wirecell_combout\);

-- Location: FF_X18_Y36_N37
\cpu1|u0|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~9_sumout\,
	asdata => \cpu1|u0|ACC[2]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(2));

-- Location: MLABCELL_X18_Y35_N24
\cpu1|u0|ACC~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~10_combout\ = ( \cpu1|u0|R\(2) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(2))))) # (\cpu1|u0|F~12_combout\ & (((\cpu1|u0|I\(2))) # (\cpu1|u0|ACC[6]~2_combout\))) ) ) # ( !\cpu1|u0|R\(2) & ( 
-- (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(2))))) # (\cpu1|u0|F~12_combout\ & (!\cpu1|u0|ACC[6]~2_combout\ & (\cpu1|u0|I\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100001001100000010000110111000101010011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_I\(2),
	datad => \cpu1|u0|ALT_INV_Ap\(2),
	dataf => \cpu1|u0|ALT_INV_R\(2),
	combout => \cpu1|u0|ACC~10_combout\);

-- Location: MLABCELL_X18_Y35_N57
\cpu1|u0|ACC~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~11_combout\ = ( \cpu1|u0|ACC~10_combout\ & ( (\cpu1|u0|ACC~1_combout\ & !\cpu1|u0|Save_Mux[2]~10_combout\) ) ) # ( !\cpu1|u0|ACC~10_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # ((!\cpu1|u0|ACC\(2))))) # 
-- (\cpu1|u0|ACC~1_combout\ & (((!\cpu1|u0|Save_Mux[2]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111000111111001011100000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(2),
	dataf => \cpu1|u0|ALT_INV_ACC~10_combout\,
	combout => \cpu1|u0|ACC~11_combout\);

-- Location: FF_X18_Y35_N58
\cpu1|u0|ACC[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~11_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC[2]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y30_N27
\cpu1|u0|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~37_sumout\ = SUM(( !\cpu1|u0|SP\(9) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~34\ ))
-- \cpu1|u0|Add7~38\ = CARRY(( !\cpu1|u0|SP\(9) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(9),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~34\,
	sumout => \cpu1|u0|Add7~37_sumout\,
	cout => \cpu1|u0|Add7~38\);

-- Location: MLABCELL_X13_Y30_N30
\cpu1|u0|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~41_sumout\ = SUM(( !\cpu1|u0|SP\(10) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~38\ ))
-- \cpu1|u0|Add7~42\ = CARRY(( !\cpu1|u0|SP\(10) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(10),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~38\,
	sumout => \cpu1|u0|Add7~41_sumout\,
	cout => \cpu1|u0|Add7~42\);

-- Location: MLABCELL_X13_Y30_N57
\cpu1|u0|SP~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~17_combout\ = ( \cpu1|u0|Add7~41_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux32~4_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[2]~10_combout\)))) ) ) # ( 
-- !\cpu1|u0|Add7~41_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\) # ((!\cpu1|u0|Regs|Mux32~4_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[2]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111000111111001011100001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datab => \cpu1|u0|ALT_INV_SP~13_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux32~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~41_sumout\,
	combout => \cpu1|u0|SP~17_combout\);

-- Location: FF_X13_Y30_N59
\cpu1|u0|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~17_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(10));

-- Location: MLABCELL_X18_Y33_N30
\cpu1|u0|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~41_sumout\ = SUM(( \cpu1|u0|TmpAddr\(10) ) + ( GND ) + ( \cpu1|u0|Add1~38\ ))
-- \cpu1|u0|Add1~42\ = CARRY(( \cpu1|u0|TmpAddr\(10) ) + ( GND ) + ( \cpu1|u0|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(10),
	cin => \cpu1|u0|Add1~38\,
	sumout => \cpu1|u0|Add1~41_sumout\,
	cout => \cpu1|u0|Add1~42\);

-- Location: LABCELL_X19_Y32_N48
\cpu1|u0|A~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~36_combout\ = ( \cpu1|u0|PC\(10) & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|SP\(10)) # (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) ) # ( !\cpu1|u0|PC\(10) & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|SP\(10) & 
-- \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) ) # ( \cpu1|u0|PC\(10) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|Add1~41_sumout\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & 
-- (!\cpu1|u0|ACC[2]~DUPLICATE_q\)) ) ) ) # ( !\cpu1|u0|PC\(10) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|Add1~41_sumout\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\cpu1|u0|ACC[2]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101000000000110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_SP\(10),
	datac => \cpu1|u0|ALT_INV_Add1~41_sumout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datae => \cpu1|u0|ALT_INV_PC\(10),
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~36_combout\);

-- Location: LABCELL_X19_Y32_N18
\cpu1|u0|A~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~37_combout\ = ( \cpu1|u0|A[14]~30_combout\ & ( \cpu1|u0|A~36_combout\ & ( (!\cpu1|u0|A[14]~28_combout\) # (\cpu1|u0|TmpAddr\(10)) ) ) ) # ( !\cpu1|u0|A[14]~30_combout\ & ( \cpu1|u0|A~36_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & 
-- (\cpu1|DI_Reg\(2))) # (\cpu1|u0|A[14]~28_combout\ & ((\cpu1|u0|Regs|Mux32~4_combout\))) ) ) ) # ( \cpu1|u0|A[14]~30_combout\ & ( !\cpu1|u0|A~36_combout\ & ( (\cpu1|u0|A[14]~28_combout\ & \cpu1|u0|TmpAddr\(10)) ) ) ) # ( !\cpu1|u0|A[14]~30_combout\ & ( 
-- !\cpu1|u0|A~36_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & (\cpu1|DI_Reg\(2))) # (\cpu1|u0|A[14]~28_combout\ & ((\cpu1|u0|Regs|Mux32~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(2),
	datab => \cpu1|u0|Regs|ALT_INV_Mux32~4_combout\,
	datac => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	datad => \cpu1|u0|ALT_INV_TmpAddr\(10),
	datae => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	dataf => \cpu1|u0|ALT_INV_A~36_combout\,
	combout => \cpu1|u0|A~37_combout\);

-- Location: FF_X19_Y32_N19
\cpu1|u0|A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~37_combout\,
	asdata => \cpu1|u0|I\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(10));

-- Location: M10K_X30_Y34_N0
\rom1|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000000000000000000000000000000000000000000000000000000290C1304033800709C26210E130C850942508066214003806000020104A0000A429C8429C67394A7010E10086100CA01184000487098E7000E1384C01804500820000010080329C030804308066008C2004C73800709C2600C0228045380610086100CC011840304E7010E1384C1008A0100240800009404000853942101C422944220422000E6094061180139C01388A0008202840311400004020000011400080A50188531481090000000000000000000000000042110A6294C000001200C0010A0014452804519CC5084420840728045014A0218A6300A4318E608401200A01140228",
	mem_init3 => "065000A0114052808421805218C73042539C2721820194C028404080622804500CA001402294A0394012008000421318C521004380C5010C40002109086314A501080390A0314C4380852908428001084C621884200A429484210E4280803140739CE009CE738001084C4214C5010A6294C0290A521080200C50108400021098C53180008006210A43108031021084E739C06200E629485018A530484290A4084E739C8000425214A4018E4280C6294C0098C431084014A101021084E739CE02982701CE7380A531007314A4280C53102739CE709CE739C800042129086300A4318E60108528066398C4204E739CE13908420001084C62188421085280C62140",
	mem_init2 => "43182430066310C42100528421084E6310C4210842942721085280A4318E6010C53180331CC63182739CE709C8421800084E62988431480310A629003314A50848421400084C529005218C730424210C00042739CE03188621080294C4014C6084E739CC00042431484300852900721425218A5010852848421084294E739C8418001084662148529480214842948620001094E711CA00180309C46390000000600C27118E5310C009006000240100501C042986228460300850840710C6101C04284003808528085200853008500C04310A629480210A5390A0314C6200A631484290A301820080E5284E0080E70840039400304210000500C0029CE0014030",
	mem_init1 => "0CA011420014072906719C47288E51000029C4738460100E721C4020025008061000029C00280620000500C0329002290072800009CE42840039C0010C07010C7310E0394011844101CA0000000940128060000A43806521C00298E039487018A53802531C00298E0384200080009CE101CA001400008060840001467000A339C60380C5004A01802000000200C0010A4294A4014C5294A60840018425010A01102400080114C009421084C7000A729C02314C518083084212908708C461088739800114C0210041842109002380C0184E2188C73000229C8639CE438045290012800000400000000000000000000000000000004218C5210221804108404004",
	mem_init0 => "A010080080251802039C0200000298E009C0211C8219C2221CA221CE119CE101C2109CA1380C52900128000284062944701CA0204E708043108E719C6011C07280C4214C5214C52980421021000811800508CE3014A721C062002501800300C118402384A001CE50942021CA10840021CA500C01290201006009480100201006731CC0180C030861288E219CC7304000042131485018A400C06310C600021090A6210C009007200A429884014A0210C420422088C0314C5294A0314A4298A6280C5290A6298A010CE108021214A6294802188629884014C039084318E031886304A4394C138424394A100CC4290E509C2021CA50806400000000430000000886",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/Z80/CMON32.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y35_N24
\cpuDataIn[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~16_combout\ = ( \rom1|altsyncram_component|auto_generated|q_a\(6) & ( \sd1|host_read_flag~q\ & ( (!\cpuDataIn[7]~10_combout\ & (((!\cpuDataIn[7]~11_combout\)) # (\sd1|dout\(6)))) # (\cpuDataIn[7]~10_combout\ & (((!\cpuDataIn[7]~11_combout\ & 
-- !\sd1|sd_read_flag~q\)))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(6) & ( \sd1|host_read_flag~q\ & ( (!\cpuDataIn[7]~10_combout\ & (\sd1|dout\(6) & (\cpuDataIn[7]~11_combout\))) # (\cpuDataIn[7]~10_combout\ & (((!\cpuDataIn[7]~11_combout\ 
-- & !\sd1|sd_read_flag~q\)))) ) ) ) # ( \rom1|altsyncram_component|auto_generated|q_a\(6) & ( !\sd1|host_read_flag~q\ & ( (!\cpuDataIn[7]~10_combout\ & (((!\cpuDataIn[7]~11_combout\)) # (\sd1|dout\(6)))) # (\cpuDataIn[7]~10_combout\ & 
-- (((!\cpuDataIn[7]~11_combout\ & \sd1|sd_read_flag~q\)))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(6) & ( !\sd1|host_read_flag~q\ & ( (!\cpuDataIn[7]~10_combout\ & (\sd1|dout\(6) & (\cpuDataIn[7]~11_combout\))) # (\cpuDataIn[7]~10_combout\ 
-- & (((!\cpuDataIn[7]~11_combout\ & \sd1|sd_read_flag~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000110100000001001111010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_dout\(6),
	datab => \ALT_INV_cpuDataIn[7]~10_combout\,
	datac => \ALT_INV_cpuDataIn[7]~11_combout\,
	datad => \sd1|ALT_INV_sd_read_flag~q\,
	datae => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \sd1|ALT_INV_host_read_flag~q\,
	combout => \cpuDataIn[6]~16_combout\);

-- Location: LABCELL_X21_Y35_N51
\cpuDataIn[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~24_combout\ = ( \io4|dataOut\(6) & ( \cpuDataIn[6]~16_combout\ & ( (!\cpuDataIn[7]~6_combout\) # ((!\n_interface2CS~0_combout\) # (\io2|dataOut\(6))) ) ) ) # ( !\io4|dataOut\(6) & ( \cpuDataIn[6]~16_combout\ & ( (!\cpuDataIn[7]~6_combout\) # 
-- ((!\n_interface2CS~0_combout\ & (!\n_interface4CS~0_combout\)) # (\n_interface2CS~0_combout\ & ((\io2|dataOut\(6))))) ) ) ) # ( \io4|dataOut\(6) & ( !\cpuDataIn[6]~16_combout\ & ( (\cpuDataIn[7]~6_combout\ & ((!\n_interface2CS~0_combout\) # 
-- (\io2|dataOut\(6)))) ) ) ) # ( !\io4|dataOut\(6) & ( !\cpuDataIn[6]~16_combout\ & ( (\cpuDataIn[7]~6_combout\ & ((!\n_interface2CS~0_combout\ & (!\n_interface4CS~0_combout\)) # (\n_interface2CS~0_combout\ & ((\io2|dataOut\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000011001100110000001111101110110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface4CS~0_combout\,
	datab => \ALT_INV_cpuDataIn[7]~6_combout\,
	datac => \io2|ALT_INV_dataOut\(6),
	datad => \ALT_INV_n_interface2CS~0_combout\,
	datae => \io4|ALT_INV_dataOut\(6),
	dataf => \ALT_INV_cpuDataIn[6]~16_combout\,
	combout => \cpuDataIn[6]~24_combout\);

-- Location: LABCELL_X21_Y35_N6
\cpuDataIn[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~30_combout\ = ( !\n_interface1CS~2_combout\ & ( (\cpuDataIn[6]~24_combout\ & (((!\cpuDataIn[7]~6_combout\) # ((\n_interface4CS~0_combout\) # (\n_interface2CS~0_combout\))) # (\sramData[6]~input_o\))) ) ) # ( \n_interface1CS~2_combout\ & ( 
-- (((\io1|dataOut\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111111011111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sramData[6]~input_o\,
	datab => \ALT_INV_cpuDataIn[7]~6_combout\,
	datac => \io1|ALT_INV_dataOut\(6),
	datad => \ALT_INV_n_interface4CS~0_combout\,
	datae => \ALT_INV_n_interface1CS~2_combout\,
	dataf => \ALT_INV_cpuDataIn[6]~24_combout\,
	datag => \ALT_INV_n_interface2CS~0_combout\,
	combout => \cpuDataIn[6]~30_combout\);

-- Location: FF_X21_Y35_N8
\cpu1|DI_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[6]~30_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(6));

-- Location: LABCELL_X16_Y36_N9
\cpu1|u0|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~13_sumout\ = SUM(( \cpu1|DI_Reg\(3) ) + ( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(11))) ) + ( \cpu1|u0|Add5~10\ ))
-- \cpu1|u0|Add5~14\ = CARRY(( \cpu1|DI_Reg\(3) ) + ( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(11))) ) + ( \cpu1|u0|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(11),
	datad => \cpu1|ALT_INV_DI_Reg\(3),
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	cin => \cpu1|u0|Add5~10\,
	sumout => \cpu1|u0|Add5~13_sumout\,
	cout => \cpu1|u0|Add5~14\);

-- Location: LABCELL_X16_Y36_N12
\cpu1|u0|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~17_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(10))) ) + ( \cpu1|DI_Reg\(4) ) + ( \cpu1|u0|Add5~14\ ))
-- \cpu1|u0|Add5~18\ = CARRY(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a3\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(10))) ) + ( \cpu1|DI_Reg\(4) ) + ( \cpu1|u0|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(10),
	datad => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \cpu1|ALT_INV_DI_Reg\(4),
	cin => \cpu1|u0|Add5~14\,
	sumout => \cpu1|u0|Add5~17_sumout\,
	cout => \cpu1|u0|Add5~18\);

-- Location: LABCELL_X16_Y36_N15
\cpu1|u0|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~21_sumout\ = SUM(( \cpu1|DI_Reg\(5) ) + ( (!\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\)) # (\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0_bypass\(9)))) ) + ( \cpu1|u0|Add5~18\ ))
-- \cpu1|u0|Add5~22\ = CARRY(( \cpu1|DI_Reg\(5) ) + ( (!\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\)) # (\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0_bypass\(9)))) ) + ( \cpu1|u0|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(9),
	datad => \cpu1|ALT_INV_DI_Reg\(5),
	cin => \cpu1|u0|Add5~18\,
	sumout => \cpu1|u0|Add5~21_sumout\,
	cout => \cpu1|u0|Add5~22\);

-- Location: LABCELL_X16_Y36_N18
\cpu1|u0|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~25_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(8))) ) + ( \cpu1|DI_Reg\(6) ) + ( \cpu1|u0|Add5~22\ ))
-- \cpu1|u0|Add5~26\ = CARRY(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(8))) ) + ( \cpu1|DI_Reg\(6) ) + ( \cpu1|u0|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(8),
	datad => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \cpu1|ALT_INV_DI_Reg\(6),
	cin => \cpu1|u0|Add5~22\,
	sumout => \cpu1|u0|Add5~25_sumout\,
	cout => \cpu1|u0|Add5~26\);

-- Location: LABCELL_X16_Y36_N21
\cpu1|u0|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~29_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(7))) ) + ( \cpu1|DI_Reg\(7) ) + ( 
-- \cpu1|u0|Add5~26\ ))
-- \cpu1|u0|Add5~30\ = CARRY(( (!\cpu1|u0|Regs|Mux40~1_combout\ & ((\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (\cpu1|u0|Regs|Mux40~1_combout\ & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(7))) ) + ( \cpu1|DI_Reg\(7) ) + ( 
-- \cpu1|u0|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(7),
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~26\,
	sumout => \cpu1|u0|Add5~29_sumout\,
	cout => \cpu1|u0|Add5~30\);

-- Location: LABCELL_X17_Y36_N51
\cpu1|u0|TmpAddr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[8]~feeder_combout\ = \cpu1|u0|Add5~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Add5~33_sumout\,
	combout => \cpu1|u0|TmpAddr[8]~feeder_combout\);

-- Location: FF_X17_Y36_N52
\cpu1|u0|TmpAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[8]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(0),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(8));

-- Location: MLABCELL_X18_Y32_N0
\cpu1|u0|A~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~24_combout\ = ( \cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|SP\(8) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|ACC[0]~DUPLICATE_q\ ) ) ) # ( 
-- \cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|PC\(8) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|Add1~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001110101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_PC\(8),
	datac => \cpu1|u0|ALT_INV_Add1~33_sumout\,
	datad => \cpu1|u0|ALT_INV_SP\(8),
	datae => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	combout => \cpu1|u0|A~24_combout\);

-- Location: LABCELL_X19_Y32_N0
\cpu1|u0|A~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~31_combout\ = ( \cpu1|u0|A[14]~30_combout\ & ( \cpu1|u0|A~24_combout\ & ( (!\cpu1|u0|A[14]~28_combout\) # (\cpu1|u0|TmpAddr\(8)) ) ) ) # ( !\cpu1|u0|A[14]~30_combout\ & ( \cpu1|u0|A~24_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & 
-- (\cpu1|DI_Reg\(0))) # (\cpu1|u0|A[14]~28_combout\ & ((\cpu1|u0|Regs|Mux32~2_combout\))) ) ) ) # ( \cpu1|u0|A[14]~30_combout\ & ( !\cpu1|u0|A~24_combout\ & ( (\cpu1|u0|TmpAddr\(8) & \cpu1|u0|A[14]~28_combout\) ) ) ) # ( !\cpu1|u0|A[14]~30_combout\ & ( 
-- !\cpu1|u0|A~24_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & (\cpu1|DI_Reg\(0))) # (\cpu1|u0|A[14]~28_combout\ & ((\cpu1|u0|Regs|Mux32~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(0),
	datab => \cpu1|u0|ALT_INV_TmpAddr\(8),
	datac => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux32~2_combout\,
	datae => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	dataf => \cpu1|u0|ALT_INV_A~24_combout\,
	combout => \cpu1|u0|A~31_combout\);

-- Location: FF_X18_Y36_N1
\cpu1|u0|I[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[0]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I[0]~DUPLICATE_q\);

-- Location: FF_X19_Y32_N1
\cpu1|u0|A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~31_combout\,
	asdata => \cpu1|u0|I[0]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(8));

-- Location: M10K_X22_Y35_N0
\rom1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000008C7329808AD221E8CE73879349BFC73CCF300D5DAC4065A0D00240457E30024E4EACE4EABFE1F631403C02298022BA82E00B0A3BE84DDA463D19C66171F7511805480C02290E8D9050114C01159417805C26ED231E8CE330B8FBA88D1BA0A02298022B282F00B7C27A463D19C67F3EEA2304D301921354D749D95F4C064E8037F448B00C11994B0213C01DF751DF759660004067806AC7409080A1379215D4086A0674312D53CC22F4000000000000000000000000108435AD63CC84002699949386A7F571DD9ED5FF87D1237AF8023E857500CE86B12A3A1AD62D2311426998A9C74F6A9",
	mem_init3 => "CF53FAA15D4033A1896890D6B169188B9FF9513F40351FA1F1C5E00158E9ED539EA7F542BAE761A542698F69008AE5B14F525033214F40C6542045731AC625AF435484A5A85BD4D521EE4B12D221022B96B6A98C4A1896A56D6250D421285A5094A52862108421022B14D535AE435AD63DC8625A95B5884A1694318C420422AD896A50A6290B6ADC97312810C21115084210C4A12A7B5AD43DE85BDAF725030850842068408AB5BD8A4310D7216F7A1684AD6D5318943DC841021114A94A5287B18342108421AF5390953DAD6A10D690254A52960D0842088408455AD2A621AD62D2B4312F6214B48D8D384A84210C1B18C3A1022A56B6A98C4B12F6218B4B10",
	mem_init2 => "D5B5AD5214B5B54C6250F32021114AB5B54C625897B1836BD2D4A1AD62D2B4358953D0A5A46C680254210860D8C601081152A7B16D52588625AA7990A625C10858C605081158F7A90D6B1691842C63068408A8421085ADAA631286BD4E439A20850842048408AC53D6D521AC4B908681AC6B1C14312F2054A5294A4A5084216B521021154B6392D6BC686B1496252E0A1022C5278ACF03D8481791649CE739CF61205E45907B9EE134C69484D31A930FAC71AE405BB9CB78E351A3EA280A8FAC71A8501F0E3578E3578E3538E350180D635886BC68625EC0140053D4A6A1AD5AD6D40E205AC0E50695833C6403CE03121254867FC0C4811543849A9DC04550E1",
	mem_init1 => "12A13540E56C34AC010A2AAB871BD02C08AE90FF39C2423CFF3806C84D517D3C02C49AB808AA1C03011543844AF426AE434AAC88679D9D81CAFFD234040F4F6A7C7961A5468F7C6070FA0421080C426A89C91BE43F0BB2278D4903C6348FE35A41F19721F8CE90BCB7010903848679CB092A0454260396F02126449FE1CA4AF6508F061509AA24A40150009E8809031C96B5E3439EF72DC511408708B1782CF858FE0226245722554E739FAD126AC8FC018C63A02F6148529293672A1161A03E754000C621C4D7B0A5294EC0639EC240BC4422CEA800189FD05FA00F00158E426A87A90150842108421084210842108421084210C6B14F524BF001CB720B909A",
	mem_init0 => "A18A7A00201301908F200E59008ABE486788847B48578880FB483F8481F8C81F9E807A05F06158E426A850988023EC36A0D2AB833CE00D4C223DE6AC48FA83BA814D535AE6B5AC7990C4884502262701152BB005DE0FF3840984D501D339C6647000A497084791D27D01F23A420101F23A783826AE400549C1357A052400541CC9AE6774A709D5C042720676789FC8600845431A8429EE43D0B5B548420422B58A4B46871D09521CF4ADAC439E863569508AA72DC853D8973CA863DEA4B18D2A10D7AD2C634A842042280456B1EB73D686B12E4B16943D882946100C685ADAA012314F724D205E474E002BB58C51D26901F23A70015500000000C0000000727B",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/Z80/CMON32.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_qae1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y34_N54
\sd1|Selector139~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector139~0_combout\ = ( \sd1|Selector143~0_combout\ & ( ((\sd1|Selector144~0_combout\ & \sd1|recv_data\(5))) # (\sd1|dout\(5)) ) ) # ( !\sd1|Selector143~0_combout\ & ( (\sd1|Selector144~0_combout\ & \sd1|recv_data\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_Selector144~0_combout\,
	datac => \sd1|ALT_INV_recv_data\(5),
	datad => \sd1|ALT_INV_dout\(5),
	dataf => \sd1|ALT_INV_Selector143~0_combout\,
	combout => \sd1|Selector139~0_combout\);

-- Location: FF_X28_Y34_N56
\sd1|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector139~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(5));

-- Location: LABCELL_X29_Y33_N6
\sd1|Selector136~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector136~0_combout\ = ( \sd1|block_busy~q\ & ( \sd1|state.idle~q\ & ( !\sd1|Selector104~0_combout\ ) ) ) # ( !\sd1|block_busy~q\ & ( \sd1|state.idle~q\ & ( !\sd1|Selector104~0_combout\ ) ) ) # ( \sd1|block_busy~q\ & ( !\sd1|state.idle~q\ ) ) # ( 
-- !\sd1|block_busy~q\ & ( !\sd1|state.idle~q\ & ( !\sd1|Selector104~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_Selector104~0_combout\,
	datae => \sd1|ALT_INV_block_busy~q\,
	dataf => \sd1|ALT_INV_state.idle~q\,
	combout => \sd1|Selector136~0_combout\);

-- Location: FF_X29_Y33_N8
\sd1|block_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector136~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_busy~q\);

-- Location: LABCELL_X16_Y35_N6
\cpuDataIn[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~7_combout\ = ( \sd1|dout\(5) & ( \sd1|block_busy~q\ & ( (!\n_sdCardCS~0_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(5)))) # (\n_sdCardCS~0_combout\ & (\n_interface1CS~0_combout\)) ) ) ) # ( !\sd1|dout\(5) & ( 
-- \sd1|block_busy~q\ & ( (!\n_sdCardCS~0_combout\ & (((\rom1|altsyncram_component|auto_generated|q_a\(5))))) # (\n_sdCardCS~0_combout\ & (\cpu1|u0|A\(0) & (\n_interface1CS~0_combout\))) ) ) ) # ( \sd1|dout\(5) & ( !\sd1|block_busy~q\ & ( 
-- (!\n_sdCardCS~0_combout\ & (((\rom1|altsyncram_component|auto_generated|q_a\(5))))) # (\n_sdCardCS~0_combout\ & (!\cpu1|u0|A\(0) & (\n_interface1CS~0_combout\))) ) ) ) # ( !\sd1|dout\(5) & ( !\sd1|block_busy~q\ & ( (!\n_sdCardCS~0_combout\ & 
-- \rom1|altsyncram_component|auto_generated|q_a\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000101100111000000001110011010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(0),
	datab => \ALT_INV_n_sdCardCS~0_combout\,
	datac => \ALT_INV_n_interface1CS~0_combout\,
	datad => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \sd1|ALT_INV_dout\(5),
	dataf => \sd1|ALT_INV_block_busy~q\,
	combout => \cpuDataIn[5]~7_combout\);

-- Location: LABCELL_X17_Y35_N33
\cpuDataIn[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~22_combout\ = ( \io2|dataOut\(5) & ( \cpuDataIn[5]~7_combout\ & ( (!\n_interface4CS~0_combout\) # (((!\cpuDataIn[7]~6_combout\) # (\io4|dataOut\(5))) # (\n_interface2CS~0_combout\)) ) ) ) # ( !\io2|dataOut\(5) & ( \cpuDataIn[5]~7_combout\ & 
-- ( (!\cpuDataIn[7]~6_combout\) # ((!\n_interface2CS~0_combout\ & ((!\n_interface4CS~0_combout\) # (\io4|dataOut\(5))))) ) ) ) # ( \io2|dataOut\(5) & ( !\cpuDataIn[5]~7_combout\ & ( (\cpuDataIn[7]~6_combout\ & ((!\n_interface4CS~0_combout\) # 
-- ((\io4|dataOut\(5)) # (\n_interface2CS~0_combout\)))) ) ) ) # ( !\io2|dataOut\(5) & ( !\cpuDataIn[5]~7_combout\ & ( (!\n_interface2CS~0_combout\ & (\cpuDataIn[7]~6_combout\ & ((!\n_interface4CS~0_combout\) # (\io4|dataOut\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001011111111111111100011001111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface4CS~0_combout\,
	datab => \ALT_INV_n_interface2CS~0_combout\,
	datac => \io4|ALT_INV_dataOut\(5),
	datad => \ALT_INV_cpuDataIn[7]~6_combout\,
	datae => \io2|ALT_INV_dataOut\(5),
	dataf => \ALT_INV_cpuDataIn[5]~7_combout\,
	combout => \cpuDataIn[5]~22_combout\);

-- Location: LABCELL_X17_Y35_N39
\cpuDataIn[5]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~34_combout\ = ( !\n_interface1CS~2_combout\ & ( (\cpuDataIn[5]~22_combout\ & ((!\cpuDataIn[7]~6_combout\) # (((\sramData[5]~input_o\) # (\n_interface2CS~0_combout\)) # (\n_interface4CS~0_combout\)))) ) ) # ( \n_interface1CS~2_combout\ & ( 
-- (((\io1|dataOut\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111110111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[7]~6_combout\,
	datab => \ALT_INV_n_interface4CS~0_combout\,
	datac => \io1|ALT_INV_dataOut\(5),
	datad => \ALT_INV_sramData[5]~input_o\,
	datae => \ALT_INV_n_interface1CS~2_combout\,
	dataf => \ALT_INV_cpuDataIn[5]~22_combout\,
	datag => \ALT_INV_n_interface2CS~0_combout\,
	combout => \cpuDataIn[5]~34_combout\);

-- Location: FF_X17_Y35_N41
\cpu1|DI_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[5]~34_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(5));

-- Location: LABCELL_X17_Y34_N6
\cpu1|u0|TmpAddr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~8_combout\ = ( \cpu1|DI_Reg\(5) & ( ((!\cpu1|u0|process_0~7_combout\ & ((\cpu1|u0|IR\(5)))) # (\cpu1|u0|process_0~7_combout\ & (\cpu1|u0|Add5~21_sumout\))) # (\cpu1|u0|TmpAddr~5_combout\) ) ) # ( !\cpu1|DI_Reg\(5) & ( 
-- (!\cpu1|u0|TmpAddr~5_combout\ & ((!\cpu1|u0|process_0~7_combout\ & ((\cpu1|u0|IR\(5)))) # (\cpu1|u0|process_0~7_combout\ & (\cpu1|u0|Add5~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr~5_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~7_combout\,
	datac => \cpu1|u0|ALT_INV_Add5~21_sumout\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|ALT_INV_DI_Reg\(5),
	combout => \cpu1|u0|TmpAddr~8_combout\);

-- Location: FF_X17_Y34_N8
\cpu1|u0|TmpAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(5));

-- Location: LABCELL_X20_Y31_N15
\cpu1|u0|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~21_sumout\ = SUM(( \cpu1|u0|PC\(5) ) + ( \cpu1|DI_Reg\(5) ) + ( \cpu1|u0|Add2~18\ ))
-- \cpu1|u0|Add2~22\ = CARRY(( \cpu1|u0|PC\(5) ) + ( \cpu1|DI_Reg\(5) ) + ( \cpu1|u0|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(5),
	datac => \cpu1|u0|ALT_INV_PC\(5),
	cin => \cpu1|u0|Add2~18\,
	sumout => \cpu1|u0|Add2~21_sumout\,
	cout => \cpu1|u0|Add2~22\);

-- Location: LABCELL_X19_Y31_N24
\cpu1|u0|PC~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~23_combout\ = ( !\cpu1|u0|PC[2]~12_combout\ & ( \cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|TmpAddr\(5) ) ) ) # ( \cpu1|u0|PC[2]~12_combout\ & ( !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|Add2~21_sumout\ ) ) ) # ( !\cpu1|u0|PC[2]~12_combout\ & ( 
-- !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|Add4~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add4~17_sumout\,
	datab => \cpu1|u0|ALT_INV_TmpAddr\(5),
	datac => \cpu1|u0|ALT_INV_Add2~21_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC~23_combout\);

-- Location: MLABCELL_X18_Y31_N15
\cpu1|u0|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~21_sumout\ = SUM(( \cpu1|u0|PC\(5) ) + ( GND ) + ( \cpu1|u0|Add3~18\ ))
-- \cpu1|u0|Add3~22\ = CARRY(( \cpu1|u0|PC\(5) ) + ( GND ) + ( \cpu1|u0|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(5),
	cin => \cpu1|u0|Add3~18\,
	sumout => \cpu1|u0|Add3~21_sumout\,
	cout => \cpu1|u0|Add3~22\);

-- Location: LABCELL_X14_Y36_N12
\cpu1|u0|Regs|Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~7_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\ & ( (!\cpu1|u0|Regs|Mux40~1_combout\) # (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(9)) ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a2\ & ( 
-- (\cpu1|u0|Regs|Mux40~1_combout\ & \cpu1|u0|Regs|RegsL_rtl_0_bypass\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(9),
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	combout => \cpu1|u0|Regs|Mux40~7_combout\);

-- Location: LABCELL_X19_Y31_N48
\cpu1|u0|PC~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~24_combout\ = ( \cpu1|u0|Regs|Mux40~7_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|Add3~21_sumout\)))) # (\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|PC~23_combout\)) # (\cpu1|u0|PC[2]~13_combout\))) ) ) # ( 
-- !\cpu1|u0|Regs|Mux40~7_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & ((\cpu1|u0|Add3~21_sumout\))) # (\cpu1|u0|PC[2]~11_combout\ & (\cpu1|u0|PC~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	datac => \cpu1|u0|ALT_INV_PC~23_combout\,
	datad => \cpu1|u0|ALT_INV_Add3~21_sumout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~7_combout\,
	combout => \cpu1|u0|PC~24_combout\);

-- Location: FF_X19_Y31_N49
\cpu1|u0|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~24_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(5));

-- Location: MLABCELL_X13_Y30_N0
\cpu1|u0|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~1_sumout\ = SUM(( !\cpu1|u0|SP\(0) ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|Add7~2\ = CARRY(( !\cpu1|u0|SP\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_SP\(0),
	cin => GND,
	sumout => \cpu1|u0|Add7~1_sumout\,
	cout => \cpu1|u0|Add7~2\);

-- Location: LABCELL_X7_Y30_N12
\cpu1|u0|SP~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~2_combout\ = ( \cpu1|u0|SP~1_combout\ & ( \cpu1|u0|Regs|Mux40~2_combout\ & ( !\cpu1|u0|Save_Mux[0]~4_combout\ ) ) ) # ( !\cpu1|u0|SP~1_combout\ & ( \cpu1|u0|Regs|Mux40~2_combout\ & ( (!\cpu1|u0|Add7~1_sumout\ & 
-- !\cpu1|u0|mcode|Mux270~0_combout\) ) ) ) # ( \cpu1|u0|SP~1_combout\ & ( !\cpu1|u0|Regs|Mux40~2_combout\ & ( !\cpu1|u0|Save_Mux[0]~4_combout\ ) ) ) # ( !\cpu1|u0|SP~1_combout\ & ( !\cpu1|u0|Regs|Mux40~2_combout\ & ( (!\cpu1|u0|Add7~1_sumout\) # 
-- (\cpu1|u0|mcode|Mux270~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111110011001100110011110000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	datac => \cpu1|u0|ALT_INV_Add7~1_sumout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datae => \cpu1|u0|ALT_INV_SP~1_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~2_combout\,
	combout => \cpu1|u0|SP~2_combout\);

-- Location: LABCELL_X7_Y30_N3
\cpu1|u0|SP[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP[2]~5_combout\ = ( \cpu1|u0|SP~1_combout\ & ( \cpu1|u0|process_0~0_combout\ ) ) # ( !\cpu1|u0|SP~1_combout\ & ( \cpu1|u0|process_0~0_combout\ & ( ((\cpu1|u0|SP[2]~4_combout\ & (\cpu1|u0|mcode|Mux272~2_combout\ & !\cpu1|u0|SP[2]~3_combout\))) # 
-- (\cpu1|u0|mcode|Mux270~0_combout\) ) ) ) # ( \cpu1|u0|SP~1_combout\ & ( !\cpu1|u0|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100011111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP[2]~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux272~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datad => \cpu1|u0|ALT_INV_SP[2]~3_combout\,
	datae => \cpu1|u0|ALT_INV_SP~1_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~0_combout\,
	combout => \cpu1|u0|SP[2]~5_combout\);

-- Location: FF_X7_Y30_N13
\cpu1|u0|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(0));

-- Location: MLABCELL_X13_Y30_N3
\cpu1|u0|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~5_sumout\ = SUM(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux223~1_combout\ & (\cpu1|u0|IR\(7)))) ) + ( !\cpu1|u0|SP\(1) ) + ( \cpu1|u0|Add7~2\ ))
-- \cpu1|u0|Add7~6\ = CARRY(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux223~1_combout\ & (\cpu1|u0|IR\(7)))) ) + ( !\cpu1|u0|SP\(1) ) + ( \cpu1|u0|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	dataf => \cpu1|u0|ALT_INV_SP\(1),
	cin => \cpu1|u0|Add7~2\,
	sumout => \cpu1|u0|Add7~5_sumout\,
	cout => \cpu1|u0|Add7~6\);

-- Location: MLABCELL_X13_Y30_N48
\cpu1|u0|SP~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~6_combout\ = ( \cpu1|u0|Regs|Mux40~3_combout\ & ( (!\cpu1|u0|SP~1_combout\ & (!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~5_sumout\))) # (\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Save_Mux[1]~11_combout\)))) ) ) # ( 
-- !\cpu1|u0|Regs|Mux40~3_combout\ & ( (!\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Add7~5_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\))) # (\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Save_Mux[1]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100111101111100010010110011100000001011001110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datab => \cpu1|u0|ALT_INV_SP~1_combout\,
	datac => \cpu1|u0|ALT_INV_Add7~5_sumout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~3_combout\,
	combout => \cpu1|u0|SP~6_combout\);

-- Location: FF_X13_Y30_N50
\cpu1|u0|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(1));

-- Location: MLABCELL_X13_Y30_N6
\cpu1|u0|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~9_sumout\ = SUM(( !\cpu1|u0|SP\(2) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~6\ ))
-- \cpu1|u0|Add7~10\ = CARRY(( !\cpu1|u0|SP\(2) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~6\,
	sumout => \cpu1|u0|Add7~9_sumout\,
	cout => \cpu1|u0|Add7~10\);

-- Location: MLABCELL_X13_Y30_N51
\cpu1|u0|SP~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~7_combout\ = ( \cpu1|u0|Save_Mux[2]~10_combout\ & ( (!\cpu1|u0|SP~1_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~9_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux40~4_combout\))))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[2]~10_combout\ & ( ((!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~9_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux40~4_combout\)))) # (\cpu1|u0|SP~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011110110011111101111011001111000100100000001100010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datab => \cpu1|u0|ALT_INV_SP~1_combout\,
	datac => \cpu1|u0|ALT_INV_Add7~9_sumout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	combout => \cpu1|u0|SP~7_combout\);

-- Location: FF_X13_Y30_N52
\cpu1|u0|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(2));

-- Location: MLABCELL_X13_Y30_N9
\cpu1|u0|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~13_sumout\ = SUM(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( !\cpu1|u0|SP\(3) ) + ( \cpu1|u0|Add7~10\ ))
-- \cpu1|u0|Add7~14\ = CARRY(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( !\cpu1|u0|SP\(3) ) + ( \cpu1|u0|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000010001000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_SP\(3),
	cin => \cpu1|u0|Add7~10\,
	sumout => \cpu1|u0|Add7~13_sumout\,
	cout => \cpu1|u0|Add7~14\);

-- Location: MLABCELL_X13_Y30_N12
\cpu1|u0|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~17_sumout\ = SUM(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( !\cpu1|u0|SP\(4) ) + ( \cpu1|u0|Add7~14\ ))
-- \cpu1|u0|Add7~18\ = CARRY(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( !\cpu1|u0|SP\(4) ) + ( \cpu1|u0|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000010001000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_SP\(4),
	cin => \cpu1|u0|Add7~14\,
	sumout => \cpu1|u0|Add7~17_sumout\,
	cout => \cpu1|u0|Add7~18\);

-- Location: LABCELL_X7_Y30_N21
\cpu1|u0|SP~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~9_combout\ = ( \cpu1|u0|Add7~17_sumout\ & ( (!\cpu1|u0|SP~1_combout\ & (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux40~6_combout\)))) # (\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Save_Mux[4]~15_combout\)))) ) ) # ( 
-- !\cpu1|u0|Add7~17_sumout\ & ( (!\cpu1|u0|SP~1_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\) # ((!\cpu1|u0|Regs|Mux40~6_combout\)))) # (\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Save_Mux[4]~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011011000111110101101100001110010010100000111001001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~6_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~17_sumout\,
	combout => \cpu1|u0|SP~9_combout\);

-- Location: FF_X7_Y30_N22
\cpu1|u0|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(4));

-- Location: MLABCELL_X13_Y30_N15
\cpu1|u0|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~21_sumout\ = SUM(( !\cpu1|u0|SP\(5) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~18\ ))
-- \cpu1|u0|Add7~22\ = CARRY(( !\cpu1|u0|SP\(5) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~18\,
	sumout => \cpu1|u0|Add7~21_sumout\,
	cout => \cpu1|u0|Add7~22\);

-- Location: LABCELL_X7_Y30_N51
\cpu1|u0|SP~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~10_combout\ = ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( (!\cpu1|u0|SP~1_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~21_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux40~7_combout\))))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[5]~18_combout\ & ( ((!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~21_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux40~7_combout\)))) # (\cpu1|u0|SP~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111010101111101111101010110100010100000001010001010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|ALT_INV_Add7~21_sumout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~7_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	combout => \cpu1|u0|SP~10_combout\);

-- Location: FF_X7_Y30_N52
\cpu1|u0|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~10_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(5));

-- Location: MLABCELL_X23_Y33_N33
\cpu1|u0|A~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~18_combout\ = ( \cpu1|u0|Add1~21_sumout\ & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|PC\(5))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|SP\(5)))) ) ) ) # ( !\cpu1|u0|Add1~21_sumout\ & 
-- ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|PC\(5))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|SP\(5)))) ) ) ) # ( \cpu1|u0|Add1~21_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( 
-- (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) # (\cpu1|DI_Reg\(5)) ) ) ) # ( !\cpu1|u0|Add1~21_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( (\cpu1|DI_Reg\(5) & \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101011111010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(5),
	datab => \cpu1|ALT_INV_DI_Reg\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(5),
	datae => \cpu1|u0|ALT_INV_Add1~21_sumout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~18_combout\);

-- Location: LABCELL_X17_Y33_N18
\cpu1|u0|A[7]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~48_combout\ = ( \cpu1|u0|A~3_combout\ & ( \cpu1|u0|process_0~0_combout\ ) ) # ( !\cpu1|u0|A~3_combout\ & ( (\cpu1|u0|mcode|Mux294~0_combout\ & \cpu1|u0|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A~3_combout\,
	combout => \cpu1|u0|A[7]~48_combout\);

-- Location: LABCELL_X17_Y33_N21
\cpu1|u0|A[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~4_combout\ = (!\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & (!\cpu1|u0|RegAddrA~0_combout\ & (!\cpu1|u0|NextIs_XY_Fetch~1_combout\))) # (\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & (((!\cpu1|u0|mcode|Mux266~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011110000100010001111000010001000111100001000100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datab => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux266~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	combout => \cpu1|u0|A[7]~4_combout\);

-- Location: LABCELL_X17_Y33_N36
\cpu1|u0|A[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~7_combout\ = ( \cpu1|u0|A[7]~4_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|mcode|Mux287~5_combout\ & \cpu1|u0|A[7]~48_combout\) ) ) ) # ( !\cpu1|u0|A[7]~4_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( 
-- (\cpu1|u0|mcode|Mux287~5_combout\ & \cpu1|u0|A[7]~48_combout\) ) ) ) # ( \cpu1|u0|A[7]~4_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|mcode|Mux287~5_combout\ & (\cpu1|u0|A[7]~48_combout\ & 
-- ((\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) # (\cpu1|u0|mcode|Mux294~0_combout\)))) ) ) ) # ( !\cpu1|u0|A[7]~4_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|mcode|Mux287~5_combout\ & \cpu1|u0|A[7]~48_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000010000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux287~5_combout\,
	datac => \cpu1|u0|ALT_INV_A[7]~48_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datae => \cpu1|u0|ALT_INV_A[7]~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\,
	combout => \cpu1|u0|A[7]~7_combout\);

-- Location: MLABCELL_X18_Y36_N39
\cpu1|u0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~13_sumout\ = SUM(( \cpu1|u0|R\(3) ) + ( GND ) + ( \cpu1|u0|Add0~10\ ))
-- \cpu1|u0|Add0~14\ = CARRY(( \cpu1|u0|R\(3) ) + ( GND ) + ( \cpu1|u0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(3),
	cin => \cpu1|u0|Add0~10\,
	sumout => \cpu1|u0|Add0~13_sumout\,
	cout => \cpu1|u0|Add0~14\);

-- Location: MLABCELL_X18_Y34_N9
\cpu1|u0|I[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[3]~4_combout\ = ( !\cpu1|u0|ACC[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_ACC[3]~DUPLICATE_q\,
	combout => \cpu1|u0|I[3]~4_combout\);

-- Location: FF_X18_Y34_N10
\cpu1|u0|I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[3]~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(3));

-- Location: FF_X18_Y35_N49
\cpu1|u0|ACC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~13_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(3));

-- Location: FF_X18_Y35_N29
\cpu1|u0|Ap[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(3),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(3));

-- Location: MLABCELL_X18_Y35_N27
\cpu1|u0|ACC~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~12_combout\ = ( \cpu1|u0|R\(3) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(3))))) # (\cpu1|u0|F~12_combout\ & (((\cpu1|u0|I\(3))) # (\cpu1|u0|ACC[6]~2_combout\))) ) ) # ( !\cpu1|u0|R\(3) & ( 
-- (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(3))))) # (\cpu1|u0|F~12_combout\ & (!\cpu1|u0|ACC[6]~2_combout\ & (\cpu1|u0|I\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100001001100000010000110111000101010011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_I\(3),
	datad => \cpu1|u0|ALT_INV_Ap\(3),
	dataf => \cpu1|u0|ALT_INV_R\(3),
	combout => \cpu1|u0|ACC~12_combout\);

-- Location: MLABCELL_X18_Y35_N48
\cpu1|u0|ACC~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~13_combout\ = ( \cpu1|u0|Save_Mux[3]~12_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & (!\cpu1|u0|ACC~12_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(3))))) ) ) # ( !\cpu1|u0|Save_Mux[3]~12_combout\ & ( ((!\cpu1|u0|ACC~12_combout\ & 
-- ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(3))))) # (\cpu1|u0|ACC~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110110011111100111011001111000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_ACC~12_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(3),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	combout => \cpu1|u0|ACC~13_combout\);

-- Location: FF_X18_Y35_N50
\cpu1|u0|ACC[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~13_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC[3]~DUPLICATE_q\);

-- Location: MLABCELL_X18_Y36_N21
\cpu1|u0|ACC[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[3]~_wirecell_combout\ = ( !\cpu1|u0|ACC[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[3]~DUPLICATE_q\,
	combout => \cpu1|u0|ACC[3]~_wirecell_combout\);

-- Location: FF_X18_Y36_N40
\cpu1|u0|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~13_sumout\,
	asdata => \cpu1|u0|ACC[3]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(3));

-- Location: MLABCELL_X18_Y36_N42
\cpu1|u0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~17_sumout\ = SUM(( \cpu1|u0|R\(4) ) + ( GND ) + ( \cpu1|u0|Add0~14\ ))
-- \cpu1|u0|Add0~18\ = CARRY(( \cpu1|u0|R\(4) ) + ( GND ) + ( \cpu1|u0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(4),
	cin => \cpu1|u0|Add0~14\,
	sumout => \cpu1|u0|Add0~17_sumout\,
	cout => \cpu1|u0|Add0~18\);

-- Location: FF_X18_Y35_N8
\cpu1|u0|Ap[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC[4]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(4));

-- Location: FF_X18_Y35_N53
\cpu1|u0|ACC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~15_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(4));

-- Location: MLABCELL_X18_Y35_N45
\cpu1|u0|I[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[4]~5_combout\ = ( !\cpu1|u0|ACC\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC\(4),
	combout => \cpu1|u0|I[4]~5_combout\);

-- Location: FF_X18_Y35_N46
\cpu1|u0|I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[4]~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(4));

-- Location: MLABCELL_X18_Y35_N6
\cpu1|u0|ACC~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~14_combout\ = ( \cpu1|u0|I\(4) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(4))))) # (\cpu1|u0|F~12_combout\ & ((!\cpu1|u0|ACC[6]~2_combout\) # ((\cpu1|u0|R\(4))))) ) ) # ( !\cpu1|u0|I\(4) & ( 
-- (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|F~12_combout\ & ((!\cpu1|u0|Ap\(4)))) # (\cpu1|u0|F~12_combout\ & (\cpu1|u0|R\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001001000110000000101100111010001010110011101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_R\(4),
	datad => \cpu1|u0|ALT_INV_Ap\(4),
	dataf => \cpu1|u0|ALT_INV_I\(4),
	combout => \cpu1|u0|ACC~14_combout\);

-- Location: MLABCELL_X18_Y35_N51
\cpu1|u0|ACC~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~15_combout\ = ( \cpu1|u0|Save_Mux[4]~15_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & (!\cpu1|u0|ACC~14_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(4))))) ) ) # ( !\cpu1|u0|Save_Mux[4]~15_combout\ & ( ((!\cpu1|u0|ACC~14_combout\ & 
-- ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(4))))) # (\cpu1|u0|ACC~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110110011111100111011001111000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_ACC~14_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(4),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	combout => \cpu1|u0|ACC~15_combout\);

-- Location: FF_X18_Y35_N52
\cpu1|u0|ACC[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~15_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC[4]~DUPLICATE_q\);

-- Location: MLABCELL_X18_Y36_N54
\cpu1|u0|ACC[4]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[4]~_wirecell_combout\ = ( !\cpu1|u0|ACC[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[4]~DUPLICATE_q\,
	combout => \cpu1|u0|ACC[4]~_wirecell_combout\);

-- Location: FF_X18_Y36_N43
\cpu1|u0|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~17_sumout\,
	asdata => \cpu1|u0|ACC[4]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(4));

-- Location: MLABCELL_X18_Y36_N45
\cpu1|u0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~21_sumout\ = SUM(( \cpu1|u0|R\(5) ) + ( GND ) + ( \cpu1|u0|Add0~18\ ))
-- \cpu1|u0|Add0~22\ = CARRY(( \cpu1|u0|R\(5) ) + ( GND ) + ( \cpu1|u0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(5),
	cin => \cpu1|u0|Add0~18\,
	sumout => \cpu1|u0|Add0~21_sumout\,
	cout => \cpu1|u0|Add0~22\);

-- Location: MLABCELL_X18_Y34_N27
\cpu1|u0|I[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[5]~6_combout\ = ( !\cpu1|u0|ACC[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\,
	combout => \cpu1|u0|I[5]~6_combout\);

-- Location: FF_X18_Y34_N28
\cpu1|u0|I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[5]~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(5));

-- Location: FF_X18_Y35_N38
\cpu1|u0|ACC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~17_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(5));

-- Location: FF_X18_Y35_N35
\cpu1|u0|Ap[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(5),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(5));

-- Location: MLABCELL_X18_Y35_N33
\cpu1|u0|ACC~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~16_combout\ = ( \cpu1|u0|R\(5) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(5))))) # (\cpu1|u0|F~12_combout\ & (((\cpu1|u0|I\(5))) # (\cpu1|u0|ACC[6]~2_combout\))) ) ) # ( !\cpu1|u0|R\(5) & ( 
-- (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(5))))) # (\cpu1|u0|F~12_combout\ & (!\cpu1|u0|ACC[6]~2_combout\ & (\cpu1|u0|I\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100001001100000010000110111000101010011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_I\(5),
	datad => \cpu1|u0|ALT_INV_Ap\(5),
	dataf => \cpu1|u0|ALT_INV_R\(5),
	combout => \cpu1|u0|ACC~16_combout\);

-- Location: MLABCELL_X18_Y35_N36
\cpu1|u0|ACC~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~17_combout\ = ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & (!\cpu1|u0|ACC~16_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(5))))) ) ) # ( !\cpu1|u0|Save_Mux[5]~18_combout\ & ( ((!\cpu1|u0|ACC~16_combout\ & 
-- ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(5))))) # (\cpu1|u0|ACC~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110110011111100111011001111000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_ACC~16_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(5),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	combout => \cpu1|u0|ACC~17_combout\);

-- Location: FF_X18_Y35_N37
\cpu1|u0|ACC[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~17_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC[5]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y36_N18
\cpu1|u0|ACC[5]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[5]~_wirecell_combout\ = ( !\cpu1|u0|ACC[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\,
	combout => \cpu1|u0|ACC[5]~_wirecell_combout\);

-- Location: FF_X18_Y36_N46
\cpu1|u0|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~21_sumout\,
	asdata => \cpu1|u0|ACC[5]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(5));

-- Location: MLABCELL_X23_Y35_N42
\cpu1|u0|A~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~19_combout\ = ( \cpu1|u0|R\(5) & ( \cpu1|u0|A[7]~6_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(5))) # (\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|Regs|Mux40~7_combout\))) ) ) ) # ( !\cpu1|u0|R\(5) & ( \cpu1|u0|A[7]~6_combout\ & ( 
-- (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(5))) # (\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|Regs|Mux40~7_combout\))) ) ) ) # ( \cpu1|u0|R\(5) & ( !\cpu1|u0|A[7]~6_combout\ & ( (!\cpu1|u0|A[7]~7_combout\) # (\cpu1|u0|A~18_combout\) ) ) ) # ( 
-- !\cpu1|u0|R\(5) & ( !\cpu1|u0|A[7]~6_combout\ & ( (\cpu1|u0|A~18_combout\ & \cpu1|u0|A[7]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A~18_combout\,
	datab => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	datac => \cpu1|u0|ALT_INV_TmpAddr\(5),
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~7_combout\,
	datae => \cpu1|u0|ALT_INV_R\(5),
	dataf => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	combout => \cpu1|u0|A~19_combout\);

-- Location: FF_X23_Y35_N44
\cpu1|u0|A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~19_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(5));

-- Location: MLABCELL_X9_Y33_N51
\cpuDataIn[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~0_combout\ = ( \sd1|dout\(0) & ( \rom1|altsyncram_component|auto_generated|q_a\(0) & ( (!\n_sdCardCS~0_combout\ & (((\n_monRomCS~0_combout\) # (\sramData[0]~input_o\)))) # (\n_sdCardCS~0_combout\ & (\MemoryManagement|Mux6~0_combout\)) ) ) ) 
-- # ( !\sd1|dout\(0) & ( \rom1|altsyncram_component|auto_generated|q_a\(0) & ( (!\n_sdCardCS~0_combout\ & ((\n_monRomCS~0_combout\) # (\sramData[0]~input_o\))) ) ) ) # ( \sd1|dout\(0) & ( !\rom1|altsyncram_component|auto_generated|q_a\(0) & ( 
-- (!\n_sdCardCS~0_combout\ & (((\sramData[0]~input_o\ & !\n_monRomCS~0_combout\)))) # (\n_sdCardCS~0_combout\ & (\MemoryManagement|Mux6~0_combout\)) ) ) ) # ( !\sd1|dout\(0) & ( !\rom1|altsyncram_component|auto_generated|q_a\(0) & ( (!\n_sdCardCS~0_combout\ 
-- & (\sramData[0]~input_o\ & !\n_monRomCS~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000110110001000100001010101010100001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_sdCardCS~0_combout\,
	datab => \MemoryManagement|ALT_INV_Mux6~0_combout\,
	datac => \ALT_INV_sramData[0]~input_o\,
	datad => \ALT_INV_n_monRomCS~0_combout\,
	datae => \sd1|ALT_INV_dout\(0),
	dataf => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \cpuDataIn[0]~0_combout\);

-- Location: MLABCELL_X9_Y33_N42
\cpuDataIn[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~3_combout\ = ( \io2|dataOut\(0) & ( \cpuDataIn[0]~0_combout\ & ( (!\cpuDataIn[3]~2_combout\ & (((\cpuDataIn[3]~1_combout\)) # (\io1|dataOut\(0)))) # (\cpuDataIn[3]~2_combout\ & (((!\cpuDataIn[3]~1_combout\) # (\io4|dataOut\(0))))) ) ) ) # ( 
-- !\io2|dataOut\(0) & ( \cpuDataIn[0]~0_combout\ & ( (!\cpuDataIn[3]~2_combout\ & (\io1|dataOut\(0) & (!\cpuDataIn[3]~1_combout\))) # (\cpuDataIn[3]~2_combout\ & (((!\cpuDataIn[3]~1_combout\) # (\io4|dataOut\(0))))) ) ) ) # ( \io2|dataOut\(0) & ( 
-- !\cpuDataIn[0]~0_combout\ & ( (!\cpuDataIn[3]~2_combout\ & (((\cpuDataIn[3]~1_combout\)) # (\io1|dataOut\(0)))) # (\cpuDataIn[3]~2_combout\ & (((\cpuDataIn[3]~1_combout\ & \io4|dataOut\(0))))) ) ) ) # ( !\io2|dataOut\(0) & ( !\cpuDataIn[0]~0_combout\ & ( 
-- (!\cpuDataIn[3]~2_combout\ & (\io1|dataOut\(0) & (!\cpuDataIn[3]~1_combout\))) # (\cpuDataIn[3]~2_combout\ & (((\cpuDataIn[3]~1_combout\ & \io4|dataOut\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_dataOut\(0),
	datab => \ALT_INV_cpuDataIn[3]~2_combout\,
	datac => \ALT_INV_cpuDataIn[3]~1_combout\,
	datad => \io4|ALT_INV_dataOut\(0),
	datae => \io2|ALT_INV_dataOut\(0),
	dataf => \ALT_INV_cpuDataIn[0]~0_combout\,
	combout => \cpuDataIn[0]~3_combout\);

-- Location: FF_X9_Y33_N44
\cpu1|DI_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[0]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(0));

-- Location: LABCELL_X6_Y35_N27
\cpu1|u0|mcode|Mux246~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux246~0_combout\ = ( \cpu1|u0|IR\(2) & ( (\cpu1|u0|mcode|Mux131~0_combout\) # (\cpu1|u0|mcode|Equal8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux246~0_combout\);

-- Location: LABCELL_X6_Y35_N48
\cpu1|u0|BusB[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusB[3]~0_combout\ = ( \cpu1|u0|mcode|Mux247~5_combout\ & ( \cpu1|u0|mcode|Mux279~0_combout\ & ( ((!\cpu1|u0|mcode|Mux131~0_combout\ & ((\cpu1|u0|mcode|Mux62~5_combout\) # (\cpu1|u0|mcode|Mux246~4_combout\)))) # (\cpu1|u0|mcode|Mux246~0_combout\) 
-- ) ) ) # ( \cpu1|u0|mcode|Mux247~5_combout\ & ( !\cpu1|u0|mcode|Mux279~0_combout\ & ( ((\cpu1|u0|mcode|Mux246~4_combout\ & !\cpu1|u0|mcode|Mux131~0_combout\)) # (\cpu1|u0|mcode|Mux246~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101010111010100000000000000000111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux246~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux246~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux62~5_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux247~5_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|BusB[3]~0_combout\);

-- Location: FF_X10_Y38_N50
\cpu1|u0|Regs|RegsL[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[0]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[4][0]~q\);

-- Location: FF_X9_Y38_N20
\cpu1|u0|Regs|RegsL[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[0]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[7][0]~q\);

-- Location: LABCELL_X12_Y38_N30
\cpu1|u0|Regs|RegsL[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[5][0]~feeder_combout\ = ( \cpu1|u0|RegDIL[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[0]~2_combout\,
	combout => \cpu1|u0|Regs|RegsL[5][0]~feeder_combout\);

-- Location: FF_X12_Y38_N32
\cpu1|u0|Regs|RegsL[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[5][0]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[5][0]~q\);

-- Location: FF_X9_Y38_N56
\cpu1|u0|Regs|RegsL[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[0]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[6][0]~q\);

-- Location: MLABCELL_X9_Y38_N54
\cpu1|u0|Regs|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux31~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][0]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|RegAddrB[1]~1_combout\) # (\cpu1|u0|Regs|RegsL[4][0]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][0]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[4][0]~q\ & !\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][0]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[5][0]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- (\cpu1|u0|Regs|RegsL[7][0]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][0]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[5][0]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[7][0]~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[4][0]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[7][0]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[5][0]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][0]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux31~0_combout\);

-- Location: FF_X9_Y38_N44
\cpu1|u0|Regs|RegsL[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIL[0]~2_combout\,
	ena => \cpu1|u0|Regs|RegsL[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[0][0]~q\);

-- Location: FF_X9_Y37_N28
\cpu1|u0|Regs|RegsL[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[0]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[3][0]~q\);

-- Location: FF_X9_Y37_N35
\cpu1|u0|Regs|RegsL[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[0]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[1][0]~q\);

-- Location: MLABCELL_X9_Y37_N27
\cpu1|u0|Regs|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux31~1_combout\ = ( \cpu1|u0|Regs|RegsL[1][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((!\cpu1|u0|RegAddrB[0]~0_combout\) # ((\cpu1|u0|Regs|RegsL[0][0]~q\)))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][0]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[1][0]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[0][0]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][0]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][0]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[1][0]~q\,
	combout => \cpu1|u0|Regs|Mux31~1_combout\);

-- Location: LABCELL_X12_Y37_N42
\cpu1|u0|Regs|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux31~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][0]~q\ & ( \cpu1|u0|Regs|Mux31~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux31~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][0]~q\ & ( \cpu1|u0|Regs|Mux31~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((!\cpu1|u0|Regs|Mux30~0_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux31~0_combout\)) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][0]~q\ & ( !\cpu1|u0|Regs|Mux31~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux30~0_combout\))) # (\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux31~0_combout\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][0]~q\ & ( !\cpu1|u0|Regs|Mux31~1_combout\ & ( (\cpu1|u0|Regs|Mux31~0_combout\ 
-- & \cpu1|u0|RegAddrB[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110011001111110000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux31~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][0]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux31~1_combout\,
	combout => \cpu1|u0|Regs|Mux31~2_combout\);

-- Location: LABCELL_X6_Y35_N54
\cpu1|u0|Mux91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux91~0_combout\ = ( \cpu1|u0|ACC[0]~DUPLICATE_q\ & ( \cpu1|u0|Regs|Mux31~2_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\ & ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # ((\cpu1|u0|Regs|Mux23~2_combout\)))) # (\cpu1|u0|BusB[3]~0_combout\ & 
-- (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (\cpu1|DI_Reg\(0)))) ) ) ) # ( !\cpu1|u0|ACC[0]~DUPLICATE_q\ & ( \cpu1|u0|Regs|Mux31~2_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # ((!\cpu1|u0|BusB[3]~0_combout\ & 
-- ((\cpu1|u0|Regs|Mux23~2_combout\))) # (\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|DI_Reg\(0)))) ) ) ) # ( \cpu1|u0|ACC[0]~DUPLICATE_q\ & ( !\cpu1|u0|Regs|Mux31~2_combout\ & ( (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|BusB[3]~0_combout\ & 
-- ((\cpu1|u0|Regs|Mux23~2_combout\))) # (\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|DI_Reg\(0))))) ) ) ) # ( !\cpu1|u0|ACC[0]~DUPLICATE_q\ & ( !\cpu1|u0|Regs|Mux31~2_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux23~2_combout\)))) # (\cpu1|u0|BusB[3]~0_combout\ & ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # ((\cpu1|DI_Reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101100111000000010010001111001101111011111000100110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(0),
	datad => \cpu1|u0|Regs|ALT_INV_Mux23~2_combout\,
	datae => \cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux31~2_combout\,
	combout => \cpu1|u0|Mux91~0_combout\);

-- Location: MLABCELL_X13_Y34_N27
\cpu1|u0|mcode|Mux245~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux245~2_combout\ = ( \cpu1|u0|IR\(0) & ( (!\cpu1|u0|IR\(3) & ((!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|MCycle\(2) & \cpu1|u0|MCycle\(0))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|MCycle\(2) & !\cpu1|u0|MCycle\(0))))) ) ) # ( 
-- !\cpu1|u0|IR\(0) & ( (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & !\cpu1|u0|MCycle\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000010000000000100001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux245~2_combout\);

-- Location: MLABCELL_X13_Y34_N36
\cpu1|u0|mcode|Mux245~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux245~7_combout\ = ( !\cpu1|u0|IR\(1) & ( (\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(4) & (\cpu1|u0|mcode|Mux57~4_combout\ & (\cpu1|u0|IR\(0) & !\cpu1|u0|IR\(3))))) ) ) # ( \cpu1|u0|IR\(1) & ( (\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(4) & 
-- (\cpu1|u0|mcode|Mux245~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000001000000010000000100000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|mcode|ALT_INV_Mux245~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	datag => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|mcode|Mux245~7_combout\);

-- Location: LABCELL_X14_Y34_N0
\cpu1|u0|mcode|Mux245~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux245~3_combout\ = ( !\cpu1|u0|IR\(6) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux245~0_combout\ & (\cpu1|u0|IR\(7) & \cpu1|u0|ISet[1]~DUPLICATE_q\)))) ) ) # ( \cpu1|u0|IR\(6) & ( (!\cpu1|u0|IR\(2) & 
-- (((\cpu1|u0|mcode|Mux245~7_combout\ & (!\cpu1|u0|IR\(7) & \cpu1|u0|ISet[1]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000000000100000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Mux245~7_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datag => \cpu1|u0|mcode|ALT_INV_Mux245~0_combout\,
	combout => \cpu1|u0|mcode|Mux245~3_combout\);

-- Location: MLABCELL_X13_Y32_N33
\cpu1|u0|alu|Q_t~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~68_combout\ = ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (((!\cpu1|u0|IR\(2) & !\cpu1|u0|alu|Mux7~2_combout\)) # (\cpu1|u0|IR\(6))) # (\cpu1|u0|IR\(1)) ) ) # ( !\cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(2)) # ((\cpu1|u0|IR\(6)) # 
-- (\cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101110111111111110110011111111111011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|alu|Q_t~68_combout\);

-- Location: MLABCELL_X13_Y32_N12
\cpu1|u0|alu|Q_t~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~69_combout\ = ( \cpu1|u0|alu|Q_t~2_combout\ & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(6) & ((\cpu1|u0|IntCycle~DUPLICATE_q\) # (\cpu1|u0|IR\(2))))) ) ) # ( !\cpu1|u0|alu|Q_t~2_combout\ & ( (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & 
-- !\cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000110000000100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	combout => \cpu1|u0|alu|Q_t~69_combout\);

-- Location: MLABCELL_X13_Y32_N54
\cpu1|u0|mcode|Mux88~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~34_combout\ = ( \cpu1|u0|mcode|Mux63~0_combout\ & ( \cpu1|u0|alu|Q_t~44_combout\ & ( ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~69_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~10_combout\))) # (\cpu1|u0|IR\(4)) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux63~0_combout\ & ( \cpu1|u0|alu|Q_t~44_combout\ & ( (!\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~69_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~10_combout\)))) # (\cpu1|u0|IR\(4) & (((!\cpu1|u0|IR\(5))))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux63~0_combout\ & ( !\cpu1|u0|alu|Q_t~44_combout\ & ( (!\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~69_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~10_combout\)))) # (\cpu1|u0|IR\(4) & (((\cpu1|u0|IR\(5))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux63~0_combout\ & ( !\cpu1|u0|alu|Q_t~44_combout\ & ( (!\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~69_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~10_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~69_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux63~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~44_combout\,
	combout => \cpu1|u0|mcode|Mux88~34_combout\);

-- Location: MLABCELL_X13_Y32_N0
\cpu1|u0|mcode|Mux88~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~36_combout\ = ( !\cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|mcode|Mux88~34_combout\)))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~10_combout\ & (((!\cpu1|u0|alu|Mux7~2_combout\) # (\cpu1|u0|mcode|Mux57~2_combout\))))) ) ) # ( 
-- \cpu1|u0|IR\(3) & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~10_combout\)) # (\cpu1|u0|IR\(0) & (((!\cpu1|u0|alu|Q_t~68_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011011100100111001000001010000110110111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~10_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~68_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datag => \cpu1|u0|mcode|ALT_INV_Mux88~34_combout\,
	combout => \cpu1|u0|mcode|Mux88~36_combout\);

-- Location: LABCELL_X14_Y34_N30
\cpu1|u0|mcode|Mux88~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~30_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux57~2_combout\)) # (\cpu1|u0|IR\(1) & ((\cpu1|u0|alu|Q_t~2_combout\))) ) ) # ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (\cpu1|u0|IR\(1) & 
-- \cpu1|u0|alu|Q_t~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|mcode|Mux88~30_combout\);

-- Location: LABCELL_X14_Y34_N6
\cpu1|u0|mcode|Mux88~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~31_combout\ = ( \cpu1|u0|mcode|Mux88~30_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|IR\(3)) # ((!\cpu1|u0|IR\(5) & \cpu1|u0|alu|Q_t~23_combout\)))) ) ) # ( !\cpu1|u0|mcode|Mux88~30_combout\ & ( (\cpu1|u0|IR\(3) & (!\cpu1|u0|IR\(5) & 
-- (\cpu1|u0|IR\(6) & \cpu1|u0|alu|Q_t~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000001010000011100000101000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~23_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~30_combout\,
	combout => \cpu1|u0|mcode|Mux88~31_combout\);

-- Location: LABCELL_X14_Y34_N45
\cpu1|u0|mcode|Mux88~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~32_combout\ = ( \cpu1|u0|mcode|Mux88~31_combout\ & ( \cpu1|u0|IR\(0) ) ) # ( !\cpu1|u0|mcode|Mux88~31_combout\ & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux92~0_combout\ & (\cpu1|u0|alu|Q_t~67_combout\ & \cpu1|u0|IR\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~67_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~31_combout\,
	combout => \cpu1|u0|mcode|Mux88~32_combout\);

-- Location: LABCELL_X14_Y34_N39
\cpu1|u0|mcode|Mux88~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~33_combout\ = ( \cpu1|u0|mcode|Mux46~1_combout\ & ( (!\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(1) & \cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux46~1_combout\,
	combout => \cpu1|u0|mcode|Mux88~33_combout\);

-- Location: LABCELL_X14_Y34_N48
\cpu1|u0|mcode|Mux245~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux245~1_combout\ = ( \cpu1|u0|mcode|Mux88~33_combout\ & ( (!\cpu1|u0|IR\(7) & ((\cpu1|u0|mcode|Mux88~36_combout\))) # (\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(2))) ) ) # ( !\cpu1|u0|mcode|Mux88~33_combout\ & ( (!\cpu1|u0|IR\(7) & 
-- (((\cpu1|u0|mcode|Mux88~36_combout\)))) # (\cpu1|u0|IR\(7) & (\cpu1|u0|IR\(2) & ((\cpu1|u0|mcode|Mux88~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~36_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~32_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~33_combout\,
	combout => \cpu1|u0|mcode|Mux245~1_combout\);

-- Location: LABCELL_X14_Y34_N24
\cpu1|u0|BusB[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusB[3]~2_combout\ = ( \cpu1|u0|mcode|Mux245~1_combout\ & ( (!\cpu1|u0|mcode|Mux57~1_combout\ & (!\cpu1|u0|mcode|Mux57~0_combout\ & ((\cpu1|u0|mcode|Mux245~3_combout\) # (\cpu1|u0|mcode|Mux279~0_combout\)))) ) ) # ( 
-- !\cpu1|u0|mcode|Mux245~1_combout\ & ( (!\cpu1|u0|mcode|Mux57~1_combout\ & (\cpu1|u0|mcode|Mux245~3_combout\ & !\cpu1|u0|mcode|Mux57~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000101010000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux245~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux245~1_combout\,
	combout => \cpu1|u0|BusB[3]~2_combout\);

-- Location: LABCELL_X6_Y33_N15
\cpu1|u0|BusB[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusB[3]~4_combout\ = ( \cpu1|u0|mcode|Mux246~5_combout\ & ( \cpu1|u0|BusB[3]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusB[3]~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux246~5_combout\,
	combout => \cpu1|u0|BusB[3]~4_combout\);

-- Location: LABCELL_X12_Y34_N45
\cpu1|u0|mcode|Mux279~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux279~1_combout\ = ( \cpu1|u0|ISet[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux231~0_combout\ & \cpu1|u0|mcode|Mux57~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux279~1_combout\);

-- Location: LABCELL_X12_Y34_N30
\cpu1|u0|mcode|Mux88~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~35_combout\ = ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|alu|Mux7~2_combout\ & !\cpu1|u0|IR\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux88~35_combout\);

-- Location: LABCELL_X12_Y34_N33
\cpu1|u0|mcode|Mux279~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux279~2_combout\ = ( \cpu1|u0|mcode|Mux88~35_combout\ & ( \cpu1|u0|mcode|Mux279~1_combout\ ) ) # ( !\cpu1|u0|mcode|Mux88~35_combout\ & ( ((\cpu1|u0|mcode|Mux92~1_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|alu|Q_t~4_combout\))) 
-- # (\cpu1|u0|mcode|Mux279~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~35_combout\,
	combout => \cpu1|u0|mcode|Mux279~2_combout\);

-- Location: FF_X12_Y34_N34
\cpu1|u0|PreserveC_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|Mux279~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PreserveC_r~q\);

-- Location: FF_X4_Y38_N47
\cpu1|u0|F[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(0));

-- Location: LABCELL_X5_Y35_N39
\cpu1|u0|BusA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusA[1]~1_combout\ = ( \cpu1|u0|mcode|Mux250~4_combout\ & ( \cpu1|u0|mcode|Mux252~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux252~4_combout\,
	combout => \cpu1|u0|BusA[1]~1_combout\);

-- Location: MLABCELL_X4_Y37_N3
\cpu1|u0|BusA[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusA[1]~2_combout\ = (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux251~5_combout\ & ((!\cpu1|u0|mcode|Mux252~4_combout\) # (\cpu1|u0|mcode|Mux253~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011111100111011001111110011101100111111001110110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux252~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux251~5_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	combout => \cpu1|u0|BusA[1]~2_combout\);

-- Location: FF_X5_Y35_N59
\cpu1|u0|BusA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux92~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(7));

-- Location: MLABCELL_X4_Y37_N36
\cpu1|u0|BusA[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusA[1]~0_combout\ = ( \cpu1|u0|mcode|Mux68~0_combout\ & ( \cpu1|u0|mcode|Mux251~5_combout\ & ( (!\cpu1|u0|ISet\(1) & ((!\cpu1|u0|ISet\(0)) # ((\cpu1|u0|IR\(1))))) # (\cpu1|u0|ISet\(1) & (((!\cpu1|u0|mcode|Mux252~3_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux68~0_combout\ & ( \cpu1|u0|mcode|Mux251~5_combout\ & ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|ISet\(0) & ((\cpu1|u0|IR\(1))))) # (\cpu1|u0|ISet\(1) & (((!\cpu1|u0|mcode|Mux252~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100010111001010110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux252~3_combout\,
	datac => \cpu1|u0|ALT_INV_ISet\(1),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|mcode|ALT_INV_Mux68~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux251~5_combout\,
	combout => \cpu1|u0|BusA[1]~0_combout\);

-- Location: LABCELL_X6_Y35_N42
\cpu1|u0|Mux99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux99~0_combout\ = ( \cpu1|u0|mcode|Mux253~4_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|DI_Reg\(0) ) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( !\cpu1|u0|ACC[0]~DUPLICATE_q\ ) ) ) # ( 
-- \cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|u0|Regs|Mux7~2_combout\ ) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|u0|Regs|Mux15~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111110101010101010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[0]~DUPLICATE_q\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux15~2_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(0),
	datad => \cpu1|u0|Regs|ALT_INV_Mux7~2_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	dataf => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	combout => \cpu1|u0|Mux99~0_combout\);

-- Location: LABCELL_X5_Y33_N39
\cpu1|u0|Mux99~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux99~1_combout\ = ( \cpu1|u0|Mux99~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(8)))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(0)))) ) ) # ( !\cpu1|u0|Mux99~0_combout\ & ( 
-- (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(8)))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100100000000001110010011111111111001001111111111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|ALT_INV_SP\(0),
	datac => \cpu1|u0|ALT_INV_SP\(8),
	datad => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Mux99~0_combout\,
	combout => \cpu1|u0|Mux99~1_combout\);

-- Location: FF_X5_Y33_N41
\cpu1|u0|BusA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux99~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(0));

-- Location: FF_X4_Y37_N26
\cpu1|u0|Regs|RegsH_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(11));

-- Location: MLABCELL_X4_Y37_N24
\cpu1|u0|Regs|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~5_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\ & ( (!\cpu1|u0|Regs|Mux32~1_combout\) # (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(11)) ) ) # ( !\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\ & ( 
-- (\cpu1|u0|Regs|Mux32~1_combout\ & \cpu1|u0|Regs|RegsH_rtl_0_bypass\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(11),
	dataf => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \cpu1|u0|Regs|Mux32~5_combout\);

-- Location: MLABCELL_X13_Y30_N33
\cpu1|u0|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~45_sumout\ = SUM(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( !\cpu1|u0|SP\(11) ) + ( \cpu1|u0|Add7~42\ ))
-- \cpu1|u0|Add7~46\ = CARRY(( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( !\cpu1|u0|SP\(11) ) + ( \cpu1|u0|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000010001000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_SP\(11),
	cin => \cpu1|u0|Add7~42\,
	sumout => \cpu1|u0|Add7~45_sumout\,
	cout => \cpu1|u0|Add7~46\);

-- Location: LABCELL_X7_Y30_N30
\cpu1|u0|SP~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~18_combout\ = ( \cpu1|u0|Add7~45_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux32~5_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[3]~12_combout\)))) ) ) # ( 
-- !\cpu1|u0|Add7~45_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\) # ((!\cpu1|u0|Regs|Mux32~5_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[3]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011011000111110101101100001110010010100000111001001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~13_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux32~5_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~45_sumout\,
	combout => \cpu1|u0|SP~18_combout\);

-- Location: FF_X7_Y30_N31
\cpu1|u0|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~18_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(11));

-- Location: LABCELL_X6_Y35_N21
\cpu1|u0|Mux96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux96~0_combout\ = ( \cpu1|u0|Regs|Mux12~2_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|ACC\(3)))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (\cpu1|DI_Reg\(3))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux12~2_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|ACC\(3)))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (\cpu1|DI_Reg\(3))) ) ) ) # ( \cpu1|u0|Regs|Mux12~2_combout\ & ( 
-- !\cpu1|u0|BusA[1]~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\) # (\cpu1|u0|Regs|Mux4~2_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux12~2_combout\ & ( !\cpu1|u0|BusA[1]~0_combout\ & ( (\cpu1|u0|Regs|Mux4~2_combout\ & \cpu1|u0|mcode|Mux253~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111111001100010101011100110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(3),
	datab => \cpu1|u0|ALT_INV_ACC\(3),
	datac => \cpu1|u0|Regs|ALT_INV_Mux4~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux12~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	combout => \cpu1|u0|Mux96~0_combout\);

-- Location: LABCELL_X5_Y33_N51
\cpu1|u0|Mux96~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux96~1_combout\ = ( \cpu1|u0|Mux96~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(11))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(3))))) ) ) # ( !\cpu1|u0|Mux96~0_combout\ & 
-- ( (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(11))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100000001100010010000011111101111011001111110111101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|ALT_INV_SP\(11),
	datad => \cpu1|u0|ALT_INV_SP\(3),
	dataf => \cpu1|u0|ALT_INV_Mux96~0_combout\,
	combout => \cpu1|u0|Mux96~1_combout\);

-- Location: FF_X5_Y33_N53
\cpu1|u0|BusA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux96~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(3));

-- Location: LABCELL_X16_Y32_N12
\cpu1|u0|mcode|Mux285~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux285~0_combout\ = ( \cpu1|u0|mcode|Mux102~2_combout\ & ( (\cpu1|u0|mcode|Mux92~1_combout\ & (\cpu1|u0|mcode|Mux100~1_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|alu|Mux7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux100~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	combout => \cpu1|u0|mcode|Mux285~0_combout\);

-- Location: LABCELL_X16_Y32_N9
\cpu1|u0|mcode|Mux286~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux286~0_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux102~2_combout\ & (\cpu1|u0|mcode|Mux102~0_combout\ & \cpu1|u0|mcode|Mux92~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|mcode|Mux286~0_combout\);

-- Location: MLABCELL_X4_Y34_N21
\cpu1|u0|F~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~19_combout\ = ( \cpu1|u0|mcode|Mux286~0_combout\ & ( \cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|mcode|Mux276~0_combout\ & \cpu1|u0|process_0~0_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux286~0_combout\ & ( \cpu1|u0|Equal0~3_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux276~0_combout\ & \cpu1|u0|process_0~0_combout\) ) ) ) # ( \cpu1|u0|mcode|Mux286~0_combout\ & ( !\cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|process_0~0_combout\ ) ) ) # ( !\cpu1|u0|mcode|Mux286~0_combout\ & ( !\cpu1|u0|Equal0~3_combout\ & 
-- ( (\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|mcode|Mux276~0_combout\) # (\cpu1|u0|mcode|Mux285~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux285~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux286~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|F~19_combout\);

-- Location: LABCELL_X5_Y33_N12
\cpu1|u0|Mux97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux97~0_combout\ = ( \cpu1|u0|Regs|Mux13~2_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|ACC[2]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((\cpu1|DI_Reg\(2)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux13~2_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|ACC[2]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((\cpu1|DI_Reg\(2)))) ) ) ) # ( \cpu1|u0|Regs|Mux13~2_combout\ & ( 
-- !\cpu1|u0|BusA[1]~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\) # (\cpu1|u0|Regs|Mux5~2_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux13~2_combout\ & ( !\cpu1|u0|BusA[1]~0_combout\ & ( (\cpu1|u0|Regs|Mux5~2_combout\ & \cpu1|u0|mcode|Mux253~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001110100000101011111010000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux5~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(2),
	datae => \cpu1|u0|Regs|ALT_INV_Mux13~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	combout => \cpu1|u0|Mux97~0_combout\);

-- Location: LABCELL_X5_Y33_N42
\cpu1|u0|Mux97~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux97~1_combout\ = ( \cpu1|u0|Mux97~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(10))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(2))))) ) ) # ( !\cpu1|u0|Mux97~0_combout\ & 
-- ( (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(10))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100000001000110010000011101111111011001110111111101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP\(10),
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(2),
	dataf => \cpu1|u0|ALT_INV_Mux97~0_combout\,
	combout => \cpu1|u0|Mux97~1_combout\);

-- Location: FF_X5_Y33_N44
\cpu1|u0|BusA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux97~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(2));

-- Location: MLABCELL_X4_Y34_N30
\cpu1|u0|F~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~25_combout\ = ( \cpu1|u0|ALU_Op_r\(0) & ( (\cpu1|u0|ALU_Op_r\(1) & ((!\cpu1|u0|F\(1)) # (!\cpu1|u0|ALU_Op_r\(3)))) ) ) # ( !\cpu1|u0|ALU_Op_r\(0) & ( (!\cpu1|u0|ALU_Op_r\(3) & (!\cpu1|u0|ALU_Op_r\(2) & ((\cpu1|u0|ALU_Op_r\(1))))) # 
-- (\cpu1|u0|ALU_Op_r\(3) & (!\cpu1|u0|F\(1) & (!\cpu1|u0|ALU_Op_r\(2) $ (!\cpu1|u0|ALU_Op_r\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001000000010100100100000001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	combout => \cpu1|u0|F~25_combout\);

-- Location: FF_X4_Y34_N37
\cpu1|u0|Fp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F\(1),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(1));

-- Location: MLABCELL_X4_Y34_N36
\cpu1|u0|F~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~24_combout\ = ( \cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|mcode|Mux276~0_combout\ & ((!\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|F\(1)))) # (\cpu1|u0|process_0~0_combout\ & (!\cpu1|u0|Fp\(1))))) # (\cpu1|u0|mcode|Mux276~0_combout\ & 
-- (((!\cpu1|u0|F\(1))))) ) ) # ( !\cpu1|u0|Equal0~3_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (((!\cpu1|u0|F\(1))))) # (\cpu1|u0|process_0~0_combout\ & (!\cpu1|u0|mcode|Mux276~0_combout\ & (!\cpu1|u0|Fp\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000001000111110000000100011111101000010001111110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	datab => \cpu1|u0|ALT_INV_Fp\(1),
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|ALT_INV_F\(1),
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|F~24_combout\);

-- Location: MLABCELL_X4_Y34_N33
\cpu1|u0|F~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~22_combout\ = ( \cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|F\(1) ) ) # ( !\cpu1|u0|Equal0~3_combout\ & ( (\cpu1|u0|F\(1) & ((!\cpu1|u0|process_0~0_combout\) # (!\cpu1|u0|F~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|ALT_INV_F~15_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|F~22_combout\);

-- Location: MLABCELL_X4_Y34_N51
\cpu1|u0|F~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~23_combout\ = ( !\cpu1|u0|F~22_combout\ & ( (\cpu1|u0|mcode|Mux276~0_combout\ & (!\cpu1|u0|mcode|Mux285~0_combout\ & !\cpu1|u0|mcode|Mux286~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux285~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux286~0_combout\,
	dataf => \cpu1|u0|ALT_INV_F~22_combout\,
	combout => \cpu1|u0|F~23_combout\);

-- Location: MLABCELL_X4_Y34_N6
\cpu1|u0|F~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~26_combout\ = ( \cpu1|u0|F~24_combout\ & ( \cpu1|u0|F~23_combout\ & ( (\cpu1|u0|process_0~2_combout\ & !\cpu1|u0|F~25_combout\) ) ) ) # ( !\cpu1|u0|F~24_combout\ & ( \cpu1|u0|F~23_combout\ & ( (\cpu1|u0|process_0~2_combout\ & 
-- !\cpu1|u0|F~25_combout\) ) ) ) # ( \cpu1|u0|F~24_combout\ & ( !\cpu1|u0|F~23_combout\ & ( (\cpu1|u0|process_0~2_combout\ & !\cpu1|u0|F~25_combout\) ) ) ) # ( !\cpu1|u0|F~24_combout\ & ( !\cpu1|u0|F~23_combout\ & ( (!\cpu1|u0|process_0~2_combout\) # 
-- (!\cpu1|u0|F~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datad => \cpu1|u0|ALT_INV_F~25_combout\,
	datae => \cpu1|u0|ALT_INV_F~24_combout\,
	dataf => \cpu1|u0|ALT_INV_F~23_combout\,
	combout => \cpu1|u0|F~26_combout\);

-- Location: MLABCELL_X4_Y34_N42
\cpu1|u0|F~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~27_combout\ = ( \cpu1|u0|F~26_combout\ & ( (!\cpu1|u0|F~0_combout\) # (!\cpu1|u0|Save_Mux[1]~11_combout\) ) ) # ( !\cpu1|u0|F~26_combout\ & ( (!\cpu1|u0|F~0_combout\ & (((\cpu1|u0|process_0~8_combout\) # (\cpu1|u0|process_0~5_combout\)))) # 
-- (\cpu1|u0|F~0_combout\ & (!\cpu1|u0|Save_Mux[1]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111011101110010011101110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~0_combout\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~5_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~8_combout\,
	dataf => \cpu1|u0|ALT_INV_F~26_combout\,
	combout => \cpu1|u0|F~27_combout\);

-- Location: FF_X4_Y34_N44
\cpu1|u0|F[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~27_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(1));

-- Location: LABCELL_X5_Y33_N33
\cpu1|u0|F~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~16_combout\ = ( \cpu1|u0|BusA\(1) & ( \cpu1|u0|F\(4) & ( (!\cpu1|u0|ALU_Op_r\(3)) # ((\cpu1|u0|BusA\(3) & \cpu1|u0|F\(1))) ) ) ) # ( !\cpu1|u0|BusA\(1) & ( \cpu1|u0|F\(4) & ( (!\cpu1|u0|ALU_Op_r\(3)) # ((\cpu1|u0|BusA\(3) & (\cpu1|u0|BusA\(2) & 
-- \cpu1|u0|F\(1)))) ) ) ) # ( \cpu1|u0|BusA\(1) & ( !\cpu1|u0|F\(4) & ( (!\cpu1|u0|ALU_Op_r\(3)) # ((!\cpu1|u0|BusA\(3) & (!\cpu1|u0|BusA\(2) & !\cpu1|u0|F\(1))) # (\cpu1|u0|BusA\(3) & ((\cpu1|u0|F\(1))))) ) ) ) # ( !\cpu1|u0|BusA\(1) & ( !\cpu1|u0|F\(4) & 
-- ( (!\cpu1|u0|ALU_Op_r\(3)) # ((!\cpu1|u0|BusA\(3) & ((!\cpu1|u0|F\(1)))) # (\cpu1|u0|BusA\(3) & (\cpu1|u0|BusA\(2) & \cpu1|u0|F\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100001111111111000010111111111000000011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(3),
	datab => \cpu1|u0|ALT_INV_BusA\(2),
	datac => \cpu1|u0|ALT_INV_F\(1),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datae => \cpu1|u0|ALT_INV_BusA\(1),
	dataf => \cpu1|u0|ALT_INV_F\(4),
	combout => \cpu1|u0|F~16_combout\);

-- Location: FF_X5_Y33_N52
\cpu1|u0|BusA[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux96~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[3]~DUPLICATE_q\);

-- Location: FF_X5_Y33_N43
\cpu1|u0|BusA[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux97~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[2]~DUPLICATE_q\);

-- Location: FF_X5_Y33_N40
\cpu1|u0|BusA[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux99~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[0]~DUPLICATE_q\);

-- Location: FF_X14_Y32_N2
\cpu1|u0|ALU_Op_r[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\);

-- Location: FF_X14_Y32_N31
\cpu1|u0|ALU_Op_r[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ALU_Op_r~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\);

-- Location: LABCELL_X5_Y32_N57
\cpu1|u0|alu|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|comb~0_combout\ = ( \cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ & ( (!\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & !\cpu1|u0|F[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r[0]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|comb~0_combout\);

-- Location: LABCELL_X5_Y32_N30
\cpu1|u0|alu|Add0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add0~18_cout\ = CARRY(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|alu|comb~0_combout\) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datad => \cpu1|u0|alu|ALT_INV_comb~0_combout\,
	cin => GND,
	cout => \cpu1|u0|alu|Add0~18_cout\);

-- Location: LABCELL_X5_Y32_N33
\cpu1|u0|alu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add0~1_sumout\ = SUM(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(0)) ) + ( \cpu1|u0|BusA[0]~DUPLICATE_q\ ) + ( \cpu1|u0|alu|Add0~18_cout\ ))
-- \cpu1|u0|alu|Add0~2\ = CARRY(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(0)) ) + ( \cpu1|u0|BusA[0]~DUPLICATE_q\ ) + ( \cpu1|u0|alu|Add0~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusB\(0),
	cin => \cpu1|u0|alu|Add0~18_cout\,
	sumout => \cpu1|u0|alu|Add0~1_sumout\,
	cout => \cpu1|u0|alu|Add0~2\);

-- Location: LABCELL_X5_Y32_N36
\cpu1|u0|alu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add0~13_sumout\ = SUM(( \cpu1|u0|BusA\(1) ) + ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(1)) ) + ( \cpu1|u0|alu|Add0~2\ ))
-- \cpu1|u0|alu|Add0~14\ = CARRY(( \cpu1|u0|BusA\(1) ) + ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(1)) ) + ( \cpu1|u0|alu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(1),
	datad => \cpu1|u0|ALT_INV_BusA\(1),
	cin => \cpu1|u0|alu|Add0~2\,
	sumout => \cpu1|u0|alu|Add0~13_sumout\,
	cout => \cpu1|u0|alu|Add0~14\);

-- Location: LABCELL_X5_Y32_N39
\cpu1|u0|alu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add0~9_sumout\ = SUM(( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) + ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(2)) ) + ( \cpu1|u0|alu|Add0~14\ ))
-- \cpu1|u0|alu|Add0~10\ = CARRY(( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) + ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(2)) ) + ( \cpu1|u0|alu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(2),
	datad => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add0~14\,
	sumout => \cpu1|u0|alu|Add0~9_sumout\,
	cout => \cpu1|u0|alu|Add0~10\);

-- Location: LABCELL_X5_Y32_N42
\cpu1|u0|alu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add0~5_sumout\ = SUM(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(3)) ) + ( \cpu1|u0|BusA[3]~DUPLICATE_q\ ) + ( \cpu1|u0|alu|Add0~10\ ))
-- \cpu1|u0|alu|Add0~6\ = CARRY(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(3)) ) + ( \cpu1|u0|BusA[3]~DUPLICATE_q\ ) + ( \cpu1|u0|alu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusB\(3),
	cin => \cpu1|u0|alu|Add0~10\,
	sumout => \cpu1|u0|alu|Add0~5_sumout\,
	cout => \cpu1|u0|alu|Add0~6\);

-- Location: LABCELL_X5_Y32_N45
\cpu1|u0|alu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add0~21_sumout\ = SUM(( GND ) + ( GND ) + ( \cpu1|u0|alu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cpu1|u0|alu|Add0~6\,
	sumout => \cpu1|u0|alu|Add0~21_sumout\);

-- Location: MLABCELL_X4_Y34_N0
\cpu1|u0|F~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~46_combout\ = ( !\cpu1|u0|ALU_Op_r\(3) & ( (!\cpu1|u0|ALU_Op_r\(2) & (!\cpu1|u0|ALU_Op_r\(1) $ ((!\cpu1|u0|alu|Add0~21_sumout\)))) # (\cpu1|u0|ALU_Op_r\(2) & ((!\cpu1|u0|ALU_Op_r\(1) & (((!\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|F~16_combout\)))) # 
-- (\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|alu|Add0~21_sumout\ & (\cpu1|u0|ALU_Op_r\(0)))))) ) ) # ( \cpu1|u0|ALU_Op_r\(3) & ( (!\cpu1|u0|ALU_Op_r\(1) & ((!\cpu1|u0|ALU_Op_r\(2) & (((\cpu1|u0|ALU_Op_r\(0))))) # (\cpu1|u0|ALU_Op_r\(2) & (((!\cpu1|u0|ALU_Op_r\(0) 
-- & \cpu1|u0|F~16_combout\)))))) # (\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|F\(4) & ((!\cpu1|u0|ALU_Op_r\(2)) # ((\cpu1|u0|ALU_Op_r\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010100000111000001000001011100001101100001110000110010010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|ALT_INV_F\(4),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	dataf => \cpu1|u0|ALT_INV_F~16_combout\,
	datag => \cpu1|u0|alu|ALT_INV_Add0~21_sumout\,
	combout => \cpu1|u0|F~46_combout\);

-- Location: FF_X4_Y34_N50
\cpu1|u0|Fp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F\(4),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(4));

-- Location: MLABCELL_X4_Y38_N18
\cpu1|u0|F~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~17_combout\ = ( \cpu1|u0|F~15_combout\ & ( !\cpu1|u0|mcode|Mux286~0_combout\ & ( (!\cpu1|u0|mcode|Mux285~0_combout\) # (!\cpu1|u0|F\(0)) ) ) ) # ( !\cpu1|u0|F~15_combout\ & ( !\cpu1|u0|mcode|Mux286~0_combout\ & ( 
-- (\cpu1|u0|mcode|Mux285~0_combout\ & !\cpu1|u0|F\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux285~0_combout\,
	datac => \cpu1|u0|ALT_INV_F\(0),
	datae => \cpu1|u0|ALT_INV_F~15_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux286~0_combout\,
	combout => \cpu1|u0|F~17_combout\);

-- Location: MLABCELL_X4_Y34_N48
\cpu1|u0|F~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~18_combout\ = ( \cpu1|u0|F~17_combout\ & ( (\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|mcode|Mux276~0_combout\ & ((!\cpu1|u0|Fp\(4)))) # (\cpu1|u0|mcode|Mux276~0_combout\ & (!\cpu1|u0|Equal0~3_combout\)))) ) ) # ( !\cpu1|u0|F~17_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux276~0_combout\ & (\cpu1|u0|process_0~0_combout\ & !\cpu1|u0|Fp\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000110010000100000011001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datad => \cpu1|u0|ALT_INV_Fp\(4),
	dataf => \cpu1|u0|ALT_INV_F~17_combout\,
	combout => \cpu1|u0|F~18_combout\);

-- Location: MLABCELL_X4_Y34_N24
\cpu1|u0|F~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~20_combout\ = ( !\cpu1|u0|F~46_combout\ & ( \cpu1|u0|F~18_combout\ & ( \cpu1|u0|process_0~2_combout\ ) ) ) # ( \cpu1|u0|F~46_combout\ & ( !\cpu1|u0|F~18_combout\ & ( (!\cpu1|u0|process_0~2_combout\ & ((\cpu1|u0|F~19_combout\) # 
-- (\cpu1|u0|F\(4)))) ) ) ) # ( !\cpu1|u0|F~46_combout\ & ( !\cpu1|u0|F~18_combout\ & ( ((\cpu1|u0|F~19_combout\) # (\cpu1|u0|process_0~2_combout\)) # (\cpu1|u0|F\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111010011000100110000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(4),
	datab => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datac => \cpu1|u0|ALT_INV_F~19_combout\,
	datae => \cpu1|u0|ALT_INV_F~46_combout\,
	dataf => \cpu1|u0|ALT_INV_F~18_combout\,
	combout => \cpu1|u0|F~20_combout\);

-- Location: MLABCELL_X4_Y34_N15
\cpu1|u0|F~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~21_combout\ = ( \cpu1|u0|Save_Mux[4]~15_combout\ & ( \cpu1|u0|process_0~5_combout\ & ( !\cpu1|u0|F~0_combout\ ) ) ) # ( !\cpu1|u0|Save_Mux[4]~15_combout\ & ( \cpu1|u0|process_0~5_combout\ ) ) # ( \cpu1|u0|Save_Mux[4]~15_combout\ & ( 
-- !\cpu1|u0|process_0~5_combout\ & ( (!\cpu1|u0|F~0_combout\ & ((\cpu1|u0|F~20_combout\) # (\cpu1|u0|process_0~8_combout\))) ) ) ) # ( !\cpu1|u0|Save_Mux[4]~15_combout\ & ( !\cpu1|u0|process_0~5_combout\ & ( ((\cpu1|u0|F~20_combout\) # 
-- (\cpu1|u0|process_0~8_combout\)) # (\cpu1|u0|F~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111000010101010101011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~0_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~8_combout\,
	datad => \cpu1|u0|ALT_INV_F~20_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~5_combout\,
	combout => \cpu1|u0|F~21_combout\);

-- Location: FF_X4_Y34_N16
\cpu1|u0|F[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~21_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(4));

-- Location: LABCELL_X5_Y33_N24
\cpu1|u0|alu|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|process_0~0_combout\ = ( \cpu1|u0|BusA\(2) & ( (!\cpu1|u0|BusA\(3) & \cpu1|u0|F\(4)) ) ) # ( !\cpu1|u0|BusA\(2) & ( (\cpu1|u0|F\(4) & ((!\cpu1|u0|BusA\(3)) # (!\cpu1|u0|BusA\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(3),
	datac => \cpu1|u0|ALT_INV_F\(4),
	datad => \cpu1|u0|ALT_INV_BusA\(1),
	dataf => \cpu1|u0|ALT_INV_BusA\(2),
	combout => \cpu1|u0|alu|process_0~0_combout\);

-- Location: LABCELL_X14_Y36_N57
\cpu1|u0|Regs|Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~8_combout\ = ( \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(8) ) ) ) # ( !\cpu1|u0|Regs|Mux40~1_combout\ & ( 
-- \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\ ) ) # ( \cpu1|u0|Regs|Mux40~1_combout\ & ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a1\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(8),
	datae => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \cpu1|u0|Regs|Mux40~8_combout\);

-- Location: MLABCELL_X13_Y30_N18
\cpu1|u0|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~25_sumout\ = SUM(( !\cpu1|u0|SP\(6) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~22\ ))
-- \cpu1|u0|Add7~26\ = CARRY(( !\cpu1|u0|SP\(6) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~22\,
	sumout => \cpu1|u0|Add7~25_sumout\,
	cout => \cpu1|u0|Add7~26\);

-- Location: LABCELL_X7_Y30_N48
\cpu1|u0|SP~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~11_combout\ = ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( (!\cpu1|u0|SP~1_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Add7~25_sumout\))) # (\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Regs|Mux40~8_combout\)))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[6]~21_combout\ & ( ((!\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Add7~25_sumout\))) # (\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Regs|Mux40~8_combout\))) # (\cpu1|u0|SP~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110101110101111111010111010110101000001000001010100000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~8_combout\,
	datad => \cpu1|u0|ALT_INV_Add7~25_sumout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	combout => \cpu1|u0|SP~11_combout\);

-- Location: FF_X7_Y30_N49
\cpu1|u0|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~11_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(6));

-- Location: MLABCELL_X18_Y36_N15
\cpu1|u0|I[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[6]~7_combout\ = ( !\cpu1|u0|ACC\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC\(6),
	combout => \cpu1|u0|I[6]~7_combout\);

-- Location: FF_X18_Y36_N16
\cpu1|u0|I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|I[6]~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(6));

-- Location: FF_X18_Y35_N11
\cpu1|u0|Ap[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(6),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(6));

-- Location: MLABCELL_X18_Y36_N48
\cpu1|u0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add0~25_sumout\ = SUM(( \cpu1|u0|R\(6) ) + ( GND ) + ( \cpu1|u0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_R\(6),
	cin => \cpu1|u0|Add0~22\,
	sumout => \cpu1|u0|Add0~25_sumout\);

-- Location: MLABCELL_X18_Y36_N18
\cpu1|u0|ACC[6]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC[6]~_wirecell_combout\ = ( !\cpu1|u0|ACC\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC\(6),
	combout => \cpu1|u0|ACC[6]~_wirecell_combout\);

-- Location: FF_X18_Y36_N50
\cpu1|u0|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Add0~25_sumout\,
	asdata => \cpu1|u0|ACC[6]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|R~1_combout\,
	ena => \cpu1|u0|R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(6));

-- Location: MLABCELL_X18_Y35_N9
\cpu1|u0|ACC~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~18_combout\ = ( \cpu1|u0|R\(6) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(6))))) # (\cpu1|u0|F~12_combout\ & (((\cpu1|u0|I\(6))) # (\cpu1|u0|ACC[6]~2_combout\))) ) ) # ( !\cpu1|u0|R\(6) & ( 
-- (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(6))))) # (\cpu1|u0|F~12_combout\ & (!\cpu1|u0|ACC[6]~2_combout\ & (\cpu1|u0|I\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100001001100000010000110111000101010011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_I\(6),
	datad => \cpu1|u0|ALT_INV_Ap\(6),
	dataf => \cpu1|u0|ALT_INV_R\(6),
	combout => \cpu1|u0|ACC~18_combout\);

-- Location: MLABCELL_X18_Y35_N39
\cpu1|u0|ACC~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~19_combout\ = ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & (!\cpu1|u0|ACC~18_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(6))))) ) ) # ( !\cpu1|u0|Save_Mux[6]~21_combout\ & ( ((!\cpu1|u0|ACC~18_combout\ & 
-- ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(6))))) # (\cpu1|u0|ACC~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110110011111100111011001111000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_ACC~18_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(6),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	combout => \cpu1|u0|ACC~19_combout\);

-- Location: FF_X18_Y35_N40
\cpu1|u0|ACC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~19_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(6));

-- Location: LABCELL_X6_Y35_N39
\cpu1|u0|Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux93~0_combout\ = ( \cpu1|u0|mcode|Mux253~4_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|DI_Reg\(6) ) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( \cpu1|u0|BusA[1]~0_combout\ & ( !\cpu1|u0|ACC\(6) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|u0|Regs|Mux1~2_combout\ ) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|u0|Regs|Mux9~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111110101010101010100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC\(6),
	datab => \cpu1|ALT_INV_DI_Reg\(6),
	datac => \cpu1|u0|Regs|ALT_INV_Mux1~2_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux9~2_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	dataf => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	combout => \cpu1|u0|Mux93~0_combout\);

-- Location: LABCELL_X5_Y33_N21
\cpu1|u0|Mux93~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux93~1_combout\ = ( \cpu1|u0|Mux93~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(14)))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(6)))) ) ) # ( !\cpu1|u0|Mux93~0_combout\ & 
-- ( (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(14)))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000010000001100100001000011111110110111001111111011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|ALT_INV_SP\(6),
	datad => \cpu1|u0|ALT_INV_SP\(14),
	dataf => \cpu1|u0|ALT_INV_Mux93~0_combout\,
	combout => \cpu1|u0|Mux93~1_combout\);

-- Location: FF_X5_Y33_N22
\cpu1|u0|BusA[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux93~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[6]~DUPLICATE_q\);

-- Location: FF_X5_Y38_N41
\cpu1|u0|Regs|RegsH_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(9));

-- Location: LABCELL_X2_Y36_N57
\cpu1|u0|Regs|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~7_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\ & ( \cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(9) ) ) ) # ( !\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\ & ( 
-- \cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(9) ) ) ) # ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\ & ( !\cpu1|u0|Regs|Mux32~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(9),
	datae => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	combout => \cpu1|u0|Regs|Mux32~7_combout\);

-- Location: FF_X4_Y37_N1
\cpu1|u0|Regs|RegsH_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(10));

-- Location: MLABCELL_X4_Y37_N0
\cpu1|u0|Regs|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~6_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\ & ( (!\cpu1|u0|Regs|Mux32~1_combout\) # (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(10)) ) ) # ( !\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\ & ( 
-- (\cpu1|u0|Regs|Mux32~1_combout\ & \cpu1|u0|Regs|RegsH_rtl_0_bypass\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(10),
	dataf => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \cpu1|u0|Regs|Mux32~6_combout\);

-- Location: MLABCELL_X13_Y30_N36
\cpu1|u0|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~49_sumout\ = SUM(( !\cpu1|u0|SP\(12) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~46\ ))
-- \cpu1|u0|Add7~50\ = CARRY(( !\cpu1|u0|SP\(12) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(12),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~46\,
	sumout => \cpu1|u0|Add7~49_sumout\,
	cout => \cpu1|u0|Add7~50\);

-- Location: LABCELL_X7_Y30_N33
\cpu1|u0|SP~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~19_combout\ = ( \cpu1|u0|Add7~49_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux32~6_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[4]~15_combout\)))) ) ) # ( 
-- !\cpu1|u0|Add7~49_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\) # ((!\cpu1|u0|Regs|Mux32~6_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[4]~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011011000111110101101100001110010010100000111001001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~13_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux32~6_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~49_sumout\,
	combout => \cpu1|u0|SP~19_combout\);

-- Location: FF_X7_Y30_N34
\cpu1|u0|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~19_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(12));

-- Location: MLABCELL_X13_Y30_N39
\cpu1|u0|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~53_sumout\ = SUM(( !\cpu1|u0|SP\(13) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~50\ ))
-- \cpu1|u0|Add7~54\ = CARRY(( !\cpu1|u0|SP\(13) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(13),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~50\,
	sumout => \cpu1|u0|Add7~53_sumout\,
	cout => \cpu1|u0|Add7~54\);

-- Location: LABCELL_X7_Y30_N39
\cpu1|u0|SP~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~20_combout\ = ( \cpu1|u0|SP~13_combout\ & ( \cpu1|u0|Add7~53_sumout\ & ( !\cpu1|u0|Save_Mux[5]~18_combout\ ) ) ) # ( !\cpu1|u0|SP~13_combout\ & ( \cpu1|u0|Add7~53_sumout\ & ( (!\cpu1|u0|Regs|Mux32~7_combout\ & \cpu1|u0|mcode|Mux270~0_combout\) 
-- ) ) ) # ( \cpu1|u0|SP~13_combout\ & ( !\cpu1|u0|Add7~53_sumout\ & ( !\cpu1|u0|Save_Mux[5]~18_combout\ ) ) ) # ( !\cpu1|u0|SP~13_combout\ & ( !\cpu1|u0|Add7~53_sumout\ & ( (!\cpu1|u0|Regs|Mux32~7_combout\) # (!\cpu1|u0|mcode|Mux270~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111110000000000001100000011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_Mux32~7_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	datae => \cpu1|u0|ALT_INV_SP~13_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~53_sumout\,
	combout => \cpu1|u0|SP~20_combout\);

-- Location: FF_X7_Y30_N40
\cpu1|u0|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~20_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(13));

-- Location: LABCELL_X5_Y37_N24
\cpu1|u0|Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux94~0_combout\ = ( \cpu1|u0|Regs|Mux10~2_combout\ & ( \cpu1|u0|Regs|Mux2~2_combout\ & ( (!\cpu1|u0|BusA[1]~0_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|ACC[5]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Mux253~4_combout\ & 
-- (\cpu1|DI_Reg\(5)))) ) ) ) # ( !\cpu1|u0|Regs|Mux10~2_combout\ & ( \cpu1|u0|Regs|Mux2~2_combout\ & ( (!\cpu1|u0|BusA[1]~0_combout\ & (((\cpu1|u0|mcode|Mux253~4_combout\)))) # (\cpu1|u0|BusA[1]~0_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & 
-- ((!\cpu1|u0|ACC[5]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (\cpu1|DI_Reg\(5))))) ) ) ) # ( \cpu1|u0|Regs|Mux10~2_combout\ & ( !\cpu1|u0|Regs|Mux2~2_combout\ & ( (!\cpu1|u0|BusA[1]~0_combout\ & (((!\cpu1|u0|mcode|Mux253~4_combout\)))) # 
-- (\cpu1|u0|BusA[1]~0_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|ACC[5]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (\cpu1|DI_Reg\(5))))) ) ) ) # ( !\cpu1|u0|Regs|Mux10~2_combout\ & ( !\cpu1|u0|Regs|Mux2~2_combout\ & ( 
-- (\cpu1|u0|BusA[1]~0_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|ACC[5]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Mux253~4_combout\ & (\cpu1|DI_Reg\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000101111111000000010100001100111101011111110011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(5),
	datab => \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux10~2_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux2~2_combout\,
	combout => \cpu1|u0|Mux94~0_combout\);

-- Location: LABCELL_X5_Y33_N48
\cpu1|u0|Mux94~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux94~1_combout\ = ( \cpu1|u0|Mux94~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(13))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(5))))) ) ) # ( !\cpu1|u0|Mux94~0_combout\ & 
-- ( (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(13))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100000001100010010000011111101111011001111110111101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|ALT_INV_SP\(13),
	datad => \cpu1|u0|ALT_INV_SP\(5),
	dataf => \cpu1|u0|ALT_INV_Mux94~0_combout\,
	combout => \cpu1|u0|Mux94~1_combout\);

-- Location: FF_X5_Y33_N49
\cpu1|u0|BusA[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux94~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[5]~DUPLICATE_q\);

-- Location: LABCELL_X5_Y35_N48
\cpu1|u0|Mux95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux95~0_combout\ = ( \cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|u0|Regs|Mux11~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|ACC\(4))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((\cpu1|DI_Reg\(4)))) ) ) ) # ( !\cpu1|u0|BusA[1]~0_combout\ & 
-- ( \cpu1|u0|Regs|Mux11~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\) # (\cpu1|u0|Regs|Mux3~2_combout\) ) ) ) # ( \cpu1|u0|BusA[1]~0_combout\ & ( !\cpu1|u0|Regs|Mux11~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|ACC\(4))) # 
-- (\cpu1|u0|mcode|Mux253~4_combout\ & ((\cpu1|DI_Reg\(4)))) ) ) ) # ( !\cpu1|u0|BusA[1]~0_combout\ & ( !\cpu1|u0|Regs|Mux11~2_combout\ & ( (\cpu1|u0|mcode|Mux253~4_combout\ & \cpu1|u0|Regs|Mux3~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101100011011000110110101010111111111000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|ALT_INV_ACC\(4),
	datac => \cpu1|ALT_INV_DI_Reg\(4),
	datad => \cpu1|u0|Regs|ALT_INV_Mux3~2_combout\,
	datae => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux11~2_combout\,
	combout => \cpu1|u0|Mux95~0_combout\);

-- Location: LABCELL_X5_Y33_N18
\cpu1|u0|Mux95~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux95~1_combout\ = ( \cpu1|u0|Mux95~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(12))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(4))))) ) ) # ( !\cpu1|u0|Mux95~0_combout\ & 
-- ( (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(12))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((!\cpu1|u0|SP\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100000001100010010000011111101111011001111110111101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|ALT_INV_SP\(12),
	datad => \cpu1|u0|ALT_INV_SP\(4),
	dataf => \cpu1|u0|ALT_INV_Mux95~0_combout\,
	combout => \cpu1|u0|Mux95~1_combout\);

-- Location: FF_X5_Y33_N19
\cpu1|u0|BusA[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux95~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[4]~DUPLICATE_q\);

-- Location: LABCELL_X5_Y31_N0
\cpu1|u0|alu|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~25_sumout\ = SUM(( \cpu1|u0|BusA\(1) ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|alu|Add5~26\ = CARRY(( \cpu1|u0|BusA\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusA\(1),
	cin => GND,
	sumout => \cpu1|u0|alu|Add5~25_sumout\,
	cout => \cpu1|u0|alu|Add5~26\);

-- Location: LABCELL_X5_Y31_N3
\cpu1|u0|alu|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~17_sumout\ = SUM(( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add5~26\ ))
-- \cpu1|u0|alu|Add5~18\ = CARRY(( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add5~26\,
	sumout => \cpu1|u0|alu|Add5~17_sumout\,
	cout => \cpu1|u0|alu|Add5~18\);

-- Location: LABCELL_X5_Y31_N6
\cpu1|u0|alu|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~21_sumout\ = SUM(( \cpu1|u0|BusA\(3) ) + ( VCC ) + ( \cpu1|u0|alu|Add5~18\ ))
-- \cpu1|u0|alu|Add5~22\ = CARRY(( \cpu1|u0|BusA\(3) ) + ( VCC ) + ( \cpu1|u0|alu|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA\(3),
	cin => \cpu1|u0|alu|Add5~18\,
	sumout => \cpu1|u0|alu|Add5~21_sumout\,
	cout => \cpu1|u0|alu|Add5~22\);

-- Location: LABCELL_X5_Y31_N9
\cpu1|u0|alu|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~13_sumout\ = SUM(( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add5~22\ ))
-- \cpu1|u0|alu|Add5~14\ = CARRY(( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add5~22\,
	sumout => \cpu1|u0|alu|Add5~13_sumout\,
	cout => \cpu1|u0|alu|Add5~14\);

-- Location: LABCELL_X5_Y31_N12
\cpu1|u0|alu|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~1_sumout\ = SUM(( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add5~14\ ))
-- \cpu1|u0|alu|Add5~2\ = CARRY(( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add5~14\,
	sumout => \cpu1|u0|alu|Add5~1_sumout\,
	cout => \cpu1|u0|alu|Add5~2\);

-- Location: FF_X5_Y33_N23
\cpu1|u0|BusA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux93~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(6));

-- Location: LABCELL_X5_Y31_N15
\cpu1|u0|alu|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~5_sumout\ = SUM(( \cpu1|u0|BusA\(6) ) + ( VCC ) + ( \cpu1|u0|alu|Add5~2\ ))
-- \cpu1|u0|alu|Add5~6\ = CARRY(( \cpu1|u0|BusA\(6) ) + ( VCC ) + ( \cpu1|u0|alu|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusA\(6),
	cin => \cpu1|u0|alu|Add5~2\,
	sumout => \cpu1|u0|alu|Add5~5_sumout\,
	cout => \cpu1|u0|alu|Add5~6\);

-- Location: LABCELL_X6_Y31_N36
\cpu1|u0|alu|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add6~0_combout\ = ( \cpu1|u0|alu|Add5~5_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\ & (((\cpu1|u0|alu|Add5~1_sumout\)))) # (\cpu1|u0|alu|process_0~0_combout\ & (\cpu1|u0|BusA[6]~DUPLICATE_q\ & ((\cpu1|u0|BusA[5]~DUPLICATE_q\)))) ) ) # ( 
-- !\cpu1|u0|alu|Add5~5_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & (\cpu1|u0|BusA[6]~DUPLICATE_q\ & \cpu1|u0|BusA[5]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001010000110110000101000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|ALT_INV_BusA[6]~DUPLICATE_q\,
	datac => \cpu1|u0|alu|ALT_INV_Add5~1_sumout\,
	datad => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add5~5_sumout\,
	combout => \cpu1|u0|alu|Add6~0_combout\);

-- Location: FF_X5_Y33_N50
\cpu1|u0|BusA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux94~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(5));

-- Location: FF_X5_Y33_N20
\cpu1|u0|BusA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux95~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(4));

-- Location: LABCELL_X5_Y33_N54
\cpu1|u0|alu|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|LessThan3~0_combout\ = ( \cpu1|u0|BusA\(3) & ( (\cpu1|u0|BusA\(4) & ((\cpu1|u0|BusA\(1)) # (\cpu1|u0|BusA\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(4),
	datab => \cpu1|u0|ALT_INV_BusA\(2),
	datac => \cpu1|u0|ALT_INV_BusA\(1),
	dataf => \cpu1|u0|ALT_INV_BusA\(3),
	combout => \cpu1|u0|alu|LessThan3~0_combout\);

-- Location: LABCELL_X5_Y33_N0
\cpu1|u0|alu|DAA_Q[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[6]~7_combout\ = ( \cpu1|u0|BusA\(7) & ( (!\cpu1|u0|F\(1) & (((\cpu1|u0|alu|LessThan3~0_combout\) # (\cpu1|u0|BusA\(6))) # (\cpu1|u0|BusA\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001100110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(5),
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|ALT_INV_BusA\(6),
	datad => \cpu1|u0|alu|ALT_INV_LessThan3~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusA\(7),
	combout => \cpu1|u0|alu|DAA_Q[6]~7_combout\);

-- Location: LABCELL_X5_Y31_N18
\cpu1|u0|alu|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add5~9_sumout\ = SUM(( \cpu1|u0|BusA[7]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add5~6\,
	sumout => \cpu1|u0|alu|Add5~9_sumout\);

-- Location: LABCELL_X5_Y31_N57
\cpu1|u0|alu|DAA_Q~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~6_combout\ = ( \cpu1|u0|alu|Add5~9_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\) # (\cpu1|u0|BusA[7]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|alu|Add5~9_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & \cpu1|u0|BusA[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add5~9_sumout\,
	combout => \cpu1|u0|alu|DAA_Q~6_combout\);

-- Location: LABCELL_X6_Y31_N0
\cpu1|u0|alu|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~29_sumout\ = SUM(( \cpu1|u0|BusA\(1) ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|alu|Add3~30\ = CARRY(( \cpu1|u0|BusA\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BusA\(1),
	cin => GND,
	sumout => \cpu1|u0|alu|Add3~29_sumout\,
	cout => \cpu1|u0|alu|Add3~30\);

-- Location: LABCELL_X6_Y31_N3
\cpu1|u0|alu|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~21_sumout\ = SUM(( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add3~30\ ))
-- \cpu1|u0|alu|Add3~22\ = CARRY(( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|alu|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add3~30\,
	sumout => \cpu1|u0|alu|Add3~21_sumout\,
	cout => \cpu1|u0|alu|Add3~22\);

-- Location: LABCELL_X6_Y31_N6
\cpu1|u0|alu|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~25_sumout\ = SUM(( \cpu1|u0|BusA\(3) ) + ( GND ) + ( \cpu1|u0|alu|Add3~22\ ))
-- \cpu1|u0|alu|Add3~26\ = CARRY(( \cpu1|u0|BusA\(3) ) + ( GND ) + ( \cpu1|u0|alu|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA\(3),
	cin => \cpu1|u0|alu|Add3~22\,
	sumout => \cpu1|u0|alu|Add3~25_sumout\,
	cout => \cpu1|u0|alu|Add3~26\);

-- Location: LABCELL_X6_Y31_N9
\cpu1|u0|alu|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~17_sumout\ = SUM(( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~26\ ))
-- \cpu1|u0|alu|Add3~18\ = CARRY(( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add3~26\,
	sumout => \cpu1|u0|alu|Add3~17_sumout\,
	cout => \cpu1|u0|alu|Add3~18\);

-- Location: LABCELL_X6_Y31_N12
\cpu1|u0|alu|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~5_sumout\ = SUM(( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~18\ ))
-- \cpu1|u0|alu|Add3~6\ = CARRY(( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add3~18\,
	sumout => \cpu1|u0|alu|Add3~5_sumout\,
	cout => \cpu1|u0|alu|Add3~6\);

-- Location: LABCELL_X6_Y31_N15
\cpu1|u0|alu|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~1_sumout\ = SUM(( \cpu1|u0|BusA[6]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~6\ ))
-- \cpu1|u0|alu|Add3~2\ = CARRY(( \cpu1|u0|BusA[6]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA[6]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add3~6\,
	sumout => \cpu1|u0|alu|Add3~1_sumout\,
	cout => \cpu1|u0|alu|Add3~2\);

-- Location: LABCELL_X6_Y31_N18
\cpu1|u0|alu|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~9_sumout\ = SUM(( \cpu1|u0|BusA[7]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~2\ ))
-- \cpu1|u0|alu|Add3~10\ = CARRY(( \cpu1|u0|BusA[7]~DUPLICATE_q\ ) + ( GND ) + ( \cpu1|u0|alu|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add3~2\,
	sumout => \cpu1|u0|alu|Add3~9_sumout\,
	cout => \cpu1|u0|alu|Add3~10\);

-- Location: LABCELL_X6_Y31_N21
\cpu1|u0|alu|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add3~13_sumout\ = SUM(( GND ) + ( GND ) + ( \cpu1|u0|alu|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cpu1|u0|alu|Add3~10\,
	sumout => \cpu1|u0|alu|Add3~13_sumout\);

-- Location: LABCELL_X6_Y31_N57
\cpu1|u0|alu|DAA_Q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~3_combout\ = ( \cpu1|u0|alu|Add3~13_sumout\ & ( !\cpu1|u0|alu|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Add3~13_sumout\,
	combout => \cpu1|u0|alu|DAA_Q~3_combout\);

-- Location: LABCELL_X6_Y31_N54
\cpu1|u0|alu|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add4~0_combout\ = ( \cpu1|u0|alu|Add3~1_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & (!\cpu1|u0|BusA\(6) & !\cpu1|u0|BusA[5]~DUPLICATE_q\)) ) ) # ( !\cpu1|u0|alu|Add3~1_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\ & 
-- (!\cpu1|u0|alu|Add3~5_sumout\)) # (\cpu1|u0|alu|process_0~0_combout\ & (((!\cpu1|u0|BusA\(6) & !\cpu1|u0|BusA[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100010001000110110001000100001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Add3~5_sumout\,
	datac => \cpu1|u0|ALT_INV_BusA\(6),
	datad => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add3~1_sumout\,
	combout => \cpu1|u0|alu|Add4~0_combout\);

-- Location: LABCELL_X6_Y31_N48
\cpu1|u0|alu|DAA_Q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~2_combout\ = ( \cpu1|u0|alu|Add3~9_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\) # (\cpu1|u0|BusA[7]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|alu|Add3~9_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & \cpu1|u0|BusA[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add3~9_sumout\,
	combout => \cpu1|u0|alu|DAA_Q~2_combout\);

-- Location: LABCELL_X6_Y31_N51
\cpu1|u0|alu|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux30~1_combout\ = ( \cpu1|u0|alu|DAA_Q~2_combout\ & ( (\cpu1|u0|F\(1) & (!\cpu1|u0|alu|DAA_Q~3_combout\ $ (\cpu1|u0|alu|Add4~0_combout\))) ) ) # ( !\cpu1|u0|alu|DAA_Q~2_combout\ & ( (\cpu1|u0|F\(1) & \cpu1|u0|alu|DAA_Q~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(1),
	datab => \cpu1|u0|alu|ALT_INV_DAA_Q~3_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Add4~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q~2_combout\,
	combout => \cpu1|u0|alu|Mux30~1_combout\);

-- Location: MLABCELL_X4_Y31_N36
\cpu1|u0|alu|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux30~2_combout\ = ( \cpu1|u0|alu|DAA_Q~6_combout\ & ( !\cpu1|u0|alu|Mux30~1_combout\ & ( (!\cpu1|u0|alu|DAA_Q[6]~7_combout\ & \cpu1|u0|F[0]~DUPLICATE_q\) ) ) ) # ( !\cpu1|u0|alu|DAA_Q~6_combout\ & ( !\cpu1|u0|alu|Mux30~1_combout\ & ( 
-- (\cpu1|u0|F[0]~DUPLICATE_q\ & ((!\cpu1|u0|alu|Add6~0_combout\) # (!\cpu1|u0|alu|DAA_Q[6]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Add6~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~7_combout\,
	datad => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q~6_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux30~1_combout\,
	combout => \cpu1|u0|alu|Mux30~2_combout\);

-- Location: MLABCELL_X4_Y38_N30
\cpu1|u0|alu|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux30~3_combout\ = ( \cpu1|u0|BusA\(0) & ( \cpu1|u0|alu|Mux30~2_combout\ & ( (!\cpu1|u0|ALU_Op_r\(2) & ((\cpu1|u0|IR\(3)) # (\cpu1|u0|BusA\(7)))) ) ) ) # ( !\cpu1|u0|BusA\(0) & ( \cpu1|u0|alu|Mux30~2_combout\ & ( (!\cpu1|u0|ALU_Op_r\(2) & 
-- (\cpu1|u0|BusA\(7) & !\cpu1|u0|IR\(3))) ) ) ) # ( \cpu1|u0|BusA\(0) & ( !\cpu1|u0|alu|Mux30~2_combout\ & ( ((\cpu1|u0|IR\(3)) # (\cpu1|u0|BusA\(7))) # (\cpu1|u0|ALU_Op_r\(2)) ) ) ) # ( !\cpu1|u0|BusA\(0) & ( !\cpu1|u0|alu|Mux30~2_combout\ & ( 
-- ((\cpu1|u0|BusA\(7) & !\cpu1|u0|IR\(3))) # (\cpu1|u0|ALU_Op_r\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101111111111100100010000000000010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datab => \cpu1|u0|ALT_INV_BusA\(7),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_BusA\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Mux30~2_combout\,
	combout => \cpu1|u0|alu|Mux30~3_combout\);

-- Location: MLABCELL_X4_Y38_N42
\cpu1|u0|alu|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux30~4_combout\ = ( \cpu1|u0|alu|Mux30~3_combout\ & ( (\cpu1|u0|ALU_Op_r\(3) & ((!\cpu1|u0|F\(0)) # ((!\cpu1|u0|ALU_Op_r\(0) & !\cpu1|u0|ALU_Op_r\(1))))) ) ) # ( !\cpu1|u0|alu|Mux30~3_combout\ & ( (!\cpu1|u0|F\(0) & (\cpu1|u0|ALU_Op_r\(3) & 
-- ((\cpu1|u0|ALU_Op_r\(1)) # (\cpu1|u0|ALU_Op_r\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000000000000111000000000000111110000000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|ALT_INV_F\(0),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Mux30~3_combout\,
	combout => \cpu1|u0|alu|Mux30~4_combout\);

-- Location: FF_X4_Y34_N56
\cpu1|u0|Fp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F[0]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(0));

-- Location: MLABCELL_X4_Y34_N54
\cpu1|u0|F~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~54_combout\ = ( !\cpu1|u0|mcode|Mux276~0_combout\ & ( ((!\cpu1|u0|process_0~0_combout\ & (((!\cpu1|u0|F[0]~DUPLICATE_q\)))) # (\cpu1|u0|process_0~0_combout\ & (!\cpu1|u0|Fp\(0)))) ) ) # ( \cpu1|u0|mcode|Mux276~0_combout\ & ( 
-- (!\cpu1|u0|process_0~0_combout\ & ((((!\cpu1|u0|F[0]~DUPLICATE_q\))))) # (\cpu1|u0|process_0~0_combout\ & ((!\cpu1|u0|Equal0~3_combout\ & ((!\cpu1|u0|mcode|Mux285~0_combout\ $ (\cpu1|u0|F[0]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Mux286~0_combout\))) # 
-- (\cpu1|u0|Equal0~3_combout\ & (((!\cpu1|u0|F[0]~DUPLICATE_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111110011111100111111111101111100110000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux286~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux285~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	dataf => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	datag => \cpu1|u0|ALT_INV_Fp\(0),
	combout => \cpu1|u0|F~54_combout\);

-- Location: LABCELL_X16_Y36_N33
\cpu1|u0|Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~45_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(11))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~42\ ))
-- \cpu1|u0|Add5~46\ = CARRY(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a4\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(11))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(11),
	datad => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~42\,
	sumout => \cpu1|u0|Add5~45_sumout\,
	cout => \cpu1|u0|Add5~46\);

-- Location: LABCELL_X16_Y36_N36
\cpu1|u0|Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~49_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(10))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~46\ ))
-- \cpu1|u0|Add5~50\ = CARRY(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a3\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(10))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(10),
	datad => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~46\,
	sumout => \cpu1|u0|Add5~49_sumout\,
	cout => \cpu1|u0|Add5~50\);

-- Location: LABCELL_X16_Y36_N39
\cpu1|u0|Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~53_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\)) # (\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0_bypass\(9)))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~50\ ))
-- \cpu1|u0|Add5~54\ = CARRY(( (!\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a2\)) # (\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0_bypass\(9)))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datab => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(9),
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~50\,
	sumout => \cpu1|u0|Add5~53_sumout\,
	cout => \cpu1|u0|Add5~54\);

-- Location: LABCELL_X17_Y36_N6
\cpu1|u0|TmpAddr[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[13]~feeder_combout\ = ( \cpu1|u0|Add5~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_Add5~53_sumout\,
	combout => \cpu1|u0|TmpAddr[13]~feeder_combout\);

-- Location: FF_X17_Y36_N7
\cpu1|u0|TmpAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[13]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(5),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(13));

-- Location: LABCELL_X14_Y32_N57
\cpu1|u0|mcode|Mux110~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux110~0_combout\ = ( !\cpu1|u0|IR\(1) & ( \cpu1|u0|mcode|Mux86~2_combout\ & ( !\cpu1|u0|IR\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(4),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	combout => \cpu1|u0|mcode|Mux110~0_combout\);

-- Location: LABCELL_X17_Y34_N18
\cpu1|u0|PC[8]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[8]~29_combout\ = ( \cpu1|u0|mcode|Mux112~1_combout\ & ( \cpu1|u0|mcode|Mux287~5_combout\ & ( \cpu1|u0|mcode|Mux279~0_combout\ ) ) ) # ( !\cpu1|u0|mcode|Mux112~1_combout\ & ( \cpu1|u0|mcode|Mux287~5_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & (((\cpu1|u0|mcode|Mux113~1_combout\ & \cpu1|u0|mcode|Mux113~0_combout\)) # (\cpu1|u0|mcode|Mux110~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux110~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux113~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux112~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux287~5_combout\,
	combout => \cpu1|u0|PC[8]~29_combout\);

-- Location: LABCELL_X19_Y33_N36
\cpu1|u0|PC~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~42_combout\ = ( \cpu1|u0|Regs|Mux32~7_combout\ & ( \cpu1|DI_Reg\(5) & ( (!\cpu1|u0|PC[8]~0_combout\) # ((!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|u0|I\(5)))) # (\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|TmpAddr\(13)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux32~7_combout\ & ( \cpu1|DI_Reg\(5) & ( (!\cpu1|u0|PC[8]~29_combout\ & (((!\cpu1|u0|PC[8]~0_combout\) # (\cpu1|u0|I\(5))))) # (\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|TmpAddr\(13) & ((\cpu1|u0|PC[8]~0_combout\)))) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux32~7_combout\ & ( !\cpu1|DI_Reg\(5) & ( (!\cpu1|u0|PC[8]~29_combout\ & (((\cpu1|u0|I\(5) & \cpu1|u0|PC[8]~0_combout\)))) # (\cpu1|u0|PC[8]~29_combout\ & (((!\cpu1|u0|PC[8]~0_combout\)) # (\cpu1|u0|TmpAddr\(13)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux32~7_combout\ & ( !\cpu1|DI_Reg\(5) & ( (\cpu1|u0|PC[8]~0_combout\ & ((!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|u0|I\(5)))) # (\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|TmpAddr\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(13),
	datab => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	datac => \cpu1|u0|ALT_INV_I\(5),
	datad => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux32~7_combout\,
	dataf => \cpu1|ALT_INV_DI_Reg\(5),
	combout => \cpu1|u0|PC~42_combout\);

-- Location: LABCELL_X20_Y30_N33
\cpu1|u0|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~45_sumout\ = SUM(( \cpu1|u0|PC\(12) ) + ( VCC ) + ( \cpu1|u0|Add4~42\ ))
-- \cpu1|u0|Add4~46\ = CARRY(( \cpu1|u0|PC\(12) ) + ( VCC ) + ( \cpu1|u0|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(12),
	cin => \cpu1|u0|Add4~42\,
	sumout => \cpu1|u0|Add4~45_sumout\,
	cout => \cpu1|u0|Add4~46\);

-- Location: LABCELL_X20_Y30_N36
\cpu1|u0|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~49_sumout\ = SUM(( \cpu1|u0|PC\(13) ) + ( VCC ) + ( \cpu1|u0|Add4~46\ ))
-- \cpu1|u0|Add4~50\ = CARRY(( \cpu1|u0|PC\(13) ) + ( VCC ) + ( \cpu1|u0|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(13),
	cin => \cpu1|u0|Add4~46\,
	sumout => \cpu1|u0|Add4~49_sumout\,
	cout => \cpu1|u0|Add4~50\);

-- Location: MLABCELL_X18_Y31_N27
\cpu1|u0|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~37_sumout\ = SUM(( \cpu1|u0|PC\(9) ) + ( GND ) + ( \cpu1|u0|Add3~34\ ))
-- \cpu1|u0|Add3~38\ = CARRY(( \cpu1|u0|PC\(9) ) + ( GND ) + ( \cpu1|u0|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(9),
	cin => \cpu1|u0|Add3~34\,
	sumout => \cpu1|u0|Add3~37_sumout\,
	cout => \cpu1|u0|Add3~38\);

-- Location: MLABCELL_X18_Y31_N30
\cpu1|u0|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~41_sumout\ = SUM(( \cpu1|u0|PC\(10) ) + ( GND ) + ( \cpu1|u0|Add3~38\ ))
-- \cpu1|u0|Add3~42\ = CARRY(( \cpu1|u0|PC\(10) ) + ( GND ) + ( \cpu1|u0|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(10),
	cin => \cpu1|u0|Add3~38\,
	sumout => \cpu1|u0|Add3~41_sumout\,
	cout => \cpu1|u0|Add3~42\);

-- Location: MLABCELL_X18_Y31_N33
\cpu1|u0|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~45_sumout\ = SUM(( \cpu1|u0|PC\(11) ) + ( GND ) + ( \cpu1|u0|Add3~42\ ))
-- \cpu1|u0|Add3~46\ = CARRY(( \cpu1|u0|PC\(11) ) + ( GND ) + ( \cpu1|u0|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(11),
	cin => \cpu1|u0|Add3~42\,
	sumout => \cpu1|u0|Add3~45_sumout\,
	cout => \cpu1|u0|Add3~46\);

-- Location: MLABCELL_X18_Y31_N36
\cpu1|u0|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~49_sumout\ = SUM(( \cpu1|u0|PC\(12) ) + ( GND ) + ( \cpu1|u0|Add3~46\ ))
-- \cpu1|u0|Add3~50\ = CARRY(( \cpu1|u0|PC\(12) ) + ( GND ) + ( \cpu1|u0|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PC\(12),
	cin => \cpu1|u0|Add3~46\,
	sumout => \cpu1|u0|Add3~49_sumout\,
	cout => \cpu1|u0|Add3~50\);

-- Location: MLABCELL_X18_Y31_N39
\cpu1|u0|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~53_sumout\ = SUM(( \cpu1|u0|PC\(13) ) + ( GND ) + ( \cpu1|u0|Add3~50\ ))
-- \cpu1|u0|Add3~54\ = CARRY(( \cpu1|u0|PC\(13) ) + ( GND ) + ( \cpu1|u0|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(13),
	cin => \cpu1|u0|Add3~50\,
	sumout => \cpu1|u0|Add3~53_sumout\,
	cout => \cpu1|u0|Add3~54\);

-- Location: LABCELL_X20_Y31_N18
\cpu1|u0|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~25_sumout\ = SUM(( \cpu1|u0|PC\(6) ) + ( \cpu1|DI_Reg\(6) ) + ( \cpu1|u0|Add2~22\ ))
-- \cpu1|u0|Add2~26\ = CARRY(( \cpu1|u0|PC\(6) ) + ( \cpu1|DI_Reg\(6) ) + ( \cpu1|u0|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PC\(6),
	dataf => \cpu1|ALT_INV_DI_Reg\(6),
	cin => \cpu1|u0|Add2~22\,
	sumout => \cpu1|u0|Add2~25_sumout\,
	cout => \cpu1|u0|Add2~26\);

-- Location: LABCELL_X20_Y31_N21
\cpu1|u0|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~29_sumout\ = SUM(( \cpu1|u0|PC\(7) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~26\ ))
-- \cpu1|u0|Add2~30\ = CARRY(( \cpu1|u0|PC\(7) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(7),
	datad => \cpu1|u0|ALT_INV_PC\(7),
	cin => \cpu1|u0|Add2~26\,
	sumout => \cpu1|u0|Add2~29_sumout\,
	cout => \cpu1|u0|Add2~30\);

-- Location: LABCELL_X20_Y31_N24
\cpu1|u0|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~33_sumout\ = SUM(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(8) ) + ( \cpu1|u0|Add2~30\ ))
-- \cpu1|u0|Add2~34\ = CARRY(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(8) ) + ( \cpu1|u0|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(8),
	datad => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add2~30\,
	sumout => \cpu1|u0|Add2~33_sumout\,
	cout => \cpu1|u0|Add2~34\);

-- Location: LABCELL_X20_Y31_N27
\cpu1|u0|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~37_sumout\ = SUM(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(9) ) + ( \cpu1|u0|Add2~34\ ))
-- \cpu1|u0|Add2~38\ = CARRY(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(9) ) + ( \cpu1|u0|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(9),
	datad => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add2~34\,
	sumout => \cpu1|u0|Add2~37_sumout\,
	cout => \cpu1|u0|Add2~38\);

-- Location: LABCELL_X20_Y31_N30
\cpu1|u0|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~41_sumout\ = SUM(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(10) ) + ( \cpu1|u0|Add2~38\ ))
-- \cpu1|u0|Add2~42\ = CARRY(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(10) ) + ( \cpu1|u0|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_DI_Reg\(7),
	dataf => \cpu1|u0|ALT_INV_PC\(10),
	cin => \cpu1|u0|Add2~38\,
	sumout => \cpu1|u0|Add2~41_sumout\,
	cout => \cpu1|u0|Add2~42\);

-- Location: LABCELL_X20_Y31_N33
\cpu1|u0|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~45_sumout\ = SUM(( \cpu1|u0|PC\(11) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~42\ ))
-- \cpu1|u0|Add2~46\ = CARRY(( \cpu1|u0|PC\(11) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(7),
	datac => \cpu1|u0|ALT_INV_PC\(11),
	cin => \cpu1|u0|Add2~42\,
	sumout => \cpu1|u0|Add2~45_sumout\,
	cout => \cpu1|u0|Add2~46\);

-- Location: LABCELL_X20_Y31_N36
\cpu1|u0|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~49_sumout\ = SUM(( \cpu1|u0|PC\(12) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~46\ ))
-- \cpu1|u0|Add2~50\ = CARRY(( \cpu1|u0|PC\(12) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_DI_Reg\(7),
	datad => \cpu1|u0|ALT_INV_PC\(12),
	cin => \cpu1|u0|Add2~46\,
	sumout => \cpu1|u0|Add2~49_sumout\,
	cout => \cpu1|u0|Add2~50\);

-- Location: LABCELL_X20_Y31_N39
\cpu1|u0|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~53_sumout\ = SUM(( \cpu1|u0|PC\(13) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~50\ ))
-- \cpu1|u0|Add2~54\ = CARRY(( \cpu1|u0|PC\(13) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(7),
	datac => \cpu1|u0|ALT_INV_PC\(13),
	cin => \cpu1|u0|Add2~50\,
	sumout => \cpu1|u0|Add2~53_sumout\,
	cout => \cpu1|u0|Add2~54\);

-- Location: LABCELL_X20_Y31_N48
\cpu1|u0|PC[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[8]~32_combout\ = ( !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|PC[2]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC[8]~32_combout\);

-- Location: LABCELL_X20_Y31_N54
\cpu1|u0|PC~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~43_combout\ = ( \cpu1|u0|PC[8]~31_combout\ & ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add4~49_sumout\ ) ) ) # ( !\cpu1|u0|PC[8]~31_combout\ & ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add2~53_sumout\ ) ) ) # ( \cpu1|u0|PC[8]~31_combout\ & ( 
-- !\cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|PC~42_combout\ ) ) ) # ( !\cpu1|u0|PC[8]~31_combout\ & ( !\cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add3~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC~42_combout\,
	datab => \cpu1|u0|ALT_INV_Add4~49_sumout\,
	datac => \cpu1|u0|ALT_INV_Add3~53_sumout\,
	datad => \cpu1|u0|ALT_INV_Add2~53_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	combout => \cpu1|u0|PC~43_combout\);

-- Location: FF_X20_Y31_N55
\cpu1|u0|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~43_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(13));

-- Location: MLABCELL_X18_Y31_N42
\cpu1|u0|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~57_sumout\ = SUM(( \cpu1|u0|PC\(14) ) + ( GND ) + ( \cpu1|u0|Add3~54\ ))
-- \cpu1|u0|Add3~58\ = CARRY(( \cpu1|u0|PC\(14) ) + ( GND ) + ( \cpu1|u0|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(14),
	cin => \cpu1|u0|Add3~54\,
	sumout => \cpu1|u0|Add3~57_sumout\,
	cout => \cpu1|u0|Add3~58\);

-- Location: FF_X4_Y37_N44
\cpu1|u0|Regs|RegsH_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(8));

-- Location: MLABCELL_X4_Y36_N39
\cpu1|u0|Regs|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~8_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\ & ( (!\cpu1|u0|Regs|Mux32~1_combout\) # (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(8)) ) ) # ( !\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\ & ( 
-- (\cpu1|u0|Regs|Mux32~1_combout\ & \cpu1|u0|Regs|RegsH_rtl_0_bypass\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(8),
	dataf => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \cpu1|u0|Regs|Mux32~8_combout\);

-- Location: LABCELL_X16_Y36_N42
\cpu1|u0|Add5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~57_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(8))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~54\ ))
-- \cpu1|u0|Add5~58\ = CARRY(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a1\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(8))) ) + ( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(8),
	datac => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~54\,
	sumout => \cpu1|u0|Add5~57_sumout\,
	cout => \cpu1|u0|Add5~58\);

-- Location: LABCELL_X17_Y36_N48
\cpu1|u0|TmpAddr[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[14]~feeder_combout\ = \cpu1|u0|Add5~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Add5~57_sumout\,
	combout => \cpu1|u0|TmpAddr[14]~feeder_combout\);

-- Location: FF_X17_Y36_N49
\cpu1|u0|TmpAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[14]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(6),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(14));

-- Location: LABCELL_X19_Y33_N54
\cpu1|u0|PC~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~44_combout\ = ( \cpu1|u0|Regs|Mux32~8_combout\ & ( \cpu1|u0|TmpAddr\(14) & ( ((!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(6)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(6)))) # (\cpu1|u0|PC[8]~29_combout\) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux32~8_combout\ & ( \cpu1|u0|TmpAddr\(14) & ( (!\cpu1|u0|PC[8]~0_combout\ & (!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|DI_Reg\(6))))) # (\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|u0|I\(6))) # (\cpu1|u0|PC[8]~29_combout\))) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux32~8_combout\ & ( !\cpu1|u0|TmpAddr\(14) & ( (!\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|DI_Reg\(6))) # (\cpu1|u0|PC[8]~29_combout\))) # (\cpu1|u0|PC[8]~0_combout\ & (!\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|I\(6)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux32~8_combout\ & ( !\cpu1|u0|TmpAddr\(14) & ( (!\cpu1|u0|PC[8]~29_combout\ & ((!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(6)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datab => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	datac => \cpu1|u0|ALT_INV_I\(6),
	datad => \cpu1|ALT_INV_DI_Reg\(6),
	datae => \cpu1|u0|Regs|ALT_INV_Mux32~8_combout\,
	dataf => \cpu1|u0|ALT_INV_TmpAddr\(14),
	combout => \cpu1|u0|PC~44_combout\);

-- Location: LABCELL_X20_Y31_N42
\cpu1|u0|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~57_sumout\ = SUM(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(14) ) + ( \cpu1|u0|Add2~54\ ))
-- \cpu1|u0|Add2~58\ = CARRY(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(14) ) + ( \cpu1|u0|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(14),
	datad => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add2~54\,
	sumout => \cpu1|u0|Add2~57_sumout\,
	cout => \cpu1|u0|Add2~58\);

-- Location: LABCELL_X20_Y30_N39
\cpu1|u0|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~53_sumout\ = SUM(( \cpu1|u0|PC\(14) ) + ( VCC ) + ( \cpu1|u0|Add4~50\ ))
-- \cpu1|u0|Add4~54\ = CARRY(( \cpu1|u0|PC\(14) ) + ( VCC ) + ( \cpu1|u0|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(14),
	cin => \cpu1|u0|Add4~50\,
	sumout => \cpu1|u0|Add4~53_sumout\,
	cout => \cpu1|u0|Add4~54\);

-- Location: LABCELL_X21_Y31_N30
\cpu1|u0|PC~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~45_combout\ = ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add4~53_sumout\ & ( (\cpu1|u0|Add2~57_sumout\) # (\cpu1|u0|PC[8]~31_combout\) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add4~53_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & 
-- (\cpu1|u0|Add3~57_sumout\)) # (\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|PC~44_combout\))) ) ) ) # ( \cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|Add4~53_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & \cpu1|u0|Add2~57_sumout\) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ 
-- & ( !\cpu1|u0|Add4~53_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & (\cpu1|u0|Add3~57_sumout\)) # (\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|PC~44_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	datab => \cpu1|u0|ALT_INV_Add3~57_sumout\,
	datac => \cpu1|u0|ALT_INV_PC~44_combout\,
	datad => \cpu1|u0|ALT_INV_Add2~57_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	dataf => \cpu1|u0|ALT_INV_Add4~53_sumout\,
	combout => \cpu1|u0|PC~45_combout\);

-- Location: FF_X21_Y31_N31
\cpu1|u0|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~45_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(14));

-- Location: LABCELL_X20_Y31_N45
\cpu1|u0|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add2~61_sumout\ = SUM(( \cpu1|DI_Reg\(7) ) + ( \cpu1|u0|PC\(15) ) + ( \cpu1|u0|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(15),
	datad => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add2~58\,
	sumout => \cpu1|u0|Add2~61_sumout\);

-- Location: LABCELL_X20_Y30_N42
\cpu1|u0|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~57_sumout\ = SUM(( \cpu1|u0|PC\(15) ) + ( VCC ) + ( \cpu1|u0|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(15),
	cin => \cpu1|u0|Add4~54\,
	sumout => \cpu1|u0|Add4~57_sumout\);

-- Location: MLABCELL_X18_Y31_N45
\cpu1|u0|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~61_sumout\ = SUM(( \cpu1|u0|PC\(15) ) + ( GND ) + ( \cpu1|u0|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(15),
	cin => \cpu1|u0|Add3~58\,
	sumout => \cpu1|u0|Add3~61_sumout\);

-- Location: FF_X18_Y35_N14
\cpu1|u0|Ap[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|ACC\(7),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Ap\(7));

-- Location: LABCELL_X17_Y35_N57
\cpu1|u0|R[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|R[7]~3_combout\ = ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(5) & (\cpu1|u0|mcode|Mux198~1_combout\ & \cpu1|u0|IR\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|mcode|ALT_INV_Mux198~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|R[7]~3_combout\);

-- Location: LABCELL_X17_Y35_N54
\cpu1|u0|R[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|R[7]~4_combout\ = ( \cpu1|u0|ACC\(7) & ( (\cpu1|u0|R\(7) & ((!\cpu1|u0|R[7]~3_combout\) # (!\cpu1|u0|ACC[6]~0_combout\))) ) ) # ( !\cpu1|u0|ACC\(7) & ( ((\cpu1|u0|R[7]~3_combout\ & \cpu1|u0|ACC[6]~0_combout\)) # (\cpu1|u0|R\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_R[7]~3_combout\,
	datac => \cpu1|u0|ALT_INV_ACC[6]~0_combout\,
	datad => \cpu1|u0|ALT_INV_R\(7),
	dataf => \cpu1|u0|ALT_INV_ACC\(7),
	combout => \cpu1|u0|R[7]~4_combout\);

-- Location: FF_X17_Y35_N55
\cpu1|u0|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|R[7]~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|R\(7));

-- Location: MLABCELL_X18_Y35_N12
\cpu1|u0|ACC~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~20_combout\ = ( \cpu1|u0|R\(7) & ( (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(7))))) # (\cpu1|u0|F~12_combout\ & (((\cpu1|u0|I\(7))) # (\cpu1|u0|ACC[6]~2_combout\))) ) ) # ( !\cpu1|u0|R\(7) & ( 
-- (!\cpu1|u0|F~12_combout\ & (\cpu1|u0|ACC[6]~2_combout\ & ((!\cpu1|u0|Ap\(7))))) # (\cpu1|u0|F~12_combout\ & (!\cpu1|u0|ACC[6]~2_combout\ & (\cpu1|u0|I\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100001001100000010000110111000101010011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_ACC[6]~2_combout\,
	datac => \cpu1|u0|ALT_INV_I\(7),
	datad => \cpu1|u0|ALT_INV_Ap\(7),
	dataf => \cpu1|u0|ALT_INV_R\(7),
	combout => \cpu1|u0|ACC~20_combout\);

-- Location: MLABCELL_X4_Y33_N39
\cpu1|u0|Save_Mux[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[7]~1_combout\ = ( \cpu1|u0|ALU_Op_r\(3) & ( ((!\cpu1|u0|ALU_Op_r\(2)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)) # (\cpu1|u0|ALU_Op_r\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	combout => \cpu1|u0|Save_Mux[7]~1_combout\);

-- Location: LABCELL_X6_Y32_N45
\cpu1|u0|Save_Mux[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[7]~2_combout\ = ( \cpu1|u0|ALU_Op_r\(3) & ( \cpu1|u0|ALU_Op_r\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	combout => \cpu1|u0|Save_Mux[7]~2_combout\);

-- Location: LABCELL_X6_Y31_N42
\cpu1|u0|alu|DAA_Q[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[6]~8_combout\ = ( \cpu1|u0|alu|DAA_Q~3_combout\ & ( \cpu1|u0|alu|DAA_Q~2_combout\ & ( (!\cpu1|u0|F\(1) & (!\cpu1|u0|alu|DAA_Q[6]~7_combout\ & \cpu1|u0|F[0]~DUPLICATE_q\)) ) ) ) # ( !\cpu1|u0|alu|DAA_Q~3_combout\ & ( 
-- \cpu1|u0|alu|DAA_Q~2_combout\ & ( (!\cpu1|u0|alu|DAA_Q[6]~7_combout\ & (\cpu1|u0|F[0]~DUPLICATE_q\ & ((!\cpu1|u0|F\(1)) # (\cpu1|u0|alu|Add4~0_combout\)))) ) ) ) # ( \cpu1|u0|alu|DAA_Q~3_combout\ & ( !\cpu1|u0|alu|DAA_Q~2_combout\ & ( (!\cpu1|u0|F\(1) & 
-- (!\cpu1|u0|alu|DAA_Q[6]~7_combout\ & \cpu1|u0|F[0]~DUPLICATE_q\)) ) ) ) # ( !\cpu1|u0|alu|DAA_Q~3_combout\ & ( !\cpu1|u0|alu|DAA_Q~2_combout\ & ( (!\cpu1|u0|alu|DAA_Q[6]~7_combout\ & \cpu1|u0|F[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001000100000000000100011000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(1),
	datab => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~7_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Add4~0_combout\,
	datad => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q~2_combout\,
	combout => \cpu1|u0|alu|DAA_Q[6]~8_combout\);

-- Location: LABCELL_X6_Y31_N30
\cpu1|u0|alu|DAA_Q[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[7]~10_combout\ = ( \cpu1|u0|alu|Add4~0_combout\ & ( \cpu1|u0|alu|DAA_Q[6]~8_combout\ & ( (!\cpu1|u0|F\(1) & ((\cpu1|u0|alu|DAA_Q~6_combout\))) # (\cpu1|u0|F\(1) & (\cpu1|u0|alu|DAA_Q~2_combout\)) ) ) ) # ( !\cpu1|u0|alu|Add4~0_combout\ 
-- & ( \cpu1|u0|alu|DAA_Q[6]~8_combout\ & ( (!\cpu1|u0|F\(1) & ((\cpu1|u0|alu|DAA_Q~6_combout\))) # (\cpu1|u0|F\(1) & (\cpu1|u0|alu|DAA_Q~2_combout\)) ) ) ) # ( \cpu1|u0|alu|Add4~0_combout\ & ( !\cpu1|u0|alu|DAA_Q[6]~8_combout\ & ( (!\cpu1|u0|F\(1) & 
-- (!\cpu1|u0|alu|Add6~0_combout\ $ (((\cpu1|u0|alu|DAA_Q~6_combout\))))) # (\cpu1|u0|F\(1) & (((\cpu1|u0|alu|DAA_Q~2_combout\)))) ) ) ) # ( !\cpu1|u0|alu|Add4~0_combout\ & ( !\cpu1|u0|alu|DAA_Q[6]~8_combout\ & ( (!\cpu1|u0|F\(1) & 
-- (!\cpu1|u0|alu|Add6~0_combout\ $ (((\cpu1|u0|alu|DAA_Q~6_combout\))))) # (\cpu1|u0|F\(1) & (((!\cpu1|u0|alu|DAA_Q~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100001110010100011010010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(1),
	datab => \cpu1|u0|alu|ALT_INV_Add6~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_DAA_Q~2_combout\,
	datad => \cpu1|u0|alu|ALT_INV_DAA_Q~6_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Add4~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~8_combout\,
	combout => \cpu1|u0|alu|DAA_Q[7]~10_combout\);

-- Location: LABCELL_X12_Y34_N39
\cpu1|u0|alu|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~6_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( \cpu1|u0|IR\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|alu|Mux7~6_combout\);

-- Location: MLABCELL_X4_Y38_N6
\cpu1|u0|alu|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux21~0_combout\ = ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(3) & ((((\cpu1|u0|BusA\(6)))))) # (\cpu1|u0|IR\(3) & ((!\cpu1|u0|IR\(5) & (((\cpu1|u0|BusA\(0))))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|BusA\(7))))) ) ) # ( \cpu1|u0|IR\(4) & ( 
-- ((!\cpu1|u0|IR\(3) & (((\cpu1|u0|BusA\(6))))) # (\cpu1|u0|IR\(3) & (!\cpu1|u0|IR\(5) & (!\cpu1|u0|F\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011011000000001010000011111111000110111111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_BusA\(7),
	datac => \cpu1|u0|ALT_INV_F\(0),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_BusA\(6),
	datag => \cpu1|u0|ALT_INV_BusA\(0),
	combout => \cpu1|u0|alu|Mux21~0_combout\);

-- Location: LABCELL_X6_Y33_N24
\cpu1|u0|Save_Mux[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[7]~5_combout\ = ( \cpu1|u0|ALU_Op_r\(0) & ( \cpu1|u0|alu|Mux21~0_combout\ & ( (\cpu1|u0|BusB\(7) & (!\cpu1|u0|ALU_Op_r\(1) $ (!\cpu1|u0|alu|Mux7~6_combout\))) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(0) & ( \cpu1|u0|alu|Mux21~0_combout\ & ( 
-- ((!\cpu1|u0|ALU_Op_r\(1)) # (\cpu1|u0|alu|Mux7~6_combout\)) # (\cpu1|u0|BusB\(7)) ) ) ) # ( \cpu1|u0|ALU_Op_r\(0) & ( !\cpu1|u0|alu|Mux21~0_combout\ & ( (\cpu1|u0|BusB\(7) & (!\cpu1|u0|ALU_Op_r\(1) $ (!\cpu1|u0|alu|Mux7~6_combout\))) ) ) ) # ( 
-- !\cpu1|u0|ALU_Op_r\(0) & ( !\cpu1|u0|alu|Mux21~0_combout\ & ( (\cpu1|u0|ALU_Op_r\(1) & ((\cpu1|u0|alu|Mux7~6_combout\) # (\cpu1|u0|BusB\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110011000011110011111111110000001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BusB\(7),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datad => \cpu1|u0|alu|ALT_INV_Mux7~6_combout\,
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Mux21~0_combout\,
	combout => \cpu1|u0|Save_Mux[7]~5_combout\);

-- Location: LABCELL_X5_Y32_N0
\cpu1|u0|alu|Add1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add1~18_cout\ = CARRY(( \cpu1|u0|alu|Add0~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|alu|ALT_INV_Add0~21_sumout\,
	cin => GND,
	cout => \cpu1|u0|alu|Add1~18_cout\);

-- Location: LABCELL_X5_Y32_N3
\cpu1|u0|alu|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add1~13_sumout\ = SUM(( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) + ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(4)) ) + ( \cpu1|u0|alu|Add1~18_cout\ ))
-- \cpu1|u0|alu|Add1~14\ = CARRY(( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) + ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(4)) ) + ( \cpu1|u0|alu|Add1~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(4),
	datad => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add1~18_cout\,
	sumout => \cpu1|u0|alu|Add1~13_sumout\,
	cout => \cpu1|u0|alu|Add1~14\);

-- Location: LABCELL_X5_Y32_N6
\cpu1|u0|alu|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add1~9_sumout\ = SUM(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(5)) ) + ( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) + ( \cpu1|u0|alu|Add1~14\ ))
-- \cpu1|u0|alu|Add1~10\ = CARRY(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(5)) ) + ( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) + ( \cpu1|u0|alu|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusB\(5),
	cin => \cpu1|u0|alu|Add1~14\,
	sumout => \cpu1|u0|alu|Add1~9_sumout\,
	cout => \cpu1|u0|alu|Add1~10\);

-- Location: LABCELL_X5_Y32_N9
\cpu1|u0|alu|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add1~5_sumout\ = SUM(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB[6]~DUPLICATE_q\) ) + ( \cpu1|u0|BusA\(6) ) + ( \cpu1|u0|alu|Add1~10\ ))
-- \cpu1|u0|alu|Add1~6\ = CARRY(( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ $ (!\cpu1|u0|BusB[6]~DUPLICATE_q\) ) + ( \cpu1|u0|BusA\(6) ) + ( \cpu1|u0|alu|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA\(6),
	datad => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	cin => \cpu1|u0|alu|Add1~10\,
	sumout => \cpu1|u0|alu|Add1~5_sumout\,
	cout => \cpu1|u0|alu|Add1~6\);

-- Location: LABCELL_X5_Y32_N12
\cpu1|u0|alu|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add1~1_sumout\ = SUM(( GND ) + ( GND ) + ( \cpu1|u0|alu|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \cpu1|u0|alu|Add1~6\,
	sumout => \cpu1|u0|alu|Add1~1_sumout\);

-- Location: LABCELL_X5_Y32_N21
\cpu1|u0|alu|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux8~0_combout\ = ( \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & ( \cpu1|u0|alu|Add1~1_sumout\ & ( (!\cpu1|u0|BusA[7]~DUPLICATE_q\ & (\cpu1|u0|BusB\(7))) # (\cpu1|u0|BusA[7]~DUPLICATE_q\ & ((!\cpu1|u0|BusB\(7)) # ((\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & 
-- !\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\)))) ) ) ) # ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & ( \cpu1|u0|alu|Add1~1_sumout\ & ( (!\cpu1|u0|BusA[7]~DUPLICATE_q\ & ((!\cpu1|u0|BusB\(7) & (!\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\)) # (\cpu1|u0|BusB\(7) & 
-- (\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & \cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\)))) # (\cpu1|u0|BusA[7]~DUPLICATE_q\ & (!\cpu1|u0|BusB\(7) $ (((!\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\) # (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\))))) ) ) ) # ( 
-- \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Add1~1_sumout\ & ( (!\cpu1|u0|BusA[7]~DUPLICATE_q\ & (!\cpu1|u0|BusB\(7) $ (((\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & !\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\))))) # (\cpu1|u0|BusA[7]~DUPLICATE_q\ & 
-- (((\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & !\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\)) # (\cpu1|u0|BusB\(7)))) ) ) ) # ( !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Add1~1_sumout\ & ( (!\cpu1|u0|BusA[7]~DUPLICATE_q\ & (\cpu1|u0|BusB\(7) & 
-- ((!\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\) # (\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\)))) # (\cpu1|u0|BusA[7]~DUPLICATE_q\ & (!\cpu1|u0|BusB\(7) $ (((\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & !\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101100110100101111001100110010001100101100110011101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_BusB\(7),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r[0]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add1~1_sumout\,
	combout => \cpu1|u0|alu|Mux8~0_combout\);

-- Location: LABCELL_X16_Y33_N30
\cpu1|u0|Save_Mux[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[7]~6_combout\ = ( \cpu1|u0|Save_Mux[7]~5_combout\ & ( \cpu1|u0|alu|Mux8~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\) # ((!\cpu1|u0|Save_Mux[7]~1_combout\ & (\cpu1|u0|alu|DAA_Q[7]~10_combout\)) # (\cpu1|u0|Save_Mux[7]~1_combout\ & 
-- ((\cpu1|u0|BusA[7]~DUPLICATE_q\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[7]~5_combout\ & ( \cpu1|u0|alu|Mux8~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\ & ((!\cpu1|u0|Save_Mux[7]~2_combout\) # ((\cpu1|u0|alu|DAA_Q[7]~10_combout\)))) # 
-- (\cpu1|u0|Save_Mux[7]~1_combout\ & (\cpu1|u0|Save_Mux[7]~2_combout\ & ((\cpu1|u0|BusA[7]~DUPLICATE_q\)))) ) ) ) # ( \cpu1|u0|Save_Mux[7]~5_combout\ & ( !\cpu1|u0|alu|Mux8~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\ & (\cpu1|u0|Save_Mux[7]~2_combout\ 
-- & (\cpu1|u0|alu|DAA_Q[7]~10_combout\))) # (\cpu1|u0|Save_Mux[7]~1_combout\ & ((!\cpu1|u0|Save_Mux[7]~2_combout\) # ((\cpu1|u0|BusA[7]~DUPLICATE_q\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[7]~5_combout\ & ( !\cpu1|u0|alu|Mux8~0_combout\ & ( 
-- (\cpu1|u0|Save_Mux[7]~2_combout\ & ((!\cpu1|u0|Save_Mux[7]~1_combout\ & (\cpu1|u0|alu|DAA_Q[7]~10_combout\)) # (\cpu1|u0|Save_Mux[7]~1_combout\ & ((\cpu1|u0|BusA[7]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datac => \cpu1|u0|alu|ALT_INV_DAA_Q[7]~10_combout\,
	datad => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[7]~5_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux8~0_combout\,
	combout => \cpu1|u0|Save_Mux[7]~6_combout\);

-- Location: LABCELL_X16_Y33_N6
\cpu1|u0|Save_Mux[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[7]~7_combout\ = ( \cpu1|u0|Save_Mux[7]~6_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|DI_Reg\(7))) # (\cpu1|u0|Save_ALU_r~q\))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(7))))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[7]~6_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (!\cpu1|u0|Save_ALU_r~q\ & (\cpu1|DI_Reg\(7)))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(7),
	datad => \cpu1|u0|ALT_INV_BusB\(7),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~6_combout\,
	combout => \cpu1|u0|Save_Mux[7]~7_combout\);

-- Location: MLABCELL_X18_Y35_N0
\cpu1|u0|ACC~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ACC~21_combout\ = ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|ACC~1_combout\ & (!\cpu1|u0|ACC~20_combout\ & ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(7))))) ) ) # ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( ((!\cpu1|u0|ACC~20_combout\ & 
-- ((!\cpu1|u0|ACC[6]~3_combout\) # (!\cpu1|u0|ACC\(7))))) # (\cpu1|u0|ACC~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110110011111100111011001111000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[6]~3_combout\,
	datab => \cpu1|u0|ALT_INV_ACC~1_combout\,
	datac => \cpu1|u0|ALT_INV_ACC~20_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(7),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	combout => \cpu1|u0|ACC~21_combout\);

-- Location: FF_X18_Y35_N2
\cpu1|u0|ACC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ACC~21_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|ACC[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ACC\(7));

-- Location: MLABCELL_X18_Y32_N12
\cpu1|u0|I[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|I[7]~8_combout\ = ( !\cpu1|u0|ACC\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_ACC\(7),
	combout => \cpu1|u0|I[7]~8_combout\);

-- Location: FF_X19_Y32_N37
\cpu1|u0|I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|I[7]~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|I\(7));

-- Location: FF_X2_Y36_N37
\cpu1|u0|Regs|RegsH_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH_rtl_0_bypass\(7));

-- Location: LABCELL_X16_Y36_N45
\cpu1|u0|Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add5~61_sumout\ = SUM(( (!\cpu1|u0|Regs|Mux32~1_combout\ & ((\cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (\cpu1|u0|Regs|Mux32~1_combout\ & (\cpu1|u0|Regs|RegsH_rtl_0_bypass\(7))) ) + ( \cpu1|DI_Reg\(7) ) + ( 
-- \cpu1|u0|Add5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(7),
	datad => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	cin => \cpu1|u0|Add5~58\,
	sumout => \cpu1|u0|Add5~61_sumout\);

-- Location: LABCELL_X17_Y36_N3
\cpu1|u0|TmpAddr[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[15]~feeder_combout\ = ( \cpu1|u0|Add5~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_Add5~61_sumout\,
	combout => \cpu1|u0|TmpAddr[15]~feeder_combout\);

-- Location: FF_X17_Y36_N4
\cpu1|u0|TmpAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[15]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(7),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(15));

-- Location: LABCELL_X19_Y32_N54
\cpu1|u0|PC~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~46_combout\ = ( \cpu1|u0|Regs|Mux32~9_combout\ & ( \cpu1|u0|PC[8]~29_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\) # (\cpu1|u0|TmpAddr\(15)) ) ) ) # ( !\cpu1|u0|Regs|Mux32~9_combout\ & ( \cpu1|u0|PC[8]~29_combout\ & ( (\cpu1|u0|PC[8]~0_combout\ & 
-- \cpu1|u0|TmpAddr\(15)) ) ) ) # ( \cpu1|u0|Regs|Mux32~9_combout\ & ( !\cpu1|u0|PC[8]~29_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (\cpu1|DI_Reg\(7))) # (\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|u0|I\(7)))) ) ) ) # ( !\cpu1|u0|Regs|Mux32~9_combout\ & ( 
-- !\cpu1|u0|PC[8]~29_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (\cpu1|DI_Reg\(7))) # (\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|u0|I\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datab => \cpu1|ALT_INV_DI_Reg\(7),
	datac => \cpu1|u0|ALT_INV_I\(7),
	datad => \cpu1|u0|ALT_INV_TmpAddr\(15),
	datae => \cpu1|u0|Regs|ALT_INV_Mux32~9_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	combout => \cpu1|u0|PC~46_combout\);

-- Location: LABCELL_X21_Y31_N6
\cpu1|u0|PC~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~47_combout\ = ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|PC~46_combout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & (\cpu1|u0|Add2~61_sumout\)) # (\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|Add4~57_sumout\))) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( 
-- \cpu1|u0|PC~46_combout\ & ( (\cpu1|u0|Add3~61_sumout\) # (\cpu1|u0|PC[8]~31_combout\) ) ) ) # ( \cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|PC~46_combout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & (\cpu1|u0|Add2~61_sumout\)) # (\cpu1|u0|PC[8]~31_combout\ & 
-- ((\cpu1|u0|Add4~57_sumout\))) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|PC~46_combout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & \cpu1|u0|Add3~61_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add2~61_sumout\,
	datab => \cpu1|u0|ALT_INV_Add4~57_sumout\,
	datac => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	datad => \cpu1|u0|ALT_INV_Add3~61_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	dataf => \cpu1|u0|ALT_INV_PC~46_combout\,
	combout => \cpu1|u0|PC~47_combout\);

-- Location: FF_X21_Y31_N7
\cpu1|u0|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~47_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(15));

-- Location: LABCELL_X6_Y33_N42
\cpu1|u0|BusB[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusB[3]~3_combout\ = ( \cpu1|u0|BusB[3]~2_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # (!\cpu1|u0|mcode|Mux246~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux246~5_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~2_combout\,
	combout => \cpu1|u0|BusB[3]~3_combout\);

-- Location: MLABCELL_X13_Y30_N21
\cpu1|u0|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~29_sumout\ = SUM(( !\cpu1|u0|SP\(7) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~26\ ))
-- \cpu1|u0|Add7~30\ = CARRY(( !\cpu1|u0|SP\(7) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(7),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~26\,
	sumout => \cpu1|u0|Add7~29_sumout\,
	cout => \cpu1|u0|Add7~30\);

-- Location: LABCELL_X7_Y30_N42
\cpu1|u0|SP~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~12_combout\ = ( !\cpu1|u0|SP~1_combout\ & ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~29_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux40~9_combout\))) ) ) ) # ( 
-- \cpu1|u0|SP~1_combout\ & ( !\cpu1|u0|Save_Mux[7]~7_combout\ ) ) # ( !\cpu1|u0|SP~1_combout\ & ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~29_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & 
-- ((!\cpu1|u0|Regs|Mux40~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000111111111111111111001100111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Add7~29_sumout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~9_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datae => \cpu1|u0|ALT_INV_SP~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	combout => \cpu1|u0|SP~12_combout\);

-- Location: FF_X7_Y30_N43
\cpu1|u0|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~12_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(7));

-- Location: LABCELL_X6_Y33_N21
\cpu1|u0|Mux84~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux84~1_combout\ = ( \cpu1|u0|SP\(7) & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|BusB[3]~1_combout\ & (!\cpu1|u0|F[7]~DUPLICATE_q\)) # (\cpu1|u0|BusB[3]~1_combout\ & ((!\cpu1|u0|SP\(15)))))) ) ) # ( !\cpu1|u0|SP\(7) & ( 
-- (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|BusB[3]~1_combout\ & (!\cpu1|u0|F[7]~DUPLICATE_q\)) # (\cpu1|u0|BusB[3]~1_combout\ & ((!\cpu1|u0|SP\(15)))))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (((!\cpu1|u0|BusB[3]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111000000101011111100000010100000110000001010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_SP\(15),
	datac => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datad => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_SP\(7),
	combout => \cpu1|u0|Mux84~1_combout\);

-- Location: LABCELL_X6_Y34_N3
\cpu1|u0|Mux84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux84~0_combout\ = ( \cpu1|u0|Regs|Mux24~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|ACC\(7))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((\cpu1|DI_Reg\(7)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux24~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|ACC\(7))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((\cpu1|DI_Reg\(7)))) ) ) ) # ( \cpu1|u0|Regs|Mux24~2_combout\ & ( 
-- !\cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # (\cpu1|u0|Regs|Mux16~2_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux24~2_combout\ & ( !\cpu1|u0|BusB[3]~0_combout\ & ( (\cpu1|u0|Regs|Mux16~2_combout\ & 
-- \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111110101010001100111010101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC\(7),
	datab => \cpu1|ALT_INV_DI_Reg\(7),
	datac => \cpu1|u0|Regs|ALT_INV_Mux16~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux24~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	combout => \cpu1|u0|Mux84~0_combout\);

-- Location: LABCELL_X6_Y33_N0
\cpu1|u0|Mux84~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux84~2_combout\ = ( \cpu1|u0|Mux84~1_combout\ & ( \cpu1|u0|Mux84~0_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\) # ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(7)))) # (\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(15)))) ) ) ) # ( 
-- !\cpu1|u0|Mux84~1_combout\ & ( \cpu1|u0|Mux84~0_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (((!\cpu1|u0|BusB[3]~3_combout\)))) # (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(7)))) # (\cpu1|u0|BusB[3]~3_combout\ & 
-- (\cpu1|u0|PC\(15))))) ) ) ) # ( \cpu1|u0|Mux84~1_combout\ & ( !\cpu1|u0|Mux84~0_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (((\cpu1|u0|BusB[3]~3_combout\)))) # (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(7)))) # 
-- (\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(15))))) ) ) ) # ( !\cpu1|u0|Mux84~1_combout\ & ( !\cpu1|u0|Mux84~0_combout\ & ( (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(7)))) # (\cpu1|u0|BusB[3]~3_combout\ & 
-- (\cpu1|u0|PC\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(15),
	datab => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(7),
	datad => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	datae => \cpu1|u0|ALT_INV_Mux84~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Mux84~0_combout\,
	combout => \cpu1|u0|Mux84~2_combout\);

-- Location: LABCELL_X6_Y33_N18
\cpu1|u0|BusB[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BusB[3]~5_combout\ = ( \cpu1|u0|BusB[3]~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~2_combout\,
	combout => \cpu1|u0|BusB[3]~5_combout\);

-- Location: FF_X6_Y33_N1
\cpu1|u0|BusB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux84~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(7));

-- Location: LABCELL_X5_Y35_N12
\cpu1|u0|alu|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Add2~0_combout\ = ( \cpu1|u0|ALU_Op_r\(1) & ( \cpu1|u0|alu|Add1~1_sumout\ & ( (!\cpu1|u0|BusB\(7)) # (\cpu1|u0|BusA\(7)) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(1) & ( \cpu1|u0|alu|Add1~1_sumout\ & ( (\cpu1|u0|BusB\(7)) # (\cpu1|u0|BusA\(7)) ) ) ) # ( 
-- \cpu1|u0|ALU_Op_r\(1) & ( !\cpu1|u0|alu|Add1~1_sumout\ & ( (\cpu1|u0|BusA\(7) & !\cpu1|u0|BusB\(7)) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(1) & ( !\cpu1|u0|alu|Add1~1_sumout\ & ( (\cpu1|u0|BusA\(7) & \cpu1|u0|BusB\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100000011000000111111001111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BusA\(7),
	datac => \cpu1|u0|ALT_INV_BusB\(7),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Add1~1_sumout\,
	combout => \cpu1|u0|alu|Add2~0_combout\);

-- Location: MLABCELL_X4_Y38_N39
\cpu1|u0|alu|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux30~0_combout\ = ( !\cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add2~0_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & !\cpu1|u0|ALU_Op_r\(1)) ) ) ) # ( \cpu1|u0|ALU_Op_r\(2) & ( !\cpu1|u0|alu|Add2~0_combout\ & ( (\cpu1|u0|ALU_Op_r\(0) & 
-- (!\cpu1|u0|ALU_Op_r\(3) & \cpu1|u0|ALU_Op_r\(1))) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(2) & ( !\cpu1|u0|alu|Add2~0_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & \cpu1|u0|ALU_Op_r\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000001000000010011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Add2~0_combout\,
	combout => \cpu1|u0|alu|Mux30~0_combout\);

-- Location: MLABCELL_X4_Y38_N24
\cpu1|u0|F~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~1_combout\ = ( !\cpu1|u0|F~54_combout\ & ( \cpu1|u0|alu|Mux30~0_combout\ & ( (!\cpu1|u0|process_0~2_combout\) # (\cpu1|u0|PreserveC_r~q\) ) ) ) # ( \cpu1|u0|F~54_combout\ & ( !\cpu1|u0|alu|Mux30~0_combout\ & ( (!\cpu1|u0|PreserveC_r~q\ & 
-- (\cpu1|u0|process_0~2_combout\ & !\cpu1|u0|alu|Mux30~4_combout\)) ) ) ) # ( !\cpu1|u0|F~54_combout\ & ( !\cpu1|u0|alu|Mux30~0_combout\ & ( ((!\cpu1|u0|process_0~2_combout\) # (!\cpu1|u0|alu|Mux30~4_combout\)) # (\cpu1|u0|PreserveC_r~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011000011000000000011110011111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PreserveC_r~q\,
	datac => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux30~4_combout\,
	datae => \cpu1|u0|ALT_INV_F~54_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux30~0_combout\,
	combout => \cpu1|u0|F~1_combout\);

-- Location: MLABCELL_X4_Y38_N45
\cpu1|u0|F~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~2_combout\ = ( \cpu1|u0|F~1_combout\ & ( (!\cpu1|u0|Save_Mux[0]~4_combout\) # (!\cpu1|u0|F~0_combout\) ) ) # ( !\cpu1|u0|F~1_combout\ & ( (!\cpu1|u0|Save_Mux[0]~4_combout\ & \cpu1|u0|F~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	datad => \cpu1|u0|ALT_INV_F~0_combout\,
	dataf => \cpu1|u0|ALT_INV_F~1_combout\,
	combout => \cpu1|u0|F~2_combout\);

-- Location: FF_X4_Y38_N46
\cpu1|u0|F[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F[0]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y33_N45
\cpu1|u0|Mux91~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux91~1_combout\ = ( \cpu1|u0|SP\(0) & ( (!\cpu1|u0|BusB[3]~1_combout\ & (((\cpu1|u0|F[0]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\))) # (\cpu1|u0|BusB[3]~1_combout\ & (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & 
-- (\cpu1|u0|SP\(8)))) ) ) # ( !\cpu1|u0|SP\(0) & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|BusB[3]~1_combout\ & ((\cpu1|u0|F[0]~DUPLICATE_q\))) # (\cpu1|u0|BusB[3]~1_combout\ & (\cpu1|u0|SP\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datac => \cpu1|u0|ALT_INV_SP\(8),
	datad => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_SP\(0),
	combout => \cpu1|u0|Mux91~1_combout\);

-- Location: LABCELL_X6_Y33_N36
\cpu1|u0|Mux91~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux91~2_combout\ = ( \cpu1|u0|Mux91~1_combout\ & ( \cpu1|u0|BusB[3]~3_combout\ & ( (\cpu1|u0|BusB[3]~4_combout\ & \cpu1|u0|PC\(8)) ) ) ) # ( !\cpu1|u0|Mux91~1_combout\ & ( \cpu1|u0|BusB[3]~3_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\) # 
-- (\cpu1|u0|PC\(8)) ) ) ) # ( \cpu1|u0|Mux91~1_combout\ & ( !\cpu1|u0|BusB[3]~3_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (\cpu1|u0|Mux91~0_combout\)) # (\cpu1|u0|BusB[3]~4_combout\ & ((\cpu1|u0|PC[0]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|Mux91~1_combout\ 
-- & ( !\cpu1|u0|BusB[3]~3_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (\cpu1|u0|Mux91~0_combout\)) # (\cpu1|u0|BusB[3]~4_combout\ & ((\cpu1|u0|PC[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011111001111110011110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Mux91~0_combout\,
	datab => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(8),
	datad => \cpu1|u0|ALT_INV_PC[0]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_Mux91~1_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	combout => \cpu1|u0|Mux91~2_combout\);

-- Location: FF_X6_Y33_N37
\cpu1|u0|BusB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux91~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(0));

-- Location: MLABCELL_X4_Y32_N15
\cpu1|u0|alu|Q_t~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~17_combout\ = ( \cpu1|u0|BusB\(0) & ( (!\cpu1|u0|ALU_Op_r\(0)) # (\cpu1|u0|BusB\(4)) ) ) # ( !\cpu1|u0|BusB\(0) & ( (\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|BusB\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datac => \cpu1|u0|ALT_INV_BusB\(4),
	dataf => \cpu1|u0|ALT_INV_BusB\(0),
	combout => \cpu1|u0|alu|Q_t~17_combout\);

-- Location: MLABCELL_X4_Y32_N48
\cpu1|u0|alu|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux15~0_combout\ = ( \cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add0~1_sumout\ & ( (!\cpu1|u0|BusB\(0) & ((!\cpu1|u0|BusA[0]~DUPLICATE_q\ & (\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)) # (\cpu1|u0|BusA[0]~DUPLICATE_q\ & 
-- ((\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) # (\cpu1|u0|ALU_Op_r\(0)))))) # (\cpu1|u0|BusB\(0) & ((!\cpu1|u0|BusA[0]~DUPLICATE_q\ $ (!\cpu1|u0|ALU_Op_r\(0))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add0~1_sumout\ 
-- ) ) # ( \cpu1|u0|ALU_Op_r\(2) & ( !\cpu1|u0|alu|Add0~1_sumout\ & ( (!\cpu1|u0|BusB\(0) & (\cpu1|u0|BusA[0]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) $ (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) # (\cpu1|u0|BusB\(0) & (!\cpu1|u0|ALU_Op_r\(0) $ 
-- (((!\cpu1|u0|BusA[0]~DUPLICATE_q\ & !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101100111000011111111111111110001011001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB\(0),
	datab => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Add0~1_sumout\,
	combout => \cpu1|u0|alu|Mux15~0_combout\);

-- Location: MLABCELL_X4_Y38_N54
\cpu1|u0|alu|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux22~0_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|BusA\(7) & ( (!\cpu1|u0|IR\(3) & (((!\cpu1|u0|F\(0))) # (\cpu1|u0|IR\(5)))) # (\cpu1|u0|IR\(3) & (((\cpu1|u0|BusA\(1))))) ) ) ) # ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|BusA\(7) & ( (!\cpu1|u0|IR\(3) 
-- & (!\cpu1|u0|IR\(5))) # (\cpu1|u0|IR\(3) & ((\cpu1|u0|BusA\(1)))) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|BusA\(7) & ( (!\cpu1|u0|IR\(3) & (((!\cpu1|u0|F\(0))) # (\cpu1|u0|IR\(5)))) # (\cpu1|u0|IR\(3) & (((\cpu1|u0|BusA\(1))))) ) ) ) # ( !\cpu1|u0|IR\(4) 
-- & ( !\cpu1|u0|BusA\(7) & ( (\cpu1|u0|BusA\(1) & \cpu1|u0|IR\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111101010011001110101010001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	datab => \cpu1|u0|ALT_INV_BusA\(1),
	datac => \cpu1|u0|ALT_INV_F\(0),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_BusA\(7),
	combout => \cpu1|u0|alu|Mux22~0_combout\);

-- Location: MLABCELL_X4_Y32_N42
\cpu1|u0|Save_Mux[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[0]~0_combout\ = ( \cpu1|u0|alu|Mux7~0_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|alu|Mux22~0_combout\)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))) # (\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & 
-- (\cpu1|u0|BusB\(0)))) ) ) # ( !\cpu1|u0|alu|Mux7~0_combout\ & ( (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) & ((\cpu1|u0|alu|Mux22~0_combout\)))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (((\cpu1|u0|BusB\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(0),
	datad => \cpu1|u0|alu|ALT_INV_Mux22~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~0_combout\,
	combout => \cpu1|u0|Save_Mux[0]~0_combout\);

-- Location: MLABCELL_X4_Y32_N18
\cpu1|u0|Save_Mux[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[0]~3_combout\ = ( \cpu1|u0|Save_Mux[7]~1_combout\ & ( \cpu1|u0|Save_Mux[0]~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\) # (\cpu1|u0|alu|Q_t~17_combout\) ) ) ) # ( !\cpu1|u0|Save_Mux[7]~1_combout\ & ( \cpu1|u0|Save_Mux[0]~0_combout\ 
-- & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & (\cpu1|u0|alu|Mux15~0_combout\)) # (\cpu1|u0|Save_Mux[7]~2_combout\ & ((\cpu1|u0|BusA[0]~DUPLICATE_q\))) ) ) ) # ( \cpu1|u0|Save_Mux[7]~1_combout\ & ( !\cpu1|u0|Save_Mux[0]~0_combout\ & ( 
-- (\cpu1|u0|Save_Mux[7]~2_combout\ & \cpu1|u0|alu|Q_t~17_combout\) ) ) ) # ( !\cpu1|u0|Save_Mux[7]~1_combout\ & ( !\cpu1|u0|Save_Mux[0]~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & (\cpu1|u0|alu|Mux15~0_combout\)) # (\cpu1|u0|Save_Mux[7]~2_combout\ & 
-- ((\cpu1|u0|BusA[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~17_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux15~0_combout\,
	datad => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[0]~0_combout\,
	combout => \cpu1|u0|Save_Mux[0]~3_combout\);

-- Location: MLABCELL_X4_Y32_N36
\cpu1|u0|Save_Mux[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[0]~4_combout\ = ( \cpu1|u0|mcode|Mux65~1_combout\ & ( \cpu1|u0|Save_Mux[0]~3_combout\ & ( \cpu1|u0|BusB\(0) ) ) ) # ( !\cpu1|u0|mcode|Mux65~1_combout\ & ( \cpu1|u0|Save_Mux[0]~3_combout\ & ( (\cpu1|u0|Save_ALU_r~q\) # (\cpu1|DI_Reg\(0)) 
-- ) ) ) # ( \cpu1|u0|mcode|Mux65~1_combout\ & ( !\cpu1|u0|Save_Mux[0]~3_combout\ & ( \cpu1|u0|BusB\(0) ) ) ) # ( !\cpu1|u0|mcode|Mux65~1_combout\ & ( !\cpu1|u0|Save_Mux[0]~3_combout\ & ( (\cpu1|DI_Reg\(0) & !\cpu1|u0|Save_ALU_r~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(0),
	datab => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datac => \cpu1|u0|ALT_INV_BusB\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[0]~3_combout\,
	combout => \cpu1|u0|Save_Mux[0]~4_combout\);

-- Location: LABCELL_X6_Y37_N0
\cpu1|u0|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~1_sumout\ = SUM(( \cpu1|u0|Regs|Mux15~2_combout\ ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|Add8~2\ = CARRY(( \cpu1|u0|Regs|Mux15~2_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_Mux15~2_combout\,
	cin => GND,
	sumout => \cpu1|u0|Add8~1_sumout\,
	cout => \cpu1|u0|Add8~2\);

-- Location: MLABCELL_X9_Y38_N42
\cpu1|u0|RegDIL[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[0]~2_combout\ = ( \cpu1|u0|Regs|Mux31~2_combout\ & ( \cpu1|u0|Add8~1_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\) # ((\cpu1|u0|Save_Mux[0]~4_combout\)))) # (\cpu1|u0|RegDIL[7]~0_combout\ & 
-- (((\cpu1|u0|RegBusA_r\(0))) # (\cpu1|u0|RegDIL[7]~1_combout\))) ) ) ) # ( !\cpu1|u0|Regs|Mux31~2_combout\ & ( \cpu1|u0|Add8~1_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\) # ((\cpu1|u0|Save_Mux[0]~4_combout\)))) # 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & (!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(0)))) ) ) ) # ( \cpu1|u0|Regs|Mux31~2_combout\ & ( !\cpu1|u0|Add8~1_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Save_Mux[0]~4_combout\)))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (((\cpu1|u0|RegBusA_r\(0))) # (\cpu1|u0|RegDIL[7]~1_combout\))) ) ) ) # ( !\cpu1|u0|Regs|Mux31~2_combout\ & ( !\cpu1|u0|Add8~1_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Save_Mux[0]~4_combout\)))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegBusA_r\(0),
	datad => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux31~2_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~1_sumout\,
	combout => \cpu1|u0|RegDIL[0]~2_combout\);

-- Location: FF_X12_Y37_N43
\cpu1|u0|Regs|RegsL[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[0]~2_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][0]~q\);

-- Location: MLABCELL_X9_Y38_N18
\cpu1|u0|Regs|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux15~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][0]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[6][0]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][0]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[6][0]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][0]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[4][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[5][0]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][0]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[4][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[5][0]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[4][0]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][0]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[6][0]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][0]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux15~0_combout\);

-- Location: MLABCELL_X9_Y37_N33
\cpu1|u0|Regs|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux15~1_combout\ = ( \cpu1|u0|Regs|RegsL[3][0]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][0]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[3][0]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][0]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][0]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[3][0]~q\,
	combout => \cpu1|u0|Regs|Mux15~1_combout\);

-- Location: LABCELL_X7_Y36_N48
\cpu1|u0|Regs|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux15~2_combout\ = ( \cpu1|u0|Regs|Mux15~0_combout\ & ( \cpu1|u0|Regs|Mux15~1_combout\ & ( (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|RegAddrA[2]~8_combout\)) # (\cpu1|u0|Regs|RegsL[2][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) 
-- # ( !\cpu1|u0|Regs|Mux15~0_combout\ & ( \cpu1|u0|Regs|Mux15~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsL[2][0]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux15~0_combout\ & ( !\cpu1|u0|Regs|Mux15~1_combout\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[2][0]~q\ & \cpu1|u0|RegAddrA[1]~3_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux15~0_combout\ & 
-- ( !\cpu1|u0|Regs|Mux15~1_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[2][0]~q\ & (!\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000011110010111111110000011100001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[2][0]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux15~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux15~1_combout\,
	combout => \cpu1|u0|Regs|Mux15~2_combout\);

-- Location: LABCELL_X6_Y37_N3
\cpu1|u0|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~5_sumout\ = SUM(( \cpu1|u0|Regs|Mux14~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux223~1_combout\))) ) + ( \cpu1|u0|Add8~2\ ))
-- \cpu1|u0|Add8~6\ = CARRY(( \cpu1|u0|Regs|Mux14~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux223~1_combout\))) ) + ( \cpu1|u0|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100011001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux14~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	cin => \cpu1|u0|Add8~2\,
	sumout => \cpu1|u0|Add8~5_sumout\,
	cout => \cpu1|u0|Add8~6\);

-- Location: LABCELL_X6_Y37_N6
\cpu1|u0|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~9_sumout\ = SUM(( \cpu1|u0|Regs|Mux13~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~6\ ))
-- \cpu1|u0|Add8~10\ = CARRY(( \cpu1|u0|Regs|Mux13~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux13~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~6\,
	sumout => \cpu1|u0|Add8~9_sumout\,
	cout => \cpu1|u0|Add8~10\);

-- Location: MLABCELL_X9_Y38_N36
\cpu1|u0|RegDIL[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[2]~4_combout\ = ( \cpu1|u0|Save_Mux[2]~10_combout\ & ( \cpu1|u0|Add8~9_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|RegBusA_r\(2)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|Regs|Mux29~2_combout\))) ) ) ) # ( !\cpu1|u0|Save_Mux[2]~10_combout\ & ( \cpu1|u0|Add8~9_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|RegBusA_r\(2))))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|Regs|Mux29~2_combout\ & (\cpu1|u0|RegDIL[7]~0_combout\))) ) ) ) # ( \cpu1|u0|Save_Mux[2]~10_combout\ & ( !\cpu1|u0|Add8~9_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((\cpu1|u0|RegDIL[7]~0_combout\ & \cpu1|u0|RegBusA_r\(2))))) # 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\)) # (\cpu1|u0|Regs|Mux29~2_combout\))) ) ) ) # ( !\cpu1|u0|Save_Mux[2]~10_combout\ & ( !\cpu1|u0|Add8~9_sumout\ & ( (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|RegBusA_r\(2)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|Regs|Mux29~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux29~2_combout\,
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegBusA_r\(2),
	datae => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~9_sumout\,
	combout => \cpu1|u0|RegDIL[2]~4_combout\);

-- Location: LABCELL_X14_Y37_N48
\cpu1|u0|Regs|Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~5_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\ & ( \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(11) ) ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\ & ( 
-- \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(11) ) ) ) # ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a4\ & ( !\cpu1|u0|Regs|Mux40~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(11),
	datae => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	combout => \cpu1|u0|Regs|Mux40~5_combout\);

-- Location: LABCELL_X7_Y30_N18
\cpu1|u0|SP~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~8_combout\ = ( \cpu1|u0|Add7~13_sumout\ & ( (!\cpu1|u0|SP~1_combout\ & (\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Regs|Mux40~5_combout\))) # (\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Save_Mux[3]~12_combout\)))) ) ) # ( 
-- !\cpu1|u0|Add7~13_sumout\ & ( (!\cpu1|u0|SP~1_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\) # ((!\cpu1|u0|Regs|Mux40~5_combout\)))) # (\cpu1|u0|SP~1_combout\ & (((!\cpu1|u0|Save_Mux[3]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110110101000111111011010100001110101001000000111010100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~5_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~13_sumout\,
	combout => \cpu1|u0|SP~8_combout\);

-- Location: FF_X7_Y30_N19
\cpu1|u0|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(3));

-- Location: LABCELL_X16_Y33_N48
\cpu1|u0|alu|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux7~7_combout\ = ( \cpu1|u0|IR\(3) & ( (\cpu1|u0|IR\(4) & !\cpu1|u0|IR\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|alu|Mux7~7_combout\);

-- Location: LABCELL_X5_Y33_N57
\cpu1|u0|alu|Q_t~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~32_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|BusA\(4) ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|BusA\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(4),
	datab => \cpu1|u0|ALT_INV_BusA\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|alu|Q_t~32_combout\);

-- Location: LABCELL_X16_Y33_N21
\cpu1|u0|alu|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux35~0_combout\ = ( \cpu1|u0|alu|Q_t~32_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((!\cpu1|u0|ALU_Op_r\(1)) # (\cpu1|u0|alu|Mux7~7_combout\)) # (\cpu1|u0|BusB\(3)))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(3) & (!\cpu1|u0|ALU_Op_r\(1) $ 
-- (!\cpu1|u0|alu|Mux7~7_combout\)))) ) ) # ( !\cpu1|u0|alu|Q_t~32_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|ALU_Op_r\(1) & ((\cpu1|u0|alu|Mux7~7_combout\) # (\cpu1|u0|BusB\(3))))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(3) & 
-- (!\cpu1|u0|ALU_Op_r\(1) $ (!\cpu1|u0|alu|Mux7~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011010000000110001101010100011101110101010001110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_BusB\(3),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datad => \cpu1|u0|alu|ALT_INV_Mux7~7_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~32_combout\,
	combout => \cpu1|u0|alu|Mux35~0_combout\);

-- Location: MLABCELL_X4_Y32_N24
\cpu1|u0|alu|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux12~0_combout\ = ( \cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add0~5_sumout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (\cpu1|u0|BusB\(3) & \cpu1|u0|BusA[3]~DUPLICATE_q\)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & 
-- ((\cpu1|u0|BusA[3]~DUPLICATE_q\) # (\cpu1|u0|BusB\(3)))))) # (\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|BusB\(3) $ (!\cpu1|u0|BusA[3]~DUPLICATE_q\)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add0~5_sumout\ ) ) # ( 
-- \cpu1|u0|ALU_Op_r\(2) & ( !\cpu1|u0|alu|Add0~5_sumout\ & ( (!\cpu1|u0|BusB\(3) & (\cpu1|u0|BusA[3]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) $ (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) # (\cpu1|u0|BusB\(3) & (!\cpu1|u0|ALU_Op_r\(0) $ 
-- (((!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & !\cpu1|u0|BusA[3]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001100110101011111111111111110001011101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(3),
	datad => \cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Add0~5_sumout\,
	combout => \cpu1|u0|alu|Mux12~0_combout\);

-- Location: LABCELL_X5_Y31_N30
\cpu1|u0|alu|DAA_Q[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[3]~14_combout\ = ( \cpu1|u0|alu|Add3~25_sumout\ & ( \cpu1|u0|alu|Add5~21_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\) # (\cpu1|u0|BusA\(3)) ) ) ) # ( !\cpu1|u0|alu|Add3~25_sumout\ & ( \cpu1|u0|alu|Add5~21_sumout\ & ( 
-- (!\cpu1|u0|alu|process_0~0_combout\ & (!\cpu1|u0|F\(1))) # (\cpu1|u0|alu|process_0~0_combout\ & ((\cpu1|u0|BusA\(3)))) ) ) ) # ( \cpu1|u0|alu|Add3~25_sumout\ & ( !\cpu1|u0|alu|Add5~21_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\ & (\cpu1|u0|F\(1))) # 
-- (\cpu1|u0|alu|process_0~0_combout\ & ((\cpu1|u0|BusA\(3)))) ) ) ) # ( !\cpu1|u0|alu|Add3~25_sumout\ & ( !\cpu1|u0|alu|Add5~21_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & \cpu1|u0|BusA\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111111000000110011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|ALT_INV_BusA\(3),
	datae => \cpu1|u0|alu|ALT_INV_Add3~25_sumout\,
	dataf => \cpu1|u0|alu|ALT_INV_Add5~21_sumout\,
	combout => \cpu1|u0|alu|DAA_Q[3]~14_combout\);

-- Location: LABCELL_X16_Y33_N18
\cpu1|u0|alu|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux35~1_combout\ = ( \cpu1|u0|alu|DAA_Q[3]~14_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((!\cpu1|u0|ALU_Op_r\(1))) # (\cpu1|u0|BusB\(3)))) # (\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|BusB\(7))))) ) ) # ( !\cpu1|u0|alu|DAA_Q[3]~14_combout\ & ( 
-- (!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(3) & ((\cpu1|u0|ALU_Op_r\(1))))) # (\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|BusB\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110101111001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_BusB\(3),
	datac => \cpu1|u0|ALT_INV_BusB\(7),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[3]~14_combout\,
	combout => \cpu1|u0|alu|Mux35~1_combout\);

-- Location: LABCELL_X16_Y33_N24
\cpu1|u0|alu|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux35~2_combout\ = ( \cpu1|u0|alu|Mux35~1_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|alu|Mux12~0_combout\)))) # (\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|alu|Mux35~0_combout\)) # (\cpu1|u0|ALU_Op_r\(2)))) ) ) # ( 
-- !\cpu1|u0|alu|Mux35~1_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|alu|Mux12~0_combout\)))) # (\cpu1|u0|ALU_Op_r\(3) & (!\cpu1|u0|ALU_Op_r\(2) & (\cpu1|u0|alu|Mux35~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|alu|ALT_INV_Mux35~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux12~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux35~1_combout\,
	combout => \cpu1|u0|alu|Mux35~2_combout\);

-- Location: LABCELL_X16_Y32_N6
\cpu1|u0|F[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~29_combout\ = ( \cpu1|u0|IR\(5) & ( (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux102~2_combout\ & (\cpu1|u0|mcode|Mux92~1_combout\ & \cpu1|u0|IR\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|mcode|ALT_INV_Mux102~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux92~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|F[5]~29_combout\);

-- Location: LABCELL_X16_Y31_N51
\cpu1|u0|F[5]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~30_combout\ = ( \cpu1|u0|F[5]~29_combout\ & ( \cpu1|u0|mcode|Mux92~4_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & !\cpu1|u0|process_0~2_combout\) ) ) ) # ( !\cpu1|u0|F[5]~29_combout\ & ( \cpu1|u0|mcode|Mux92~4_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & !\cpu1|u0|process_0~2_combout\) ) ) ) # ( \cpu1|u0|F[5]~29_combout\ & ( !\cpu1|u0|mcode|Mux92~4_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & !\cpu1|u0|process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datae => \cpu1|u0|ALT_INV_F[5]~29_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~4_combout\,
	combout => \cpu1|u0|F[5]~30_combout\);

-- Location: LABCELL_X16_Y31_N9
\cpu1|u0|F[5]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~28_combout\ = ( !\cpu1|u0|process_0~2_combout\ & ( \cpu1|u0|mcode|Mux276~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~2_combout\,
	combout => \cpu1|u0|F[5]~28_combout\);

-- Location: FF_X16_Y31_N20
\cpu1|u0|Fp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F\(3),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(3));

-- Location: LABCELL_X12_Y33_N15
\cpu1|u0|F[5]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~31_combout\ = ( \cpu1|u0|Equal4~0_combout\ & ( (\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|ALU_Op_r\(1) & \cpu1|u0|ALU_Op_r\(2)))) ) ) # ( !\cpu1|u0|Equal4~0_combout\ & ( (\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|ALU_Op_r\(3) & 
-- (\cpu1|u0|ALU_Op_r\(1) & \cpu1|u0|ALU_Op_r\(2))) # (\cpu1|u0|ALU_Op_r\(3) & ((!\cpu1|u0|ALU_Op_r\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000100000100010000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	combout => \cpu1|u0|F[5]~31_combout\);

-- Location: MLABCELL_X4_Y33_N3
\cpu1|u0|F[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~33_combout\ = ( \cpu1|u0|ALU_Op_r\(3) & ( ((\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & \cpu1|u0|ALU_Op_r\(2))) # (\cpu1|u0|ALU_Op_r\(0)) ) ) # ( !\cpu1|u0|ALU_Op_r\(3) & ( (\cpu1|u0|ALU_Op_r\(2) & ((\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) # 
-- (\cpu1|u0|ALU_Op_r\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	combout => \cpu1|u0|F[5]~33_combout\);

-- Location: MLABCELL_X4_Y33_N6
\cpu1|u0|F[5]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~32_combout\ = ( \cpu1|u0|ALU_Op_r\(3) & ( (!\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & \cpu1|u0|ALU_Op_r\(2))) # (\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|ALU_Op_r\(2)))) ) ) # ( !\cpu1|u0|ALU_Op_r\(3) & ( 
-- (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|ALU_Op_r\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001111110000000000111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	combout => \cpu1|u0|F[5]~32_combout\);

-- Location: LABCELL_X14_Y32_N39
\cpu1|u0|alu|Q_t~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~34_combout\ = ( \cpu1|u0|BusB\(7) & ( \cpu1|u0|BusB\(3) ) ) # ( !\cpu1|u0|BusB\(7) & ( \cpu1|u0|BusB\(3) & ( !\cpu1|u0|ALU_Op_r\(0) ) ) ) # ( \cpu1|u0|BusB\(7) & ( !\cpu1|u0|BusB\(3) & ( \cpu1|u0|ALU_Op_r\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datae => \cpu1|u0|ALT_INV_BusB\(7),
	dataf => \cpu1|u0|ALT_INV_BusB\(3),
	combout => \cpu1|u0|alu|Q_t~34_combout\);

-- Location: MLABCELL_X4_Y33_N51
\cpu1|u0|F~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~42_combout\ = ( \cpu1|u0|alu|Q_t~34_combout\ & ( (!\cpu1|u0|F[5]~33_combout\ & ((!\cpu1|u0|F[5]~32_combout\ & (\cpu1|u0|alu|Q_t~32_combout\)) # (\cpu1|u0|F[5]~32_combout\ & ((\cpu1|u0|alu|DAA_Q[3]~14_combout\))))) # (\cpu1|u0|F[5]~33_combout\ & 
-- (!\cpu1|u0|F[5]~32_combout\)) ) ) # ( !\cpu1|u0|alu|Q_t~34_combout\ & ( (!\cpu1|u0|F[5]~33_combout\ & ((!\cpu1|u0|F[5]~32_combout\ & (\cpu1|u0|alu|Q_t~32_combout\)) # (\cpu1|u0|F[5]~32_combout\ & ((\cpu1|u0|alu|DAA_Q[3]~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~33_combout\,
	datab => \cpu1|u0|ALT_INV_F[5]~32_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~32_combout\,
	datad => \cpu1|u0|alu|ALT_INV_DAA_Q[3]~14_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~34_combout\,
	combout => \cpu1|u0|F~42_combout\);

-- Location: MLABCELL_X4_Y33_N57
\cpu1|u0|F~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~43_combout\ = ( \cpu1|u0|BusB\(3) & ( ((!\cpu1|u0|ALU_Op_r\(3) & ((\cpu1|u0|alu|Mux12~0_combout\))) # (\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|F~42_combout\))) # (\cpu1|u0|F[5]~31_combout\) ) ) # ( !\cpu1|u0|BusB\(3) & ( (!\cpu1|u0|F[5]~31_combout\ & 
-- ((!\cpu1|u0|ALU_Op_r\(3) & ((\cpu1|u0|alu|Mux12~0_combout\))) # (\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|F~42_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~31_combout\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|ALT_INV_F~42_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux12~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB\(3),
	combout => \cpu1|u0|F~43_combout\);

-- Location: LABCELL_X16_Y31_N18
\cpu1|u0|F~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~44_combout\ = ( \cpu1|u0|Fp\(3) & ( \cpu1|u0|F~43_combout\ & ( !\cpu1|u0|F[5]~30_combout\ $ (((!\cpu1|u0|ACC[3]~DUPLICATE_q\ & \cpu1|u0|F[5]~28_combout\))) ) ) ) # ( !\cpu1|u0|Fp\(3) & ( \cpu1|u0|F~43_combout\ & ( (!\cpu1|u0|F[5]~28_combout\) # 
-- (!\cpu1|u0|F[5]~30_combout\ $ (!\cpu1|u0|ACC[3]~DUPLICATE_q\)) ) ) ) # ( \cpu1|u0|Fp\(3) & ( !\cpu1|u0|F~43_combout\ & ( (\cpu1|u0|F[5]~28_combout\ & (!\cpu1|u0|F[5]~30_combout\ $ (!\cpu1|u0|ACC[3]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|Fp\(3) & ( 
-- !\cpu1|u0|F~43_combout\ & ( !\cpu1|u0|F[5]~30_combout\ $ (((!\cpu1|u0|ACC[3]~DUPLICATE_q\) # (!\cpu1|u0|F[5]~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010000000000101101011111111010110101010101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~30_combout\,
	datac => \cpu1|u0|ALT_INV_ACC[3]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_F[5]~28_combout\,
	datae => \cpu1|u0|ALT_INV_Fp\(3),
	dataf => \cpu1|u0|ALT_INV_F~43_combout\,
	combout => \cpu1|u0|F~44_combout\);

-- Location: LABCELL_X16_Y31_N39
\cpu1|u0|F~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~45_combout\ = ( \cpu1|u0|F~44_combout\ & ( (!\cpu1|u0|F~0_combout\ & (\cpu1|u0|process_0~8_combout\ & (!\cpu1|u0|alu|Mux35~2_combout\))) # (\cpu1|u0|F~0_combout\ & (((!\cpu1|u0|Save_Mux[3]~12_combout\)))) ) ) # ( !\cpu1|u0|F~44_combout\ & ( 
-- (!\cpu1|u0|F~0_combout\ & ((!\cpu1|u0|process_0~8_combout\) # ((!\cpu1|u0|alu|Mux35~2_combout\)))) # (\cpu1|u0|F~0_combout\ & (((!\cpu1|u0|Save_Mux[3]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111001000111110111100100001110011010000000111001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~8_combout\,
	datab => \cpu1|u0|ALT_INV_F~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux35~2_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_F~44_combout\,
	combout => \cpu1|u0|F~45_combout\);

-- Location: LABCELL_X16_Y31_N33
\cpu1|u0|F[5]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~40_combout\ = ( \cpu1|u0|ALU_Op_r\(3) & ( \cpu1|u0|ALU_Op_r\(0) & ( \cpu1|u0|ALU_Op_r\(1) ) ) ) # ( \cpu1|u0|ALU_Op_r\(3) & ( !\cpu1|u0|ALU_Op_r\(0) & ( (!\cpu1|u0|ALU_Op_r\(2) & \cpu1|u0|ALU_Op_r\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	combout => \cpu1|u0|F[5]~40_combout\);

-- Location: LABCELL_X16_Y32_N0
\cpu1|u0|F[5]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~38_combout\ = ( \cpu1|u0|F[5]~29_combout\ & ( \cpu1|u0|mcode|Mux279~0_combout\ ) ) # ( !\cpu1|u0|F[5]~29_combout\ & ( (\cpu1|u0|mcode|Mux100~2_combout\ & \cpu1|u0|mcode|Mux279~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux100~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|ALT_INV_F[5]~29_combout\,
	combout => \cpu1|u0|F[5]~38_combout\);

-- Location: LABCELL_X17_Y35_N27
\cpu1|u0|F[5]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~39_combout\ = ( \cpu1|u0|mcode|Mux276~0_combout\ & ( (((!\cpu1|u0|F[5]~38_combout\) # (\cpu1|u0|Equal0~1_combout\)) # (\cpu1|u0|Equal0~0_combout\)) # (\cpu1|u0|Equal0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal0~2_combout\,
	datab => \cpu1|u0|ALT_INV_Equal0~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal0~1_combout\,
	datad => \cpu1|u0|ALT_INV_F[5]~38_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux276~0_combout\,
	combout => \cpu1|u0|F[5]~39_combout\);

-- Location: LABCELL_X16_Y31_N24
\cpu1|u0|F[5]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[5]~41_combout\ = ( \cpu1|u0|F[5]~39_combout\ & ( \cpu1|u0|process_0~8_combout\ ) ) # ( !\cpu1|u0|F[5]~39_combout\ & ( \cpu1|u0|process_0~8_combout\ ) ) # ( \cpu1|u0|F[5]~39_combout\ & ( !\cpu1|u0|process_0~8_combout\ & ( 
-- ((!\cpu1|u0|F[5]~40_combout\ & \cpu1|u0|process_0~2_combout\)) # (\cpu1|u0|F~0_combout\) ) ) ) # ( !\cpu1|u0|F[5]~39_combout\ & ( !\cpu1|u0|process_0~8_combout\ & ( ((!\cpu1|u0|process_0~2_combout\ & ((\cpu1|u0|process_0~0_combout\))) # 
-- (\cpu1|u0|process_0~2_combout\ & (!\cpu1|u0|F[5]~40_combout\))) # (\cpu1|u0|F~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111110111011001100111011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~40_combout\,
	datab => \cpu1|u0|ALT_INV_F~0_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datae => \cpu1|u0|ALT_INV_F[5]~39_combout\,
	dataf => \cpu1|u0|ALT_INV_process_0~8_combout\,
	combout => \cpu1|u0|F[5]~41_combout\);

-- Location: FF_X16_Y31_N40
\cpu1|u0|F[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~45_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|F[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(3));

-- Location: MLABCELL_X13_Y33_N57
\cpu1|u0|Mux88~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux88~1_combout\ = ( \cpu1|u0|BusB[3]~1_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & !\cpu1|u0|SP\(11)) ) ) # ( !\cpu1|u0|BusB[3]~1_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|F\(3)))) # 
-- (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|SP\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000100111011100100010010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datab => \cpu1|u0|ALT_INV_SP\(3),
	datac => \cpu1|u0|ALT_INV_SP\(11),
	datad => \cpu1|u0|ALT_INV_F\(3),
	dataf => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	combout => \cpu1|u0|Mux88~1_combout\);

-- Location: LABCELL_X12_Y37_N6
\cpu1|u0|Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux88~0_combout\ = ( \cpu1|u0|Regs|Mux20~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|ACC[3]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (\cpu1|DI_Reg\(3))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux20~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|ACC[3]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (\cpu1|DI_Reg\(3))) ) ) ) # ( \cpu1|u0|Regs|Mux20~2_combout\ 
-- & ( !\cpu1|u0|BusB[3]~0_combout\ & ( (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # (\cpu1|u0|Regs|Mux28~2_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux20~2_combout\ & ( !\cpu1|u0|BusB[3]~0_combout\ & ( (\cpu1|u0|Regs|Mux28~2_combout\ & 
-- !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111111110000001100111111000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux28~2_combout\,
	datab => \cpu1|ALT_INV_DI_Reg\(3),
	datac => \cpu1|u0|ALT_INV_ACC[3]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux20~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	combout => \cpu1|u0|Mux88~0_combout\);

-- Location: LABCELL_X10_Y33_N39
\cpu1|u0|Mux88~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux88~2_combout\ = ( \cpu1|u0|Mux88~0_combout\ & ( \cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(3)))) # (\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(11))) ) ) ) # ( !\cpu1|u0|Mux88~0_combout\ & ( 
-- \cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(3)))) # (\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(11))) ) ) ) # ( \cpu1|u0|Mux88~0_combout\ & ( !\cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\) # 
-- (\cpu1|u0|Mux88~1_combout\) ) ) ) # ( !\cpu1|u0|Mux88~0_combout\ & ( !\cpu1|u0|BusB[3]~4_combout\ & ( (\cpu1|u0|Mux88~1_combout\ & \cpu1|u0|BusB[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(11),
	datab => \cpu1|u0|ALT_INV_Mux88~1_combout\,
	datac => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	datad => \cpu1|u0|ALT_INV_PC\(3),
	datae => \cpu1|u0|ALT_INV_Mux88~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	combout => \cpu1|u0|Mux88~2_combout\);

-- Location: FF_X10_Y33_N40
\cpu1|u0|BusB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux88~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(3));

-- Location: LABCELL_X16_Y33_N9
\cpu1|u0|Save_Mux[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[3]~12_combout\ = ( \cpu1|u0|alu|Mux35~2_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|DI_Reg\(3))) # (\cpu1|u0|Save_ALU_r~q\))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(3))))) ) ) # ( 
-- !\cpu1|u0|alu|Mux35~2_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (!\cpu1|u0|Save_ALU_r~q\ & ((\cpu1|DI_Reg\(3))))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	datac => \cpu1|u0|ALT_INV_BusB\(3),
	datad => \cpu1|ALT_INV_DI_Reg\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Mux35~2_combout\,
	combout => \cpu1|u0|Save_Mux[3]~12_combout\);

-- Location: LABCELL_X6_Y37_N9
\cpu1|u0|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~13_sumout\ = SUM(( \cpu1|u0|Regs|Mux12~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~10\ ))
-- \cpu1|u0|Add8~14\ = CARRY(( \cpu1|u0|Regs|Mux12~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux12~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~10\,
	sumout => \cpu1|u0|Add8~13_sumout\,
	cout => \cpu1|u0|Add8~14\);

-- Location: MLABCELL_X9_Y38_N6
\cpu1|u0|RegDIL[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[3]~5_combout\ = ( \cpu1|u0|Save_Mux[3]~12_combout\ & ( \cpu1|u0|Add8~13_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(3))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux28~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[3]~12_combout\ & ( \cpu1|u0|Add8~13_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\)) # (\cpu1|u0|RegBusA_r\(3)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (((\cpu1|u0|RegDIL[7]~0_combout\ & \cpu1|u0|Regs|Mux28~2_combout\)))) ) ) ) # ( \cpu1|u0|Save_Mux[3]~12_combout\ & ( !\cpu1|u0|Add8~13_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(3) & (\cpu1|u0|RegDIL[7]~0_combout\))) # 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|Regs|Mux28~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[3]~12_combout\ & ( !\cpu1|u0|Add8~13_sumout\ & ( (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(3))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux28~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegBusA_r\(3),
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux28~2_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~13_sumout\,
	combout => \cpu1|u0|RegDIL[3]~5_combout\);

-- Location: FF_X12_Y38_N43
\cpu1|u0|Regs|RegsL[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[3]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][3]~q\);

-- Location: MLABCELL_X9_Y37_N54
\cpu1|u0|Regs|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux12~1_combout\ = ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsL[3][3]~q\ ) ) # ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][3]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[1][3]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[3][3]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[0][3]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][3]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux12~1_combout\);

-- Location: LABCELL_X10_Y38_N57
\cpu1|u0|Regs|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux12~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][3]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|Regs|RegsL[6][3]~q\) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][3]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|Regs|RegsL[6][3]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][3]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[4][3]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- ((\cpu1|u0|Regs|RegsL[5][3]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][3]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[4][3]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[5][3]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[4][3]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][3]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[6][3]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][3]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux12~0_combout\);

-- Location: LABCELL_X7_Y37_N6
\cpu1|u0|Regs|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux12~2_combout\ = ( \cpu1|u0|Regs|Mux12~1_combout\ & ( \cpu1|u0|Regs|Mux12~0_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\) # (((\cpu1|u0|RegAddrA[2]~8_combout\) # (\cpu1|u0|RegAddrA[0]~10_combout\)) # (\cpu1|u0|Regs|RegsL[2][3]~q\)) ) ) ) 
-- # ( !\cpu1|u0|Regs|Mux12~1_combout\ & ( \cpu1|u0|Regs|Mux12~0_combout\ & ( ((\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[2][3]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux12~1_combout\ & ( !\cpu1|u0|Regs|Mux12~0_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & ((!\cpu1|u0|RegAddrA[1]~3_combout\) # ((\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsL[2][3]~q\)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux12~1_combout\ & ( !\cpu1|u0|Regs|Mux12~0_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[2][3]~q\ & (!\cpu1|u0|RegAddrA[0]~10_combout\ & !\cpu1|u0|RegAddrA[2]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000101111110000000000010000111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[2][3]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux12~1_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux12~0_combout\,
	combout => \cpu1|u0|Regs|Mux12~2_combout\);

-- Location: LABCELL_X6_Y37_N12
\cpu1|u0|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~17_sumout\ = SUM(( \cpu1|u0|Regs|Mux11~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~14\ ))
-- \cpu1|u0|Add8~18\ = CARRY(( \cpu1|u0|Regs|Mux11~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux11~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~14\,
	sumout => \cpu1|u0|Add8~17_sumout\,
	cout => \cpu1|u0|Add8~18\);

-- Location: MLABCELL_X9_Y38_N48
\cpu1|u0|RegDIL[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[4]~6_combout\ = ( \cpu1|u0|Save_Mux[4]~15_combout\ & ( \cpu1|u0|Add8~17_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(4))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux27~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[4]~15_combout\ & ( \cpu1|u0|Add8~17_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (((!\cpu1|u0|RegDIL[7]~1_combout\)))) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(4))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux27~2_combout\))))) ) ) ) # ( \cpu1|u0|Save_Mux[4]~15_combout\ & ( !\cpu1|u0|Add8~17_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (((\cpu1|u0|RegDIL[7]~1_combout\)))) # 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(4))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux27~2_combout\))))) ) ) ) # ( !\cpu1|u0|Save_Mux[4]~15_combout\ & ( !\cpu1|u0|Add8~17_sumout\ & ( 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(4))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux27~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegBusA_r\(4),
	datac => \cpu1|u0|Regs|ALT_INV_Mux27~2_combout\,
	datad => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~17_sumout\,
	combout => \cpu1|u0|RegDIL[4]~6_combout\);

-- Location: FF_X7_Y38_N37
\cpu1|u0|Regs|RegsL_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[4]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(10));

-- Location: LABCELL_X17_Y34_N9
\cpu1|u0|TmpAddr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~7_combout\ = ( \cpu1|u0|Add5~17_sumout\ & ( (!\cpu1|u0|TmpAddr~5_combout\ & (((\cpu1|u0|IR\(4))) # (\cpu1|u0|process_0~7_combout\))) # (\cpu1|u0|TmpAddr~5_combout\ & (((\cpu1|DI_Reg\(4))))) ) ) # ( !\cpu1|u0|Add5~17_sumout\ & ( 
-- (!\cpu1|u0|TmpAddr~5_combout\ & (!\cpu1|u0|process_0~7_combout\ & (\cpu1|u0|IR\(4)))) # (\cpu1|u0|TmpAddr~5_combout\ & (((\cpu1|DI_Reg\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr~5_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~7_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|ALT_INV_DI_Reg\(4),
	dataf => \cpu1|u0|ALT_INV_Add5~17_sumout\,
	combout => \cpu1|u0|TmpAddr~7_combout\);

-- Location: FF_X17_Y34_N10
\cpu1|u0|TmpAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(4));

-- Location: LABCELL_X25_Y33_N54
\cpu1|u0|A~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~16_combout\ = ( \cpu1|u0|SP\(4) & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & \cpu1|u0|PC\(4)) ) ) ) # ( !\cpu1|u0|SP\(4) & ( \cpu1|u0|A[7]~1_combout\ & ( (\cpu1|u0|PC\(4)) # 
-- (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) ) # ( \cpu1|u0|SP\(4) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|Add1~17_sumout\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|DI_Reg\(4))) ) ) ) # ( 
-- !\cpu1|u0|SP\(4) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|Add1~17_sumout\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|DI_Reg\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100001111111111110000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(4),
	datab => \cpu1|u0|ALT_INV_Add1~17_sumout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datad => \cpu1|u0|ALT_INV_PC\(4),
	datae => \cpu1|u0|ALT_INV_SP\(4),
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~16_combout\);

-- Location: MLABCELL_X23_Y35_N48
\cpu1|u0|A~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~17_combout\ = ( \cpu1|u0|A[7]~7_combout\ & ( \cpu1|u0|A~16_combout\ & ( (!\cpu1|u0|A[7]~6_combout\) # (\cpu1|u0|Regs|Mux40~6_combout\) ) ) ) # ( !\cpu1|u0|A[7]~7_combout\ & ( \cpu1|u0|A~16_combout\ & ( (!\cpu1|u0|A[7]~6_combout\ & 
-- ((\cpu1|u0|R\(4)))) # (\cpu1|u0|A[7]~6_combout\ & (\cpu1|u0|TmpAddr\(4))) ) ) ) # ( \cpu1|u0|A[7]~7_combout\ & ( !\cpu1|u0|A~16_combout\ & ( (\cpu1|u0|Regs|Mux40~6_combout\ & \cpu1|u0|A[7]~6_combout\) ) ) ) # ( !\cpu1|u0|A[7]~7_combout\ & ( 
-- !\cpu1|u0|A~16_combout\ & ( (!\cpu1|u0|A[7]~6_combout\ & ((\cpu1|u0|R\(4)))) # (\cpu1|u0|A[7]~6_combout\ & (\cpu1|u0|TmpAddr\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(4),
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~6_combout\,
	datac => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	datad => \cpu1|u0|ALT_INV_R\(4),
	datae => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_A~16_combout\,
	combout => \cpu1|u0|A~17_combout\);

-- Location: FF_X23_Y35_N50
\cpu1|u0|A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~17_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(4));

-- Location: LABCELL_X29_Y33_N27
\sd1|Selector103~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector103~0_combout\ = ( \sd1|init_busy~q\ & ( \sd1|state.idle~q\ & ( \sd1|state.rst~q\ ) ) ) # ( !\sd1|init_busy~q\ & ( \sd1|state.idle~q\ & ( \sd1|state.rst~q\ ) ) ) # ( \sd1|init_busy~q\ & ( !\sd1|state.idle~q\ & ( \sd1|state.rst~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_init_busy~q\,
	dataf => \sd1|ALT_INV_state.idle~q\,
	combout => \sd1|Selector103~0_combout\);

-- Location: FF_X29_Y33_N29
\sd1|init_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector103~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|init_busy~q\);

-- Location: LABCELL_X10_Y34_N30
\cpuDataIn[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~18_combout\ = ( \rom1|altsyncram_component|auto_generated|q_a\(4) & ( \sd1|init_busy~q\ & ( (!\n_sdCardCS~0_combout\) # ((!\cpu1|u0|A\(0) & (\n_interface1CS~0_combout\ & \sd1|dout\(4)))) ) ) ) # ( 
-- !\rom1|altsyncram_component|auto_generated|q_a\(4) & ( \sd1|init_busy~q\ & ( (\n_sdCardCS~0_combout\ & (!\cpu1|u0|A\(0) & (\n_interface1CS~0_combout\ & \sd1|dout\(4)))) ) ) ) # ( \rom1|altsyncram_component|auto_generated|q_a\(4) & ( !\sd1|init_busy~q\ & ( 
-- (!\n_sdCardCS~0_combout\) # ((\n_interface1CS~0_combout\ & ((\sd1|dout\(4)) # (\cpu1|u0|A\(0))))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(4) & ( !\sd1|init_busy~q\ & ( (\n_sdCardCS~0_combout\ & (\n_interface1CS~0_combout\ & 
-- ((\sd1|dout\(4)) # (\cpu1|u0|A\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101101010111010111100000000000001001010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_sdCardCS~0_combout\,
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \ALT_INV_n_interface1CS~0_combout\,
	datad => \sd1|ALT_INV_dout\(4),
	datae => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \sd1|ALT_INV_init_busy~q\,
	combout => \cpuDataIn[4]~18_combout\);

-- Location: LABCELL_X10_Y34_N42
\cpuDataIn[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~25_combout\ = ( \io4|dataOut\(4) & ( \cpuDataIn[4]~18_combout\ & ( ((!\n_interface2CS~0_combout\) # (!\cpuDataIn[7]~6_combout\)) # (\io2|dataOut\(4)) ) ) ) # ( !\io4|dataOut\(4) & ( \cpuDataIn[4]~18_combout\ & ( (!\cpuDataIn[7]~6_combout\) # 
-- ((!\n_interface2CS~0_combout\ & (!\n_interface4CS~0_combout\)) # (\n_interface2CS~0_combout\ & ((\io2|dataOut\(4))))) ) ) ) # ( \io4|dataOut\(4) & ( !\cpuDataIn[4]~18_combout\ & ( (\cpuDataIn[7]~6_combout\ & ((!\n_interface2CS~0_combout\) # 
-- (\io2|dataOut\(4)))) ) ) ) # ( !\io4|dataOut\(4) & ( !\cpuDataIn[4]~18_combout\ & ( (\cpuDataIn[7]~6_combout\ & ((!\n_interface2CS~0_combout\ & (!\n_interface4CS~0_combout\)) # (\n_interface2CS~0_combout\ & ((\io2|dataOut\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100011000000001111001111111111101000111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface4CS~0_combout\,
	datab => \io2|ALT_INV_dataOut\(4),
	datac => \ALT_INV_n_interface2CS~0_combout\,
	datad => \ALT_INV_cpuDataIn[7]~6_combout\,
	datae => \io4|ALT_INV_dataOut\(4),
	dataf => \ALT_INV_cpuDataIn[4]~18_combout\,
	combout => \cpuDataIn[4]~25_combout\);

-- Location: LABCELL_X10_Y34_N48
\cpuDataIn[4]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~38_combout\ = ( !\n_interface1CS~2_combout\ & ( (\cpuDataIn[4]~25_combout\ & ((((!\cpuDataIn[7]~6_combout\) # (\n_interface2CS~0_combout\)) # (\sramData[4]~input_o\)) # (\n_interface4CS~0_combout\))) ) ) # ( \n_interface1CS~2_combout\ & ( 
-- (((\io1|dataOut\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111111111111011111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface4CS~0_combout\,
	datab => \ALT_INV_sramData[4]~input_o\,
	datac => \io1|ALT_INV_dataOut\(4),
	datad => \ALT_INV_cpuDataIn[7]~6_combout\,
	datae => \ALT_INV_n_interface1CS~2_combout\,
	dataf => \ALT_INV_cpuDataIn[4]~25_combout\,
	datag => \ALT_INV_n_interface2CS~0_combout\,
	combout => \cpuDataIn[4]~38_combout\);

-- Location: FF_X10_Y34_N50
\cpu1|DI_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[4]~38_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(4));

-- Location: LABCELL_X5_Y33_N27
\cpu1|u0|alu|Q_t~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~29_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|BusA\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(3),
	datac => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|alu|Q_t~29_combout\);

-- Location: LABCELL_X6_Y32_N30
\cpu1|u0|Save_Mux[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[4]~13_combout\ = ( \cpu1|u0|alu|Q_t~29_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|ALU_Op_r\(1)) # ((\cpu1|u0|BusB\(4)) # (\cpu1|u0|alu|Mux7~5_combout\)))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(4) & (!\cpu1|u0|ALU_Op_r\(1) $ 
-- (!\cpu1|u0|alu|Mux7~5_combout\)))) ) ) # ( !\cpu1|u0|alu|Q_t~29_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|ALU_Op_r\(1) & ((\cpu1|u0|BusB\(4)) # (\cpu1|u0|alu|Mux7~5_combout\)))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(4) & 
-- (!\cpu1|u0|ALU_Op_r\(1) $ (!\cpu1|u0|alu|Mux7~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110110000000100011011010001010101111101000101010111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~5_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(4),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~29_combout\,
	combout => \cpu1|u0|Save_Mux[4]~13_combout\);

-- Location: LABCELL_X5_Y31_N36
\cpu1|u0|alu|DAA_Q[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[4]~12_combout\ = ( \cpu1|u0|F\(1) & ( (!\cpu1|u0|alu|process_0~0_combout\ & ((\cpu1|u0|alu|Add3~17_sumout\))) # (\cpu1|u0|alu|process_0~0_combout\ & (\cpu1|u0|BusA[4]~DUPLICATE_q\)) ) ) # ( !\cpu1|u0|F\(1) & ( 
-- (!\cpu1|u0|alu|process_0~0_combout\ & (\cpu1|u0|alu|Add5~13_sumout\)) # (\cpu1|u0|alu|process_0~0_combout\ & ((\cpu1|u0|BusA[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Add5~13_sumout\,
	datac => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	datad => \cpu1|u0|alu|ALT_INV_Add3~17_sumout\,
	dataf => \cpu1|u0|ALT_INV_F\(1),
	combout => \cpu1|u0|alu|DAA_Q[4]~12_combout\);

-- Location: LABCELL_X5_Y32_N48
\cpu1|u0|alu|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux11~0_combout\ = ( \cpu1|u0|alu|Add1~13_sumout\ & ( \cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & ( (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ & ((!\cpu1|u0|BusA[4]~DUPLICATE_q\ & (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & \cpu1|u0|BusB\(4))) # 
-- (\cpu1|u0|BusA[4]~DUPLICATE_q\ & ((\cpu1|u0|BusB\(4)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))))) # (\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ & ((!\cpu1|u0|BusA[4]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(4))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\cpu1|u0|alu|Add1~13_sumout\ & ( \cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & ( (!\cpu1|u0|BusA[4]~DUPLICATE_q\ & (\cpu1|u0|BusB\(4) & (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ $ (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) # (\cpu1|u0|BusA[4]~DUPLICATE_q\ & 
-- (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ $ (((!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & !\cpu1|u0|BusB\(4)))))) ) ) ) # ( \cpu1|u0|alu|Add1~13_sumout\ & ( !\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010010011010100001011101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[0]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusB\(4),
	datae => \cpu1|u0|alu|ALT_INV_Add1~13_sumout\,
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r[2]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Mux11~0_combout\);

-- Location: LABCELL_X6_Y32_N18
\cpu1|u0|Save_Mux[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[4]~14_combout\ = ( \cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( \cpu1|u0|alu|Mux11~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\) # ((!\cpu1|u0|Save_Mux[7]~2_combout\ & ((\cpu1|u0|Save_Mux[4]~13_combout\))) # (\cpu1|u0|Save_Mux[7]~2_combout\ 
-- & (\cpu1|u0|BusA[4]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( \cpu1|u0|alu|Mux11~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & (((!\cpu1|u0|Save_Mux[7]~1_combout\) # (\cpu1|u0|Save_Mux[4]~13_combout\)))) # 
-- (\cpu1|u0|Save_Mux[7]~2_combout\ & (\cpu1|u0|BusA[4]~DUPLICATE_q\ & (\cpu1|u0|Save_Mux[7]~1_combout\))) ) ) ) # ( \cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( !\cpu1|u0|alu|Mux11~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & 
-- (((\cpu1|u0|Save_Mux[7]~1_combout\ & \cpu1|u0|Save_Mux[4]~13_combout\)))) # (\cpu1|u0|Save_Mux[7]~2_combout\ & (((!\cpu1|u0|Save_Mux[7]~1_combout\)) # (\cpu1|u0|BusA[4]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( 
-- !\cpu1|u0|alu|Mux11~0_combout\ & ( (\cpu1|u0|Save_Mux[7]~1_combout\ & ((!\cpu1|u0|Save_Mux[7]~2_combout\ & ((\cpu1|u0|Save_Mux[4]~13_combout\))) # (\cpu1|u0|Save_Mux[7]~2_combout\ & (\cpu1|u0|BusA[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[4]~13_combout\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q[4]~12_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux11~0_combout\,
	combout => \cpu1|u0|Save_Mux[4]~14_combout\);

-- Location: LABCELL_X6_Y32_N42
\cpu1|u0|Save_Mux[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[4]~15_combout\ = ( \cpu1|u0|Save_Mux[4]~14_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|DI_Reg\(4))) # (\cpu1|u0|Save_ALU_r~q\))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(4))))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[4]~14_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (!\cpu1|u0|Save_ALU_r~q\ & (\cpu1|DI_Reg\(4)))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(4),
	datad => \cpu1|u0|ALT_INV_BusB\(4),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[4]~14_combout\,
	combout => \cpu1|u0|Save_Mux[4]~15_combout\);

-- Location: FF_X4_Y37_N32
\cpu1|u0|Regs|RegsH[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][4]~q\);

-- Location: FF_X4_Y37_N14
\cpu1|u0|Regs|RegsH[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[4]~4_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][4]~q\);

-- Location: FF_X2_Y37_N58
\cpu1|u0|Regs|RegsH[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][4]~q\);

-- Location: LABCELL_X2_Y37_N57
\cpu1|u0|Regs|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux19~1_combout\ = ( \cpu1|u0|Regs|RegsH[3][4]~q\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ ) ) # ( \cpu1|u0|Regs|RegsH[3][4]~q\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[1][4]~q\)) # 
-- (\cpu1|u0|RegAddrB[0]~0_combout\ & ((\cpu1|u0|Regs|RegsH[0][4]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][4]~q\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( (!\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsH[1][4]~q\)) # (\cpu1|u0|RegAddrB[0]~0_combout\ & 
-- ((\cpu1|u0|Regs|RegsH[0][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[1][4]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[0][4]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[3][4]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	combout => \cpu1|u0|Regs|Mux19~1_combout\);

-- Location: FF_X4_Y36_N55
\cpu1|u0|Regs|RegsH[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][4]~q\);

-- Location: FF_X5_Y37_N29
\cpu1|u0|Regs|RegsH[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][4]~q\);

-- Location: FF_X5_Y36_N29
\cpu1|u0|Regs|RegsH[4][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsH[4][4]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][4]~DUPLICATE_q\);

-- Location: FF_X5_Y37_N56
\cpu1|u0|Regs|RegsH[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][4]~q\);

-- Location: FF_X4_Y36_N26
\cpu1|u0|Regs|RegsH[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[4]~4_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][4]~q\);

-- Location: MLABCELL_X4_Y36_N24
\cpu1|u0|Regs|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux19~0_combout\ = ( \cpu1|u0|Regs|RegsH[6][4]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsH[4][4]~DUPLICATE_q\) # (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][4]~q\ & ( 
-- \cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & \cpu1|u0|Regs|RegsH[4][4]~DUPLICATE_q\) ) ) ) # ( \cpu1|u0|Regs|RegsH[6][4]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- (\cpu1|u0|Regs|RegsH[5][4]~q\)) # (\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[7][4]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[6][4]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsH[5][4]~q\)) # 
-- (\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsH[7][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[5][4]~q\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[4][4]~DUPLICATE_q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[7][4]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[6][4]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux19~0_combout\);

-- Location: MLABCELL_X4_Y36_N54
\cpu1|u0|Regs|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux19~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][4]~q\ & ( \cpu1|u0|Regs|Mux19~0_combout\ & ( ((\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux19~1_combout\)) # (\cpu1|u0|Regs|Mux30~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][4]~q\ & ( 
-- \cpu1|u0|Regs|Mux19~0_combout\ & ( ((!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux19~1_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][4]~q\ & ( !\cpu1|u0|Regs|Mux19~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- ((\cpu1|u0|Regs|Mux19~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][4]~q\ & ( !\cpu1|u0|Regs|Mux19~0_combout\ & ( (!\cpu1|u0|Regs|Mux30~0_combout\ & (\cpu1|u0|Regs|Mux19~1_combout\ & !\cpu1|u0|RegAddrB[2]~2_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000011100000111000000101111001011110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux19~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][4]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux19~0_combout\,
	combout => \cpu1|u0|Regs|Mux19~2_combout\);

-- Location: LABCELL_X6_Y37_N36
\cpu1|u0|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~49_sumout\ = SUM(( \cpu1|u0|Regs|Mux3~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~46\ ))
-- \cpu1|u0|Add8~50\ = CARRY(( \cpu1|u0|Regs|Mux3~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux3~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~46\,
	sumout => \cpu1|u0|Add8~49_sumout\,
	cout => \cpu1|u0|Add8~50\);

-- Location: MLABCELL_X4_Y37_N12
\cpu1|u0|RegDIH[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[4]~4_combout\ = ( \cpu1|u0|RegDIL[7]~1_combout\ & ( \cpu1|u0|Add8~49_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Save_Mux[4]~15_combout\)) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Regs|Mux19~2_combout\))) ) ) ) # ( 
-- !\cpu1|u0|RegDIL[7]~1_combout\ & ( \cpu1|u0|Add8~49_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|RegBusA_r\(12)) ) ) ) # ( \cpu1|u0|RegDIL[7]~1_combout\ & ( !\cpu1|u0|Add8~49_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & 
-- (\cpu1|u0|Save_Mux[4]~15_combout\)) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Regs|Mux19~2_combout\))) ) ) ) # ( !\cpu1|u0|RegDIL[7]~1_combout\ & ( !\cpu1|u0|Add8~49_sumout\ & ( (\cpu1|u0|RegDIL[7]~0_combout\ & \cpu1|u0|RegBusA_r\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegBusA_r\(12),
	datac => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux19~2_combout\,
	datae => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~49_sumout\,
	combout => \cpu1|u0|RegDIH[4]~4_combout\);

-- Location: LABCELL_X5_Y36_N27
\cpu1|u0|Regs|RegsH[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsH[4][4]~feeder_combout\ = ( \cpu1|u0|RegDIH[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIH[4]~4_combout\,
	combout => \cpu1|u0|Regs|RegsH[4][4]~feeder_combout\);

-- Location: FF_X5_Y36_N28
\cpu1|u0|Regs|RegsH[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsH[4][4]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][4]~q\);

-- Location: LABCELL_X5_Y37_N54
\cpu1|u0|Regs|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux3~0_combout\ = ( \cpu1|u0|Regs|RegsH[7][4]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsH[5][4]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][4]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (\cpu1|u0|Regs|RegsH[5][4]~q\ & !\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[7][4]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[4][4]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|RegsH[6][4]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[7][4]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[4][4]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsH[6][4]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[4][4]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[6][4]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[5][4]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[7][4]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux3~0_combout\);

-- Location: MLABCELL_X4_Y37_N30
\cpu1|u0|Regs|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux3~1_combout\ = ( \cpu1|u0|Regs|RegsH[1][4]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsH[3][4]~q\ ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][4]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( \cpu1|u0|Regs|RegsH[3][4]~q\ ) ) ) # ( 
-- \cpu1|u0|Regs|RegsH[1][4]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsH[0][4]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[1][4]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|Regs|RegsH[0][4]~q\ & 
-- !\cpu1|u0|RegAddrA[0]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[0][4]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[3][4]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[1][4]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux3~1_combout\);

-- Location: LABCELL_X5_Y37_N12
\cpu1|u0|Regs|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux3~2_combout\ = ( \cpu1|u0|RegAddrA[2]~8_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|Regs|Mux3~0_combout\ ) ) ) # ( !\cpu1|u0|RegAddrA[2]~8_combout\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|Regs|Mux3~1_combout\ ) ) 
-- ) # ( \cpu1|u0|RegAddrA[2]~8_combout\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( \cpu1|u0|Regs|Mux3~0_combout\ ) ) ) # ( !\cpu1|u0|RegAddrA[2]~8_combout\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- ((\cpu1|u0|Regs|Mux3~1_combout\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[2][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux3~0_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[2][4]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux3~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux3~2_combout\);

-- Location: LABCELL_X6_Y37_N39
\cpu1|u0|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~53_sumout\ = SUM(( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Regs|Mux2~2_combout\ ) + ( \cpu1|u0|Add8~50\ ))
-- \cpu1|u0|Add8~54\ = CARRY(( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Regs|Mux2~2_combout\ ) + ( \cpu1|u0|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100010001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux2~2_combout\,
	cin => \cpu1|u0|Add8~50\,
	sumout => \cpu1|u0|Add8~53_sumout\,
	cout => \cpu1|u0|Add8~54\);

-- Location: LABCELL_X5_Y38_N0
\cpu1|u0|RegDIH[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[5]~5_combout\ = ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( \cpu1|u0|Add8~53_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(13))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux18~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[5]~18_combout\ & ( \cpu1|u0|Add8~53_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\)) # (\cpu1|u0|RegBusA_r\(13)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (((\cpu1|u0|Regs|Mux18~2_combout\ & \cpu1|u0|RegDIL[7]~0_combout\)))) ) ) ) # ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( !\cpu1|u0|Add8~53_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(13) & ((\cpu1|u0|RegDIL[7]~0_combout\)))) # 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|Regs|Mux18~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[5]~18_combout\ & ( !\cpu1|u0|Add8~53_sumout\ & ( (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(13))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux18~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegBusA_r\(13),
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux18~2_combout\,
	datad => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~53_sumout\,
	combout => \cpu1|u0|RegDIH[5]~5_combout\);

-- Location: FF_X5_Y38_N28
\cpu1|u0|Regs|RegsH[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[5]~5_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][5]~q\);

-- Location: MLABCELL_X4_Y38_N48
\cpu1|u0|Regs|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux2~1_combout\ = ( \cpu1|u0|Regs|RegsH[3][5]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|Regs|RegsH[1][5]~q\) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][5]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[1]~3_combout\ & \cpu1|u0|Regs|RegsH[1][5]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsH[3][5]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsH[0][5]~q\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- (\cpu1|u0|Regs|RegsH[2][5]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][5]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsH[0][5]~q\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[2][5]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[2][5]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[0][5]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[1][5]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[3][5]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux2~1_combout\);

-- Location: LABCELL_X5_Y37_N18
\cpu1|u0|Regs|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux2~0_combout\ = ( \cpu1|u0|Regs|RegsH[5][5]~q\ & ( \cpu1|u0|Regs|RegsH[6][5]~q\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (((\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsH[4][5]~q\)))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (((!\cpu1|u0|RegAddrA[1]~3_combout\)) # (\cpu1|u0|Regs|RegsH[7][5]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[5][5]~q\ & ( \cpu1|u0|Regs|RegsH[6][5]~q\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (((\cpu1|u0|RegAddrA[1]~3_combout\) # 
-- (\cpu1|u0|Regs|RegsH[4][5]~q\)))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[7][5]~q\ & ((\cpu1|u0|RegAddrA[1]~3_combout\)))) ) ) ) # ( \cpu1|u0|Regs|RegsH[5][5]~q\ & ( !\cpu1|u0|Regs|RegsH[6][5]~q\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (((\cpu1|u0|Regs|RegsH[4][5]~q\ & !\cpu1|u0|RegAddrA[1]~3_combout\)))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\)) # (\cpu1|u0|Regs|RegsH[7][5]~q\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[5][5]~q\ & ( !\cpu1|u0|Regs|RegsH[6][5]~q\ 
-- & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (((\cpu1|u0|Regs|RegsH[4][5]~q\ & !\cpu1|u0|RegAddrA[1]~3_combout\)))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[7][5]~q\ & ((\cpu1|u0|RegAddrA[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[7][5]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[4][5]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[5][5]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[6][5]~q\,
	combout => \cpu1|u0|Regs|Mux2~0_combout\);

-- Location: LABCELL_X5_Y37_N51
\cpu1|u0|Regs|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux2~2_combout\ = ( \cpu1|u0|Regs|Mux2~0_combout\ & ( (\cpu1|u0|RegAddrA[2]~8_combout\) # (\cpu1|u0|Regs|Mux2~1_combout\) ) ) # ( !\cpu1|u0|Regs|Mux2~0_combout\ & ( (\cpu1|u0|Regs|Mux2~1_combout\ & !\cpu1|u0|RegAddrA[2]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux2~1_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux2~0_combout\,
	combout => \cpu1|u0|Regs|Mux2~2_combout\);

-- Location: LABCELL_X6_Y37_N42
\cpu1|u0|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~57_sumout\ = SUM(( \cpu1|u0|Regs|Mux1~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~54\ ))
-- \cpu1|u0|Add8~58\ = CARRY(( \cpu1|u0|Regs|Mux1~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux1~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~54\,
	sumout => \cpu1|u0|Add8~57_sumout\,
	cout => \cpu1|u0|Add8~58\);

-- Location: LABCELL_X6_Y37_N48
\cpu1|u0|RegDIH[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[6]~6_combout\ = ( \cpu1|u0|RegBusA_r\(14) & ( \cpu1|u0|Add8~57_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\) # ((!\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Save_Mux[6]~21_combout\))) # (\cpu1|u0|RegDIL[7]~0_combout\ & 
-- (\cpu1|u0|Regs|Mux17~2_combout\))) ) ) ) # ( !\cpu1|u0|RegBusA_r\(14) & ( \cpu1|u0|Add8~57_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((!\cpu1|u0|RegDIL[7]~0_combout\)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((!\cpu1|u0|RegDIL[7]~0_combout\ & 
-- ((\cpu1|u0|Save_Mux[6]~21_combout\))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Regs|Mux17~2_combout\)))) ) ) ) # ( \cpu1|u0|RegBusA_r\(14) & ( !\cpu1|u0|Add8~57_sumout\ & ( (!\cpu1|u0|RegDIL[7]~1_combout\ & (((\cpu1|u0|RegDIL[7]~0_combout\)))) # 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & ((!\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Save_Mux[6]~21_combout\))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Regs|Mux17~2_combout\)))) ) ) ) # ( !\cpu1|u0|RegBusA_r\(14) & ( !\cpu1|u0|Add8~57_sumout\ & ( 
-- (\cpu1|u0|RegDIL[7]~1_combout\ & ((!\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Save_Mux[6]~21_combout\))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Regs|Mux17~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux17~2_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	datad => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datae => \cpu1|u0|ALT_INV_RegBusA_r\(14),
	dataf => \cpu1|u0|ALT_INV_Add8~57_sumout\,
	combout => \cpu1|u0|RegDIH[6]~6_combout\);

-- Location: LABCELL_X2_Y36_N51
\cpu1|u0|Regs|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~2_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(14) & ( \cpu1|u0|Regs|Mux32~1_combout\ ) ) # ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(14) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\ ) ) ) 
-- # ( !\cpu1|u0|Regs|RegsH_rtl_0_bypass\(14) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a7\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(14),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	combout => \cpu1|u0|Regs|Mux32~2_combout\);

-- Location: MLABCELL_X13_Y30_N24
\cpu1|u0|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~33_sumout\ = SUM(( !\cpu1|u0|SP\(8) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~30\ ))
-- \cpu1|u0|Add7~34\ = CARRY(( !\cpu1|u0|SP\(8) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(8),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~30\,
	sumout => \cpu1|u0|Add7~33_sumout\,
	cout => \cpu1|u0|Add7~34\);

-- Location: LABCELL_X7_Y30_N27
\cpu1|u0|SP~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~14_combout\ = ( \cpu1|u0|Add7~33_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & (\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Regs|Mux32~2_combout\))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[0]~4_combout\)))) ) ) # ( 
-- !\cpu1|u0|Add7~33_sumout\ & ( (!\cpu1|u0|SP~13_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\) # ((!\cpu1|u0|Regs|Mux32~2_combout\)))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[0]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110110101000111111011010100001110101001000000111010100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~13_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux32~2_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~33_sumout\,
	combout => \cpu1|u0|SP~14_combout\);

-- Location: FF_X7_Y30_N28
\cpu1|u0|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~14_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(8));

-- Location: MLABCELL_X13_Y30_N54
\cpu1|u0|SP~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~16_combout\ = ( \cpu1|u0|Regs|Mux32~3_combout\ & ( (!\cpu1|u0|SP~13_combout\ & (!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~37_sumout\))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[1]~11_combout\)))) ) ) # ( 
-- !\cpu1|u0|Regs|Mux32~3_combout\ & ( (!\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Add7~37_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\))) # (\cpu1|u0|SP~13_combout\ & (((!\cpu1|u0|Save_Mux[1]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100111101111100010010110011100000001011001110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datab => \cpu1|u0|ALT_INV_SP~13_combout\,
	datac => \cpu1|u0|ALT_INV_Add7~37_sumout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~3_combout\,
	combout => \cpu1|u0|SP~16_combout\);

-- Location: FF_X13_Y30_N55
\cpu1|u0|SP[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~16_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP[9]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y33_N12
\cpu1|u0|Mux90~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux90~1_combout\ = ( \cpu1|u0|F\(1) & ( (!\cpu1|u0|BusB[3]~1_combout\ & (((!\cpu1|u0|SP\(1) & \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\)))) # (\cpu1|u0|BusB[3]~1_combout\ & (!\cpu1|u0|SP[9]~DUPLICATE_q\ & 
-- ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\)))) ) ) # ( !\cpu1|u0|F\(1) & ( (!\cpu1|u0|BusB[3]~1_combout\ & (((!\cpu1|u0|SP\(1)) # (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\)))) # (\cpu1|u0|BusB[3]~1_combout\ & (!\cpu1|u0|SP[9]~DUPLICATE_q\ & 
-- ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010100000111011101010000001000100101000000100010010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	datab => \cpu1|u0|ALT_INV_SP[9]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_SP\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_F\(1),
	combout => \cpu1|u0|Mux90~1_combout\);

-- Location: LABCELL_X5_Y36_N48
\cpu1|u0|Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux90~0_combout\ = ( \cpu1|u0|Regs|Mux22~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|ACC\(1)))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (\cpu1|DI_Reg\(1))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux22~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|ACC\(1)))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (\cpu1|DI_Reg\(1))) ) ) ) # ( \cpu1|u0|Regs|Mux22~2_combout\ & ( 
-- !\cpu1|u0|BusB[3]~0_combout\ & ( (\cpu1|u0|Regs|Mux30~3_combout\) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux22~2_combout\ & ( !\cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & 
-- \cpu1|u0|Regs|Mux30~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111111011101000100011101110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(1),
	datab => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux30~3_combout\,
	datad => \cpu1|u0|ALT_INV_ACC\(1),
	datae => \cpu1|u0|Regs|ALT_INV_Mux22~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	combout => \cpu1|u0|Mux90~0_combout\);

-- Location: LABCELL_X6_Y33_N48
\cpu1|u0|Mux90~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux90~2_combout\ = ( \cpu1|u0|Mux90~0_combout\ & ( \cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(1))) # (\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(9)))) ) ) ) # ( !\cpu1|u0|Mux90~0_combout\ & ( 
-- \cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(1))) # (\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(9)))) ) ) ) # ( \cpu1|u0|Mux90~0_combout\ & ( !\cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\) # 
-- (\cpu1|u0|Mux90~1_combout\) ) ) ) # ( !\cpu1|u0|Mux90~0_combout\ & ( !\cpu1|u0|BusB[3]~4_combout\ & ( (\cpu1|u0|Mux90~1_combout\ & \cpu1|u0|BusB[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(1),
	datab => \cpu1|u0|ALT_INV_Mux90~1_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(9),
	datad => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	datae => \cpu1|u0|ALT_INV_Mux90~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	combout => \cpu1|u0|Mux90~2_combout\);

-- Location: FF_X6_Y33_N49
\cpu1|u0|BusB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux90~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(1));

-- Location: MLABCELL_X4_Y32_N54
\cpu1|u0|alu|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux14~0_combout\ = ( \cpu1|u0|alu|Add0~13_sumout\ & ( \cpu1|u0|ALU_Op_r\(0) & ( ((!\cpu1|u0|ALU_Op_r\(2)) # (!\cpu1|u0|BusA\(1) $ (!\cpu1|u0|BusB\(1)))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) ) ) ) # ( !\cpu1|u0|alu|Add0~13_sumout\ & ( 
-- \cpu1|u0|ALU_Op_r\(0) & ( (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (\cpu1|u0|ALU_Op_r\(2) & (!\cpu1|u0|BusA\(1) $ (!\cpu1|u0|BusB\(1))))) ) ) ) # ( \cpu1|u0|alu|Add0~13_sumout\ & ( !\cpu1|u0|ALU_Op_r\(0) & ( (!\cpu1|u0|ALU_Op_r\(2)) # ((!\cpu1|u0|BusA\(1) & 
-- (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & \cpu1|u0|BusB\(1))) # (\cpu1|u0|BusA\(1) & ((\cpu1|u0|BusB\(1)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) ) ) ) # ( !\cpu1|u0|alu|Add0~13_sumout\ & ( !\cpu1|u0|ALU_Op_r\(0) & ( (\cpu1|u0|ALU_Op_r\(2) & 
-- ((!\cpu1|u0|BusA\(1) & (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & \cpu1|u0|BusB\(1))) # (\cpu1|u0|BusA\(1) & ((\cpu1|u0|BusB\(1)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111111100011111011100000100000010001111011111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(1),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datad => \cpu1|u0|ALT_INV_BusB\(1),
	datae => \cpu1|u0|alu|ALT_INV_Add0~13_sumout\,
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	combout => \cpu1|u0|alu|Mux14~0_combout\);

-- Location: LABCELL_X5_Y33_N36
\cpu1|u0|alu|Q_t~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~33_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|BusA[2]~DUPLICATE_q\ ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|BusA[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|alu|Q_t~33_combout\);

-- Location: MLABCELL_X4_Y32_N45
\cpu1|u0|alu|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux37~0_combout\ = ( \cpu1|u0|mcode|Mux92~2_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|alu|Q_t~33_combout\)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))) # (\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & 
-- (\cpu1|u0|BusB\(1)))) ) ) # ( !\cpu1|u0|mcode|Mux92~2_combout\ & ( (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) & ((\cpu1|u0|alu|Q_t~33_combout\)))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (((\cpu1|u0|BusB\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(1),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~33_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~2_combout\,
	combout => \cpu1|u0|alu|Mux37~0_combout\);

-- Location: LABCELL_X5_Y31_N54
\cpu1|u0|alu|DAA_Q[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[1]~15_combout\ = ( \cpu1|u0|BusA\(1) & ( ((!\cpu1|u0|F\(1) & (\cpu1|u0|alu|Add5~25_sumout\)) # (\cpu1|u0|F\(1) & ((\cpu1|u0|alu|Add3~29_sumout\)))) # (\cpu1|u0|alu|process_0~0_combout\) ) ) # ( !\cpu1|u0|BusA\(1) & ( 
-- (!\cpu1|u0|alu|process_0~0_combout\ & ((!\cpu1|u0|F\(1) & (\cpu1|u0|alu|Add5~25_sumout\)) # (\cpu1|u0|F\(1) & ((\cpu1|u0|alu|Add3~29_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|alu|ALT_INV_Add5~25_sumout\,
	datad => \cpu1|u0|alu|ALT_INV_Add3~29_sumout\,
	dataf => \cpu1|u0|ALT_INV_BusA\(1),
	combout => \cpu1|u0|alu|DAA_Q[1]~15_combout\);

-- Location: MLABCELL_X4_Y32_N12
\cpu1|u0|alu|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux37~1_combout\ = ( \cpu1|u0|alu|DAA_Q[1]~15_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)) # (\cpu1|u0|BusB\(1)))) # (\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|BusB\(5) & !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) ) ) 
-- # ( !\cpu1|u0|alu|DAA_Q[1]~15_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(1) & ((\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) # (\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|BusB\(5) & !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010010001010101111001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_BusB\(1),
	datac => \cpu1|u0|ALT_INV_BusB\(5),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[1]~15_combout\,
	combout => \cpu1|u0|alu|Mux37~1_combout\);

-- Location: MLABCELL_X4_Y32_N33
\cpu1|u0|alu|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux37~2_combout\ = ( \cpu1|u0|alu|Mux37~1_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|alu|Mux14~0_combout\)) # (\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|ALU_Op_r\(2)) # (\cpu1|u0|alu|Mux37~0_combout\)))) ) ) # ( !\cpu1|u0|alu|Mux37~1_combout\ 
-- & ( (!\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|alu|Mux14~0_combout\)) # (\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|alu|Mux37~0_combout\ & !\cpu1|u0|ALU_Op_r\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000100010001110100010001000111011101110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux14~0_combout\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|alu|ALT_INV_Mux37~0_combout\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Mux37~1_combout\,
	combout => \cpu1|u0|alu|Mux37~2_combout\);

-- Location: FF_X16_Y31_N38
\cpu1|u0|F[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~37_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|F[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(5));

-- Location: FF_X16_Y31_N8
\cpu1|u0|Fp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F\(5),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(5));

-- Location: LABCELL_X5_Y33_N45
\cpu1|u0|alu|Q_t~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~31_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|BusA\(6) ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|BusA[4]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusA\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|alu|Q_t~31_combout\);

-- Location: LABCELL_X5_Y31_N45
\cpu1|u0|alu|DAA_Q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~4_combout\ = ( \cpu1|u0|alu|process_0~0_combout\ & ( \cpu1|u0|BusA[5]~DUPLICATE_q\ ) ) # ( !\cpu1|u0|alu|process_0~0_combout\ & ( \cpu1|u0|alu|Add5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	datac => \cpu1|u0|alu|ALT_INV_Add5~1_sumout\,
	dataf => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	combout => \cpu1|u0|alu|DAA_Q~4_combout\);

-- Location: LABCELL_X5_Y31_N27
\cpu1|u0|alu|DAA_Q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~1_combout\ = ( \cpu1|u0|alu|Add3~5_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\) # (\cpu1|u0|BusA[5]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|alu|Add3~5_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & \cpu1|u0|BusA[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add3~5_sumout\,
	combout => \cpu1|u0|alu|DAA_Q~1_combout\);

-- Location: LABCELL_X5_Y31_N51
\cpu1|u0|alu|DAA_Q[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[5]~11_combout\ = ( \cpu1|u0|alu|DAA_Q~1_combout\ & ( !\cpu1|u0|alu|DAA_Q[6]~8_combout\ $ (((\cpu1|u0|alu|DAA_Q~4_combout\) # (\cpu1|u0|F\(1)))) ) ) # ( !\cpu1|u0|alu|DAA_Q~1_combout\ & ( !\cpu1|u0|alu|DAA_Q[6]~8_combout\ $ 
-- (((!\cpu1|u0|F\(1) & \cpu1|u0|alu|DAA_Q~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100001100111100110000110011000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|alu|ALT_INV_DAA_Q~4_combout\,
	datad => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~8_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q~1_combout\,
	combout => \cpu1|u0|alu|DAA_Q[5]~11_combout\);

-- Location: MLABCELL_X4_Y33_N48
\cpu1|u0|F~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~34_combout\ = ( \cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (!\cpu1|u0|F[5]~33_combout\ & (((\cpu1|u0|alu|Q_t~31_combout\)) # (\cpu1|u0|F[5]~32_combout\))) # (\cpu1|u0|F[5]~33_combout\ & (!\cpu1|u0|F[5]~32_combout\ & 
-- ((\cpu1|u0|BusA[5]~DUPLICATE_q\)))) ) ) # ( !\cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (!\cpu1|u0|F[5]~32_combout\ & ((!\cpu1|u0|F[5]~33_combout\ & (\cpu1|u0|alu|Q_t~31_combout\)) # (\cpu1|u0|F[5]~33_combout\ & ((\cpu1|u0|BusA[5]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~33_combout\,
	datab => \cpu1|u0|ALT_INV_F[5]~32_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~31_combout\,
	datad => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[5]~11_combout\,
	combout => \cpu1|u0|F~34_combout\);

-- Location: MLABCELL_X4_Y33_N33
\cpu1|u0|alu|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux10~0_combout\ = ( \cpu1|u0|BusA[5]~DUPLICATE_q\ & ( \cpu1|u0|alu|Add1~9_sumout\ & ( ((!\cpu1|u0|ALU_Op_r\(2)) # (!\cpu1|u0|ALU_Op_r\(0) $ (!\cpu1|u0|BusB\(5)))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) ) ) ) # ( !\cpu1|u0|BusA[5]~DUPLICATE_q\ 
-- & ( \cpu1|u0|alu|Add1~9_sumout\ & ( (!\cpu1|u0|ALU_Op_r\(2)) # ((!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(5) & \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)) # (\cpu1|u0|ALU_Op_r\(0) & ((\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) # (\cpu1|u0|BusB\(5))))) ) ) ) # ( 
-- \cpu1|u0|BusA[5]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Add1~9_sumout\ & ( (\cpu1|u0|ALU_Op_r\(2) & (!\cpu1|u0|ALU_Op_r\(0) $ (((!\cpu1|u0|BusB\(5) & !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))))) ) ) ) # ( !\cpu1|u0|BusA[5]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Add1~9_sumout\ 
-- & ( (\cpu1|u0|BusB\(5) & (\cpu1|u0|ALU_Op_r\(2) & (!\cpu1|u0|ALU_Op_r\(0) $ (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000110101011111111000101111111111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_BusB\(5),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datae => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add1~9_sumout\,
	combout => \cpu1|u0|alu|Mux10~0_combout\);

-- Location: MLABCELL_X4_Y33_N54
\cpu1|u0|F~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~35_combout\ = ( \cpu1|u0|alu|Mux10~0_combout\ & ( (!\cpu1|u0|F[5]~31_combout\ & ((!\cpu1|u0|ALU_Op_r\(3)) # ((\cpu1|u0|F~34_combout\)))) # (\cpu1|u0|F[5]~31_combout\ & (((\cpu1|u0|BusB\(5))))) ) ) # ( !\cpu1|u0|alu|Mux10~0_combout\ & ( 
-- (!\cpu1|u0|F[5]~31_combout\ & (\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|F~34_combout\))) # (\cpu1|u0|F[5]~31_combout\ & (((\cpu1|u0|BusB\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~31_combout\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|ALT_INV_F~34_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(5),
	dataf => \cpu1|u0|alu|ALT_INV_Mux10~0_combout\,
	combout => \cpu1|u0|F~35_combout\);

-- Location: LABCELL_X16_Y31_N6
\cpu1|u0|F~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~36_combout\ = ( \cpu1|u0|F~35_combout\ & ( (!\cpu1|u0|F[5]~28_combout\ & ((!\cpu1|u0|F[5]~30_combout\) # ((!\cpu1|u0|Fp\(5))))) # (\cpu1|u0|F[5]~28_combout\ & (!\cpu1|u0|F[5]~30_combout\ $ ((!\cpu1|u0|ACC[5]~DUPLICATE_q\)))) ) ) # ( 
-- !\cpu1|u0|F~35_combout\ & ( (!\cpu1|u0|F[5]~28_combout\ & (\cpu1|u0|F[5]~30_combout\ & ((!\cpu1|u0|Fp\(5))))) # (\cpu1|u0|F[5]~28_combout\ & (!\cpu1|u0|F[5]~30_combout\ $ ((!\cpu1|u0|ACC[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001011011110100110101101111010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~30_combout\,
	datab => \cpu1|u0|ALT_INV_F[5]~28_combout\,
	datac => \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_Fp\(5),
	dataf => \cpu1|u0|ALT_INV_F~35_combout\,
	combout => \cpu1|u0|F~36_combout\);

-- Location: LABCELL_X16_Y31_N36
\cpu1|u0|F~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~37_combout\ = ( \cpu1|u0|F~36_combout\ & ( (!\cpu1|u0|F~0_combout\ & (\cpu1|u0|process_0~8_combout\ & ((!\cpu1|u0|alu|Mux37~2_combout\)))) # (\cpu1|u0|F~0_combout\ & (((!\cpu1|u0|Save_Mux[5]~18_combout\)))) ) ) # ( !\cpu1|u0|F~36_combout\ & ( 
-- (!\cpu1|u0|F~0_combout\ & ((!\cpu1|u0|process_0~8_combout\) # ((!\cpu1|u0|alu|Mux37~2_combout\)))) # (\cpu1|u0|F~0_combout\ & (((!\cpu1|u0|Save_Mux[5]~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111000111111001011100001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~8_combout\,
	datab => \cpu1|u0|ALT_INV_F~0_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux37~2_combout\,
	dataf => \cpu1|u0|ALT_INV_F~36_combout\,
	combout => \cpu1|u0|F~37_combout\);

-- Location: FF_X16_Y31_N37
\cpu1|u0|F[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~37_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|F[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F[5]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y34_N9
\cpu1|u0|Mux86~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux86~1_combout\ = ( !\cpu1|u0|BusB[3]~1_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|SP\(5) ) ) ) # ( \cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|SP\(13) ) ) ) # ( 
-- !\cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|F[5]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[5]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_SP\(13),
	datad => \cpu1|u0|ALT_INV_SP\(5),
	datae => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	combout => \cpu1|u0|Mux86~1_combout\);

-- Location: LABCELL_X6_Y35_N6
\cpu1|u0|Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux86~0_combout\ = ( \cpu1|u0|Regs|Mux26~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|ACC[5]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((\cpu1|DI_Reg\(5)))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux26~2_combout\ & ( \cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|ACC[5]~DUPLICATE_q\)) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((\cpu1|DI_Reg\(5)))) ) ) ) # ( \cpu1|u0|Regs|Mux26~2_combout\ 
-- & ( !\cpu1|u0|BusB[3]~0_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # (\cpu1|u0|Regs|Mux18~2_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux26~2_combout\ & ( !\cpu1|u0|BusB[3]~0_combout\ & ( (\cpu1|u0|Regs|Mux18~2_combout\ & 
-- \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111110101010001100111010101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\,
	datab => \cpu1|ALT_INV_DI_Reg\(5),
	datac => \cpu1|u0|Regs|ALT_INV_Mux18~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux26~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	combout => \cpu1|u0|Mux86~0_combout\);

-- Location: LABCELL_X6_Y33_N54
\cpu1|u0|Mux86~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux86~2_combout\ = ( \cpu1|u0|Mux86~0_combout\ & ( \cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(5))) # (\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(13)))) ) ) ) # ( !\cpu1|u0|Mux86~0_combout\ & ( 
-- \cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(5))) # (\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(13)))) ) ) ) # ( \cpu1|u0|Mux86~0_combout\ & ( !\cpu1|u0|BusB[3]~4_combout\ & ( (!\cpu1|u0|BusB[3]~3_combout\) # 
-- (\cpu1|u0|Mux86~1_combout\) ) ) ) # ( !\cpu1|u0|Mux86~0_combout\ & ( !\cpu1|u0|BusB[3]~4_combout\ & ( (\cpu1|u0|Mux86~1_combout\ & \cpu1|u0|BusB[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Mux86~1_combout\,
	datab => \cpu1|u0|ALT_INV_PC\(5),
	datac => \cpu1|u0|ALT_INV_PC\(13),
	datad => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	datae => \cpu1|u0|ALT_INV_Mux86~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	combout => \cpu1|u0|Mux86~2_combout\);

-- Location: FF_X6_Y33_N55
\cpu1|u0|BusB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux86~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(5));

-- Location: MLABCELL_X4_Y33_N36
\cpu1|u0|Save_Mux[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[5]~16_combout\ = ( \cpu1|u0|alu|Mux7~4_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|alu|Q_t~31_combout\)) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))) # (\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & 
-- ((\cpu1|u0|BusB\(5))))) ) ) # ( !\cpu1|u0|alu|Mux7~4_combout\ & ( (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|alu|Q_t~31_combout\))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\ & (((\cpu1|u0|BusB\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101100101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~31_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(5),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~4_combout\,
	combout => \cpu1|u0|Save_Mux[5]~16_combout\);

-- Location: MLABCELL_X4_Y33_N24
\cpu1|u0|Save_Mux[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[5]~17_combout\ = ( \cpu1|u0|BusA[5]~DUPLICATE_q\ & ( \cpu1|u0|alu|Mux10~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\ & (((!\cpu1|u0|Save_Mux[7]~2_combout\) # (\cpu1|u0|alu|DAA_Q[5]~11_combout\)))) # (\cpu1|u0|Save_Mux[7]~1_combout\ & 
-- (((\cpu1|u0|Save_Mux[7]~2_combout\)) # (\cpu1|u0|Save_Mux[5]~16_combout\))) ) ) ) # ( !\cpu1|u0|BusA[5]~DUPLICATE_q\ & ( \cpu1|u0|alu|Mux10~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\ & (((!\cpu1|u0|Save_Mux[7]~2_combout\) # 
-- (\cpu1|u0|alu|DAA_Q[5]~11_combout\)))) # (\cpu1|u0|Save_Mux[7]~1_combout\ & (\cpu1|u0|Save_Mux[5]~16_combout\ & ((!\cpu1|u0|Save_Mux[7]~2_combout\)))) ) ) ) # ( \cpu1|u0|BusA[5]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Mux10~0_combout\ & ( 
-- (!\cpu1|u0|Save_Mux[7]~1_combout\ & (((\cpu1|u0|alu|DAA_Q[5]~11_combout\ & \cpu1|u0|Save_Mux[7]~2_combout\)))) # (\cpu1|u0|Save_Mux[7]~1_combout\ & (((\cpu1|u0|Save_Mux[7]~2_combout\)) # (\cpu1|u0|Save_Mux[5]~16_combout\))) ) ) ) # ( 
-- !\cpu1|u0|BusA[5]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Mux10~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\ & (((\cpu1|u0|alu|DAA_Q[5]~11_combout\ & \cpu1|u0|Save_Mux[7]~2_combout\)))) # (\cpu1|u0|Save_Mux[7]~1_combout\ & (\cpu1|u0|Save_Mux[5]~16_combout\ & 
-- ((!\cpu1|u0|Save_Mux[7]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_Mux[5]~16_combout\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	datac => \cpu1|u0|alu|ALT_INV_DAA_Q[5]~11_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datae => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux10~0_combout\,
	combout => \cpu1|u0|Save_Mux[5]~17_combout\);

-- Location: MLABCELL_X4_Y33_N45
\cpu1|u0|Save_Mux[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[5]~18_combout\ = ( \cpu1|u0|Save_Mux[5]~17_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|DI_Reg\(5))) # (\cpu1|u0|Save_ALU_r~q\))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(5))))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[5]~17_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (!\cpu1|u0|Save_ALU_r~q\ & ((\cpu1|DI_Reg\(5))))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	datab => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datac => \cpu1|u0|ALT_INV_BusB\(5),
	datad => \cpu1|ALT_INV_DI_Reg\(5),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[5]~17_combout\,
	combout => \cpu1|u0|Save_Mux[5]~18_combout\);

-- Location: LABCELL_X6_Y37_N15
\cpu1|u0|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~21_sumout\ = SUM(( \cpu1|u0|Regs|Mux10~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~18\ ))
-- \cpu1|u0|Add8~22\ = CARRY(( \cpu1|u0|Regs|Mux10~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux10~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~18\,
	sumout => \cpu1|u0|Add8~21_sumout\,
	cout => \cpu1|u0|Add8~22\);

-- Location: LABCELL_X10_Y37_N30
\cpu1|u0|RegDIL[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[5]~7_combout\ = ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( \cpu1|u0|Add8~21_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(5))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux26~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[5]~18_combout\ & ( \cpu1|u0|Add8~21_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (((!\cpu1|u0|RegDIL[7]~1_combout\)))) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(5))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux26~2_combout\))))) ) ) ) # ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( !\cpu1|u0|Add8~21_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (((\cpu1|u0|RegDIL[7]~1_combout\)))) # 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(5))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux26~2_combout\))))) ) ) ) # ( !\cpu1|u0|Save_Mux[5]~18_combout\ & ( !\cpu1|u0|Add8~21_sumout\ & ( 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(5))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux26~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegBusA_r\(5),
	datab => \cpu1|u0|Regs|ALT_INV_Mux26~2_combout\,
	datac => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datad => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~21_sumout\,
	combout => \cpu1|u0|RegDIL[5]~7_combout\);

-- Location: LABCELL_X12_Y37_N18
\cpu1|u0|Regs|RegsL[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL[2][5]~feeder_combout\ = ( \cpu1|u0|RegDIL[5]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[5]~7_combout\,
	combout => \cpu1|u0|Regs|RegsL[2][5]~feeder_combout\);

-- Location: FF_X12_Y37_N20
\cpu1|u0|Regs|RegsL[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL[2][5]~feeder_combout\,
	ena => \cpu1|u0|Regs|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL[2][5]~q\);

-- Location: LABCELL_X10_Y37_N42
\cpu1|u0|Regs|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux10~0_combout\ = ( \cpu1|u0|Regs|RegsL[7][5]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( (\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsL[5][5]~q\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][5]~q\ & ( \cpu1|u0|RegAddrA[0]~10_combout\ & ( 
-- (\cpu1|u0|Regs|RegsL[5][5]~q\ & !\cpu1|u0|RegAddrA[1]~3_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsL[7][5]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsL[4][5]~q\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & 
-- (\cpu1|u0|Regs|RegsL[6][5]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[7][5]~q\ & ( !\cpu1|u0|RegAddrA[0]~10_combout\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsL[4][5]~q\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsL[6][5]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL[6][5]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[5][5]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[4][5]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[7][5]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	combout => \cpu1|u0|Regs|Mux10~0_combout\);

-- Location: MLABCELL_X9_Y37_N36
\cpu1|u0|Regs|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux10~1_combout\ = ( \cpu1|u0|Regs|RegsL[3][5]~q\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][5]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][5]~q\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\) ) ) # ( 
-- !\cpu1|u0|Regs|RegsL[3][5]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[0][5]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsL[1][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][5]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[1][5]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[3][5]~q\,
	combout => \cpu1|u0|Regs|Mux10~1_combout\);

-- Location: LABCELL_X5_Y37_N0
\cpu1|u0|Regs|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux10~2_combout\ = ( \cpu1|u0|Regs|Mux10~0_combout\ & ( \cpu1|u0|Regs|Mux10~1_combout\ & ( (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|RegAddrA[2]~8_combout\)) # (\cpu1|u0|Regs|RegsL[2][5]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) 
-- # ( !\cpu1|u0|Regs|Mux10~0_combout\ & ( \cpu1|u0|Regs|Mux10~1_combout\ & ( (!\cpu1|u0|RegAddrA[2]~8_combout\ & (((!\cpu1|u0|RegAddrA[1]~3_combout\) # (\cpu1|u0|Regs|RegsL[2][5]~q\)) # (\cpu1|u0|RegAddrA[0]~10_combout\))) ) ) ) # ( 
-- \cpu1|u0|Regs|Mux10~0_combout\ & ( !\cpu1|u0|Regs|Mux10~1_combout\ & ( ((!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[2][5]~q\ & \cpu1|u0|RegAddrA[1]~3_combout\))) # (\cpu1|u0|RegAddrA[2]~8_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux10~0_combout\ & 
-- ( !\cpu1|u0|Regs|Mux10~1_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsL[2][5]~q\ & (!\cpu1|u0|RegAddrA[2]~8_combout\ & \cpu1|u0|RegAddrA[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000011110010111111110000011100001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[2][5]~q\,
	datac => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux10~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux10~1_combout\,
	combout => \cpu1|u0|Regs|Mux10~2_combout\);

-- Location: LABCELL_X6_Y37_N18
\cpu1|u0|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~25_sumout\ = SUM(( \cpu1|u0|Regs|Mux9~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~22\ ))
-- \cpu1|u0|Add8~26\ = CARRY(( \cpu1|u0|Regs|Mux9~2_combout\ ) + ( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux9~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add8~22\,
	sumout => \cpu1|u0|Add8~25_sumout\,
	cout => \cpu1|u0|Add8~26\);

-- Location: LABCELL_X10_Y37_N12
\cpu1|u0|RegDIL[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[7]~9_combout\ = ( \cpu1|u0|Add8~29_sumout\ & ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(7))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux24~2_combout\)))) ) ) ) # ( !\cpu1|u0|Add8~29_sumout\ & ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|RegDIL[7]~1_combout\)) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(7))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux24~2_combout\))))) ) ) ) # ( \cpu1|u0|Add8~29_sumout\ & ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (!\cpu1|u0|RegDIL[7]~1_combout\)) # 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(7))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux24~2_combout\))))) ) ) ) # ( !\cpu1|u0|Add8~29_sumout\ & ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(7))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux24~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegBusA_r\(7),
	datad => \cpu1|u0|Regs|ALT_INV_Mux24~2_combout\,
	datae => \cpu1|u0|ALT_INV_Add8~29_sumout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	combout => \cpu1|u0|RegDIL[7]~9_combout\);

-- Location: MLABCELL_X13_Y37_N42
\cpu1|u0|Regs|RegsL_rtl_0_bypass[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL_rtl_0_bypass[7]~feeder_combout\ = ( \cpu1|u0|RegDIL[7]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[7]~9_combout\,
	combout => \cpu1|u0|Regs|RegsL_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X13_Y37_N43
\cpu1|u0|Regs|RegsL_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(7));

-- Location: LABCELL_X16_Y37_N3
\cpu1|u0|Regs|Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~9_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(7) & ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0_bypass\(7) & ( 
-- \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( !\cpu1|u0|Regs|Mux40~1_combout\ ) ) ) # ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(7) & ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- \cpu1|u0|Regs|Mux40~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(7),
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \cpu1|u0|Regs|Mux40~9_combout\);

-- Location: LABCELL_X20_Y30_N15
\cpu1|u0|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~21_sumout\ = SUM(( \cpu1|u0|PC\(6) ) + ( VCC ) + ( \cpu1|u0|Add4~18\ ))
-- \cpu1|u0|Add4~22\ = CARRY(( \cpu1|u0|PC\(6) ) + ( VCC ) + ( \cpu1|u0|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(6),
	cin => \cpu1|u0|Add4~18\,
	sumout => \cpu1|u0|Add4~21_sumout\,
	cout => \cpu1|u0|Add4~22\);

-- Location: LABCELL_X20_Y30_N18
\cpu1|u0|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~25_sumout\ = SUM(( \cpu1|u0|PC\(7) ) + ( VCC ) + ( \cpu1|u0|Add4~22\ ))
-- \cpu1|u0|Add4~26\ = CARRY(( \cpu1|u0|PC\(7) ) + ( VCC ) + ( \cpu1|u0|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_PC\(7),
	cin => \cpu1|u0|Add4~22\,
	sumout => \cpu1|u0|Add4~25_sumout\,
	cout => \cpu1|u0|Add4~26\);

-- Location: LABCELL_X19_Y31_N18
\cpu1|u0|PC~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~27_combout\ = ( !\cpu1|u0|PC[2]~12_combout\ & ( \cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|TmpAddr\(7) ) ) ) # ( \cpu1|u0|PC[2]~12_combout\ & ( !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|Add2~29_sumout\ ) ) ) # ( !\cpu1|u0|PC[2]~12_combout\ & ( 
-- !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|Add4~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add2~29_sumout\,
	datab => \cpu1|u0|ALT_INV_TmpAddr\(7),
	datac => \cpu1|u0|ALT_INV_Add4~25_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC~27_combout\);

-- Location: MLABCELL_X18_Y31_N18
\cpu1|u0|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~25_sumout\ = SUM(( \cpu1|u0|PC\(6) ) + ( GND ) + ( \cpu1|u0|Add3~22\ ))
-- \cpu1|u0|Add3~26\ = CARRY(( \cpu1|u0|PC\(6) ) + ( GND ) + ( \cpu1|u0|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(6),
	cin => \cpu1|u0|Add3~22\,
	sumout => \cpu1|u0|Add3~25_sumout\,
	cout => \cpu1|u0|Add3~26\);

-- Location: MLABCELL_X18_Y31_N21
\cpu1|u0|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~29_sumout\ = SUM(( \cpu1|u0|PC\(7) ) + ( GND ) + ( \cpu1|u0|Add3~26\ ))
-- \cpu1|u0|Add3~30\ = CARRY(( \cpu1|u0|PC\(7) ) + ( GND ) + ( \cpu1|u0|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(7),
	cin => \cpu1|u0|Add3~26\,
	sumout => \cpu1|u0|Add3~29_sumout\,
	cout => \cpu1|u0|Add3~30\);

-- Location: LABCELL_X19_Y31_N42
\cpu1|u0|PC~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~28_combout\ = ( \cpu1|u0|Add3~29_sumout\ & ( \cpu1|u0|PC[2]~13_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\) # ((\cpu1|u0|PC~27_combout\) # (\cpu1|u0|Regs|Mux40~9_combout\)) ) ) ) # ( !\cpu1|u0|Add3~29_sumout\ & ( \cpu1|u0|PC[2]~13_combout\ & ( 
-- (\cpu1|u0|PC[2]~11_combout\ & ((\cpu1|u0|PC~27_combout\) # (\cpu1|u0|Regs|Mux40~9_combout\))) ) ) ) # ( \cpu1|u0|Add3~29_sumout\ & ( !\cpu1|u0|PC[2]~13_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\) # (\cpu1|u0|PC~27_combout\) ) ) ) # ( 
-- !\cpu1|u0|Add3~29_sumout\ & ( !\cpu1|u0|PC[2]~13_combout\ & ( (\cpu1|u0|PC[2]~11_combout\ & \cpu1|u0|PC~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010101000101011011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~9_combout\,
	datac => \cpu1|u0|ALT_INV_PC~27_combout\,
	datae => \cpu1|u0|ALT_INV_Add3~29_sumout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	combout => \cpu1|u0|PC~28_combout\);

-- Location: FF_X19_Y31_N43
\cpu1|u0|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~28_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(7));

-- Location: MLABCELL_X18_Y31_N24
\cpu1|u0|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add3~33_sumout\ = SUM(( \cpu1|u0|PC\(8) ) + ( GND ) + ( \cpu1|u0|Add3~30\ ))
-- \cpu1|u0|Add3~34\ = CARRY(( \cpu1|u0|PC\(8) ) + ( GND ) + ( \cpu1|u0|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(8),
	cin => \cpu1|u0|Add3~30\,
	sumout => \cpu1|u0|Add3~33_sumout\,
	cout => \cpu1|u0|Add3~34\);

-- Location: LABCELL_X20_Y30_N21
\cpu1|u0|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~29_sumout\ = SUM(( \cpu1|u0|PC\(8) ) + ( VCC ) + ( \cpu1|u0|Add4~26\ ))
-- \cpu1|u0|Add4~30\ = CARRY(( \cpu1|u0|PC\(8) ) + ( VCC ) + ( \cpu1|u0|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(8),
	cin => \cpu1|u0|Add4~26\,
	sumout => \cpu1|u0|Add4~29_sumout\,
	cout => \cpu1|u0|Add4~30\);

-- Location: LABCELL_X19_Y32_N30
\cpu1|u0|PC~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~30_combout\ = ( \cpu1|u0|I[0]~DUPLICATE_q\ & ( \cpu1|u0|Regs|Mux32~2_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|u0|PC[8]~29_combout\)) # (\cpu1|DI_Reg\(0)))) # (\cpu1|u0|PC[8]~0_combout\ & (((!\cpu1|u0|PC[8]~29_combout\) # 
-- (\cpu1|u0|TmpAddr\(8))))) ) ) ) # ( !\cpu1|u0|I[0]~DUPLICATE_q\ & ( \cpu1|u0|Regs|Mux32~2_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|u0|PC[8]~29_combout\)) # (\cpu1|DI_Reg\(0)))) # (\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|u0|TmpAddr\(8) & 
-- \cpu1|u0|PC[8]~29_combout\)))) ) ) ) # ( \cpu1|u0|I[0]~DUPLICATE_q\ & ( !\cpu1|u0|Regs|Mux32~2_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (\cpu1|DI_Reg\(0) & ((!\cpu1|u0|PC[8]~29_combout\)))) # (\cpu1|u0|PC[8]~0_combout\ & (((!\cpu1|u0|PC[8]~29_combout\) 
-- # (\cpu1|u0|TmpAddr\(8))))) ) ) ) # ( !\cpu1|u0|I[0]~DUPLICATE_q\ & ( !\cpu1|u0|Regs|Mux32~2_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (\cpu1|DI_Reg\(0) & ((!\cpu1|u0|PC[8]~29_combout\)))) # (\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|u0|TmpAddr\(8) & 
-- \cpu1|u0|PC[8]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(0),
	datab => \cpu1|u0|ALT_INV_TmpAddr\(8),
	datac => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datad => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	datae => \cpu1|u0|ALT_INV_I[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~2_combout\,
	combout => \cpu1|u0|PC~30_combout\);

-- Location: LABCELL_X21_Y31_N18
\cpu1|u0|PC~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~33_combout\ = ( \cpu1|u0|PC[8]~31_combout\ & ( \cpu1|u0|Add2~33_sumout\ & ( (!\cpu1|u0|PC[8]~32_combout\ & ((\cpu1|u0|PC~30_combout\))) # (\cpu1|u0|PC[8]~32_combout\ & (\cpu1|u0|Add4~29_sumout\)) ) ) ) # ( !\cpu1|u0|PC[8]~31_combout\ & ( 
-- \cpu1|u0|Add2~33_sumout\ & ( (\cpu1|u0|PC[8]~32_combout\) # (\cpu1|u0|Add3~33_sumout\) ) ) ) # ( \cpu1|u0|PC[8]~31_combout\ & ( !\cpu1|u0|Add2~33_sumout\ & ( (!\cpu1|u0|PC[8]~32_combout\ & ((\cpu1|u0|PC~30_combout\))) # (\cpu1|u0|PC[8]~32_combout\ & 
-- (\cpu1|u0|Add4~29_sumout\)) ) ) ) # ( !\cpu1|u0|PC[8]~31_combout\ & ( !\cpu1|u0|Add2~33_sumout\ & ( (\cpu1|u0|Add3~33_sumout\ & !\cpu1|u0|PC[8]~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add3~33_sumout\,
	datab => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	datac => \cpu1|u0|ALT_INV_Add4~29_sumout\,
	datad => \cpu1|u0|ALT_INV_PC~30_combout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	dataf => \cpu1|u0|ALT_INV_Add2~33_sumout\,
	combout => \cpu1|u0|PC~33_combout\);

-- Location: FF_X21_Y31_N19
\cpu1|u0|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~33_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(8));

-- Location: LABCELL_X20_Y30_N24
\cpu1|u0|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~33_sumout\ = SUM(( \cpu1|u0|PC[9]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|Add4~30\ ))
-- \cpu1|u0|Add4~34\ = CARRY(( \cpu1|u0|PC[9]~DUPLICATE_q\ ) + ( VCC ) + ( \cpu1|u0|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC[9]~DUPLICATE_q\,
	cin => \cpu1|u0|Add4~30\,
	sumout => \cpu1|u0|Add4~33_sumout\,
	cout => \cpu1|u0|Add4~34\);

-- Location: LABCELL_X19_Y33_N6
\cpu1|u0|PC~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~34_combout\ = ( \cpu1|u0|PC[8]~29_combout\ & ( \cpu1|u0|Regs|Mux32~3_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\) # (\cpu1|u0|TmpAddr\(9)) ) ) ) # ( !\cpu1|u0|PC[8]~29_combout\ & ( \cpu1|u0|Regs|Mux32~3_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & 
-- ((\cpu1|DI_Reg\(1)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(1))) ) ) ) # ( \cpu1|u0|PC[8]~29_combout\ & ( !\cpu1|u0|Regs|Mux32~3_combout\ & ( (\cpu1|u0|TmpAddr\(9) & \cpu1|u0|PC[8]~0_combout\) ) ) ) # ( !\cpu1|u0|PC[8]~29_combout\ & ( 
-- !\cpu1|u0|Regs|Mux32~3_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(1)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(9),
	datab => \cpu1|u0|ALT_INV_I\(1),
	datac => \cpu1|ALT_INV_DI_Reg\(1),
	datad => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~3_combout\,
	combout => \cpu1|u0|PC~34_combout\);

-- Location: LABCELL_X21_Y31_N24
\cpu1|u0|PC~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~35_combout\ = ( \cpu1|u0|PC~34_combout\ & ( \cpu1|u0|PC[8]~31_combout\ & ( (!\cpu1|u0|PC[8]~32_combout\) # (\cpu1|u0|Add4~33_sumout\) ) ) ) # ( !\cpu1|u0|PC~34_combout\ & ( \cpu1|u0|PC[8]~31_combout\ & ( (\cpu1|u0|PC[8]~32_combout\ & 
-- \cpu1|u0|Add4~33_sumout\) ) ) ) # ( \cpu1|u0|PC~34_combout\ & ( !\cpu1|u0|PC[8]~31_combout\ & ( (!\cpu1|u0|PC[8]~32_combout\ & (\cpu1|u0|Add3~37_sumout\)) # (\cpu1|u0|PC[8]~32_combout\ & ((\cpu1|u0|Add2~37_sumout\))) ) ) ) # ( !\cpu1|u0|PC~34_combout\ & ( 
-- !\cpu1|u0|PC[8]~31_combout\ & ( (!\cpu1|u0|PC[8]~32_combout\ & (\cpu1|u0|Add3~37_sumout\)) # (\cpu1|u0|PC[8]~32_combout\ & ((\cpu1|u0|Add2~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add3~37_sumout\,
	datab => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	datac => \cpu1|u0|ALT_INV_Add4~33_sumout\,
	datad => \cpu1|u0|ALT_INV_Add2~37_sumout\,
	datae => \cpu1|u0|ALT_INV_PC~34_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	combout => \cpu1|u0|PC~35_combout\);

-- Location: FF_X21_Y31_N25
\cpu1|u0|PC[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~35_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC[9]~DUPLICATE_q\);

-- Location: LABCELL_X20_Y30_N27
\cpu1|u0|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~37_sumout\ = SUM(( \cpu1|u0|PC\(10) ) + ( VCC ) + ( \cpu1|u0|Add4~34\ ))
-- \cpu1|u0|Add4~38\ = CARRY(( \cpu1|u0|PC\(10) ) + ( VCC ) + ( \cpu1|u0|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(10),
	cin => \cpu1|u0|Add4~34\,
	sumout => \cpu1|u0|Add4~37_sumout\,
	cout => \cpu1|u0|Add4~38\);

-- Location: LABCELL_X19_Y32_N24
\cpu1|u0|PC~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~36_combout\ = ( \cpu1|DI_Reg\(2) & ( \cpu1|u0|Regs|Mux32~4_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\) # ((!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|u0|I\(2)))) # (\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|TmpAddr\(10)))) ) ) ) # ( !\cpu1|DI_Reg\(2) & 
-- ( \cpu1|u0|Regs|Mux32~4_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (((\cpu1|u0|PC[8]~29_combout\)))) # (\cpu1|u0|PC[8]~0_combout\ & ((!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|u0|I\(2)))) # (\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|TmpAddr\(10))))) ) ) ) # ( 
-- \cpu1|DI_Reg\(2) & ( !\cpu1|u0|Regs|Mux32~4_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & (((!\cpu1|u0|PC[8]~29_combout\)))) # (\cpu1|u0|PC[8]~0_combout\ & ((!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|u0|I\(2)))) # (\cpu1|u0|PC[8]~29_combout\ & 
-- (\cpu1|u0|TmpAddr\(10))))) ) ) ) # ( !\cpu1|DI_Reg\(2) & ( !\cpu1|u0|Regs|Mux32~4_combout\ & ( (\cpu1|u0|PC[8]~0_combout\ & ((!\cpu1|u0|PC[8]~29_combout\ & ((\cpu1|u0|I\(2)))) # (\cpu1|u0|PC[8]~29_combout\ & (\cpu1|u0|TmpAddr\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datab => \cpu1|u0|ALT_INV_TmpAddr\(10),
	datac => \cpu1|u0|ALT_INV_I\(2),
	datad => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	datae => \cpu1|ALT_INV_DI_Reg\(2),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~4_combout\,
	combout => \cpu1|u0|PC~36_combout\);

-- Location: LABCELL_X21_Y31_N54
\cpu1|u0|PC~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~37_combout\ = ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add2~41_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\) # (\cpu1|u0|Add4~37_sumout\) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add2~41_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & 
-- (\cpu1|u0|Add3~41_sumout\)) # (\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|PC~36_combout\))) ) ) ) # ( \cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|Add2~41_sumout\ & ( (\cpu1|u0|PC[8]~31_combout\ & \cpu1|u0|Add4~37_sumout\) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & 
-- ( !\cpu1|u0|Add2~41_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & (\cpu1|u0|Add3~41_sumout\)) # (\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|PC~36_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	datab => \cpu1|u0|ALT_INV_Add4~37_sumout\,
	datac => \cpu1|u0|ALT_INV_Add3~41_sumout\,
	datad => \cpu1|u0|ALT_INV_PC~36_combout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	dataf => \cpu1|u0|ALT_INV_Add2~41_sumout\,
	combout => \cpu1|u0|PC~37_combout\);

-- Location: FF_X21_Y31_N55
\cpu1|u0|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~37_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(10));

-- Location: LABCELL_X20_Y30_N30
\cpu1|u0|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~41_sumout\ = SUM(( \cpu1|u0|PC\(11) ) + ( VCC ) + ( \cpu1|u0|Add4~38\ ))
-- \cpu1|u0|Add4~42\ = CARRY(( \cpu1|u0|PC\(11) ) + ( VCC ) + ( \cpu1|u0|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(11),
	cin => \cpu1|u0|Add4~38\,
	sumout => \cpu1|u0|Add4~41_sumout\,
	cout => \cpu1|u0|Add4~42\);

-- Location: LABCELL_X17_Y36_N24
\cpu1|u0|TmpAddr[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[11]~feeder_combout\ = \cpu1|u0|Add5~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Add5~45_sumout\,
	combout => \cpu1|u0|TmpAddr[11]~feeder_combout\);

-- Location: FF_X17_Y36_N25
\cpu1|u0|TmpAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[11]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(3),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(11));

-- Location: LABCELL_X19_Y33_N0
\cpu1|u0|PC~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~38_combout\ = ( \cpu1|u0|TmpAddr\(11) & ( \cpu1|u0|Regs|Mux32~5_combout\ & ( ((!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(3)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(3)))) # (\cpu1|u0|PC[8]~29_combout\) ) ) ) # ( !\cpu1|u0|TmpAddr\(11) 
-- & ( \cpu1|u0|Regs|Mux32~5_combout\ & ( (!\cpu1|u0|PC[8]~29_combout\ & ((!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(3)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(3))))) # (\cpu1|u0|PC[8]~29_combout\ & (((!\cpu1|u0|PC[8]~0_combout\)))) ) ) ) # ( 
-- \cpu1|u0|TmpAddr\(11) & ( !\cpu1|u0|Regs|Mux32~5_combout\ & ( (!\cpu1|u0|PC[8]~29_combout\ & ((!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(3)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(3))))) # (\cpu1|u0|PC[8]~29_combout\ & 
-- (((\cpu1|u0|PC[8]~0_combout\)))) ) ) ) # ( !\cpu1|u0|TmpAddr\(11) & ( !\cpu1|u0|Regs|Mux32~5_combout\ & ( (!\cpu1|u0|PC[8]~29_combout\ & ((!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(3)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_I\(3),
	datab => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	datac => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(3),
	datae => \cpu1|u0|ALT_INV_TmpAddr\(11),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~5_combout\,
	combout => \cpu1|u0|PC~38_combout\);

-- Location: LABCELL_X21_Y31_N51
\cpu1|u0|PC~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~39_combout\ = ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|PC~38_combout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|Add2~45_sumout\))) # (\cpu1|u0|PC[8]~31_combout\ & (\cpu1|u0|Add4~41_sumout\)) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( 
-- \cpu1|u0|PC~38_combout\ & ( (\cpu1|u0|Add3~45_sumout\) # (\cpu1|u0|PC[8]~31_combout\) ) ) ) # ( \cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|PC~38_combout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|Add2~45_sumout\))) # (\cpu1|u0|PC[8]~31_combout\ & 
-- (\cpu1|u0|Add4~41_sumout\)) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|PC~38_combout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & \cpu1|u0|Add3~45_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	datab => \cpu1|u0|ALT_INV_Add4~41_sumout\,
	datac => \cpu1|u0|ALT_INV_Add2~45_sumout\,
	datad => \cpu1|u0|ALT_INV_Add3~45_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	dataf => \cpu1|u0|ALT_INV_PC~38_combout\,
	combout => \cpu1|u0|PC~39_combout\);

-- Location: FF_X21_Y31_N52
\cpu1|u0|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~39_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(11));

-- Location: LABCELL_X17_Y36_N27
\cpu1|u0|TmpAddr[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr[12]~feeder_combout\ = ( \cpu1|u0|Add5~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_Add5~49_sumout\,
	combout => \cpu1|u0|TmpAddr[12]~feeder_combout\);

-- Location: FF_X17_Y36_N28
\cpu1|u0|TmpAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr[12]~feeder_combout\,
	asdata => \cpu1|DI_Reg\(4),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|TmpAddr[14]~11_combout\,
	sload => \cpu1|u0|TmpAddr~12_combout\,
	ena => \cpu1|u0|TmpAddr[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(12));

-- Location: LABCELL_X19_Y33_N30
\cpu1|u0|PC~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~40_combout\ = ( \cpu1|u0|PC[8]~29_combout\ & ( \cpu1|u0|Regs|Mux32~6_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\) # (\cpu1|u0|TmpAddr\(12)) ) ) ) # ( !\cpu1|u0|PC[8]~29_combout\ & ( \cpu1|u0|Regs|Mux32~6_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & 
-- ((\cpu1|DI_Reg\(4)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(4))) ) ) ) # ( \cpu1|u0|PC[8]~29_combout\ & ( !\cpu1|u0|Regs|Mux32~6_combout\ & ( (\cpu1|u0|TmpAddr\(12) & \cpu1|u0|PC[8]~0_combout\) ) ) ) # ( !\cpu1|u0|PC[8]~29_combout\ & ( 
-- !\cpu1|u0|Regs|Mux32~6_combout\ & ( (!\cpu1|u0|PC[8]~0_combout\ & ((\cpu1|DI_Reg\(4)))) # (\cpu1|u0|PC[8]~0_combout\ & (\cpu1|u0|I\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(12),
	datab => \cpu1|u0|ALT_INV_I\(4),
	datac => \cpu1|ALT_INV_DI_Reg\(4),
	datad => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~29_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~6_combout\,
	combout => \cpu1|u0|PC~40_combout\);

-- Location: LABCELL_X21_Y31_N42
\cpu1|u0|PC~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~41_combout\ = ( \cpu1|u0|PC[8]~32_combout\ & ( \cpu1|u0|Add3~49_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|Add2~49_sumout\))) # (\cpu1|u0|PC[8]~31_combout\ & (\cpu1|u0|Add4~45_sumout\)) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( 
-- \cpu1|u0|Add3~49_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\) # (\cpu1|u0|PC~40_combout\) ) ) ) # ( \cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|Add3~49_sumout\ & ( (!\cpu1|u0|PC[8]~31_combout\ & ((\cpu1|u0|Add2~49_sumout\))) # (\cpu1|u0|PC[8]~31_combout\ & 
-- (\cpu1|u0|Add4~45_sumout\)) ) ) ) # ( !\cpu1|u0|PC[8]~32_combout\ & ( !\cpu1|u0|Add3~49_sumout\ & ( (\cpu1|u0|PC[8]~31_combout\ & \cpu1|u0|PC~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[8]~31_combout\,
	datab => \cpu1|u0|ALT_INV_Add4~45_sumout\,
	datac => \cpu1|u0|ALT_INV_Add2~49_sumout\,
	datad => \cpu1|u0|ALT_INV_PC~40_combout\,
	datae => \cpu1|u0|ALT_INV_PC[8]~32_combout\,
	dataf => \cpu1|u0|ALT_INV_Add3~49_sumout\,
	combout => \cpu1|u0|PC~41_combout\);

-- Location: FF_X21_Y31_N43
\cpu1|u0|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~41_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(12));

-- Location: LABCELL_X7_Y33_N9
\cpu1|u0|Mux87~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux87~1_combout\ = ( \cpu1|u0|BusB[3]~1_combout\ & ( \cpu1|u0|SP\(4) & ( (!\cpu1|u0|SP\(12) & !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) ) # ( !\cpu1|u0|BusB[3]~1_combout\ & ( \cpu1|u0|SP\(4) & ( (!\cpu1|u0|F\(4) & 
-- !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) ) # ( \cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|SP\(4) & ( (!\cpu1|u0|SP\(12) & !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) ) # ( !\cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|SP\(4) & ( (!\cpu1|u0|F\(4)) # 
-- (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111110000001100000010100000101000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(4),
	datab => \cpu1|u0|ALT_INV_SP\(12),
	datac => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datae => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_SP\(4),
	combout => \cpu1|u0|Mux87~1_combout\);

-- Location: LABCELL_X5_Y35_N18
\cpu1|u0|Mux87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux87~0_combout\ = ( \cpu1|u0|Regs|Mux27~2_combout\ & ( \cpu1|u0|Regs|Mux19~2_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\) # ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|ACC\(4))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & 
-- ((\cpu1|DI_Reg\(4))))) ) ) ) # ( !\cpu1|u0|Regs|Mux27~2_combout\ & ( \cpu1|u0|Regs|Mux19~2_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (!\cpu1|u0|ACC\(4) & ((\cpu1|u0|BusB[3]~0_combout\)))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & 
-- (((!\cpu1|u0|BusB[3]~0_combout\) # (\cpu1|DI_Reg\(4))))) ) ) ) # ( \cpu1|u0|Regs|Mux27~2_combout\ & ( !\cpu1|u0|Regs|Mux19~2_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|ACC\(4)) # ((!\cpu1|u0|BusB[3]~0_combout\)))) # 
-- (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (((\cpu1|DI_Reg\(4) & \cpu1|u0|BusB[3]~0_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|Mux27~2_combout\ & ( !\cpu1|u0|Regs|Mux19~2_combout\ & ( (\cpu1|u0|BusB[3]~0_combout\ & ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ 
-- & (!\cpu1|u0|ACC\(4))) # (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((\cpu1|DI_Reg\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001101101010101000110101010101100011011111111110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datab => \cpu1|u0|ALT_INV_ACC\(4),
	datac => \cpu1|ALT_INV_DI_Reg\(4),
	datad => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux27~2_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux19~2_combout\,
	combout => \cpu1|u0|Mux87~0_combout\);

-- Location: LABCELL_X6_Y33_N6
\cpu1|u0|Mux87~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux87~2_combout\ = ( \cpu1|u0|Mux87~1_combout\ & ( \cpu1|u0|Mux87~0_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\) # ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(4)))) # (\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(12)))) ) ) ) # ( 
-- !\cpu1|u0|Mux87~1_combout\ & ( \cpu1|u0|Mux87~0_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (((!\cpu1|u0|BusB[3]~3_combout\)))) # (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(4)))) # (\cpu1|u0|BusB[3]~3_combout\ & 
-- (\cpu1|u0|PC\(12))))) ) ) ) # ( \cpu1|u0|Mux87~1_combout\ & ( !\cpu1|u0|Mux87~0_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (((\cpu1|u0|BusB[3]~3_combout\)))) # (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(4)))) # 
-- (\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(12))))) ) ) ) # ( !\cpu1|u0|Mux87~1_combout\ & ( !\cpu1|u0|Mux87~0_combout\ & ( (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(4)))) # (\cpu1|u0|BusB[3]~3_combout\ & 
-- (\cpu1|u0|PC\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(12),
	datab => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(4),
	datad => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	datae => \cpu1|u0|ALT_INV_Mux87~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Mux87~0_combout\,
	combout => \cpu1|u0|Mux87~2_combout\);

-- Location: FF_X6_Y33_N7
\cpu1|u0|BusB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux87~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(4));

-- Location: LABCELL_X20_Y33_N48
\cpu1|u0|DO~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~13_combout\ = ( \cpu1|u0|DO\(4) & ( (!\cpu1|u0|DO[4]~2_combout\ & (((!\cpu1|u0|DO[4]~3_combout\)))) # (\cpu1|u0|DO[4]~2_combout\ & ((!\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA[0]~DUPLICATE_q\)) # (\cpu1|u0|DO[4]~3_combout\ & 
-- ((\cpu1|u0|BusB\(0)))))) ) ) # ( !\cpu1|u0|DO\(4) & ( (\cpu1|u0|DO[4]~2_combout\ & ((!\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA[0]~DUPLICATE_q\)) # (\cpu1|u0|DO[4]~3_combout\ & ((\cpu1|u0|BusB\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100010000010110111011000001011011101100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	datab => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(0),
	datad => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	dataf => \cpu1|u0|ALT_INV_DO\(4),
	combout => \cpu1|u0|DO~13_combout\);

-- Location: MLABCELL_X13_Y36_N27
\cpu1|u0|DO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~0_combout\ = ( \cpu1|u0|SP~0_combout\ & ( (!\cpu1|u0|Read_To_Reg_r\(0) & (!\cpu1|u0|Read_To_Reg_r\(3) & (\cpu1|u0|Read_To_Reg_r\(1) & \cpu1|u0|Read_To_Reg_r\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Read_To_Reg_r\(0),
	datab => \cpu1|u0|ALT_INV_Read_To_Reg_r\(3),
	datac => \cpu1|u0|ALT_INV_Read_To_Reg_r\(1),
	datad => \cpu1|u0|ALT_INV_Read_To_Reg_r\(2),
	dataf => \cpu1|u0|ALT_INV_SP~0_combout\,
	combout => \cpu1|u0|DO~0_combout\);

-- Location: LABCELL_X20_Y33_N12
\cpu1|u0|DO~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~14_combout\ = ( \cpu1|u0|Save_Mux[4]~15_combout\ & ( (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB\(4))) # (\cpu1|u0|DO~0_combout\)) # (\cpu1|u0|DO~13_combout\) ) ) # ( !\cpu1|u0|Save_Mux[4]~15_combout\ & ( (!\cpu1|u0|DO~0_combout\ & 
-- (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB\(4))) # (\cpu1|u0|DO~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000000000111110000000000011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	datab => \cpu1|u0|ALT_INV_BusB\(4),
	datac => \cpu1|u0|ALT_INV_DO~13_combout\,
	datad => \cpu1|u0|ALT_INV_DO~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[4]~15_combout\,
	combout => \cpu1|u0|DO~14_combout\);

-- Location: FF_X20_Y33_N14
\cpu1|u0|DO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~14_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(4));

-- Location: LABCELL_X20_Y33_N45
\cpu1|u0|DO~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~17_combout\ = ( \cpu1|u0|DO\(6) & ( (!\cpu1|u0|DO[4]~3_combout\ & (((!\cpu1|u0|DO[4]~2_combout\)) # (\cpu1|u0|BusA[2]~DUPLICATE_q\))) # (\cpu1|u0|DO[4]~3_combout\ & (((\cpu1|u0|BusB\(2) & \cpu1|u0|DO[4]~2_combout\)))) ) ) # ( !\cpu1|u0|DO\(6) 
-- & ( (\cpu1|u0|DO[4]~2_combout\ & ((!\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA[2]~DUPLICATE_q\)) # (\cpu1|u0|DO[4]~3_combout\ & ((\cpu1|u0|BusB\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011110101010001001111010101000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	datab => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(2),
	datad => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	dataf => \cpu1|u0|ALT_INV_DO\(6),
	combout => \cpu1|u0|DO~17_combout\);

-- Location: LABCELL_X20_Y33_N57
\cpu1|u0|DO~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~18_combout\ = ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB[6]~DUPLICATE_q\)) # (\cpu1|u0|DO~17_combout\)) # (\cpu1|u0|DO~0_combout\) ) ) # ( !\cpu1|u0|Save_Mux[6]~21_combout\ & ( (!\cpu1|u0|DO~0_combout\ 
-- & (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB[6]~DUPLICATE_q\)) # (\cpu1|u0|DO~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	datab => \cpu1|u0|ALT_INV_DO~0_combout\,
	datac => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_DO~17_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	combout => \cpu1|u0|DO~18_combout\);

-- Location: FF_X20_Y33_N58
\cpu1|u0|DO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~18_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(6));

-- Location: LABCELL_X20_Y33_N3
\cpu1|u0|DO~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~15_combout\ = ( \cpu1|u0|BusB\(1) & ( (!\cpu1|u0|DO[4]~3_combout\ & ((!\cpu1|u0|DO[4]~2_combout\ & ((\cpu1|u0|DO[5]~DUPLICATE_q\))) # (\cpu1|u0|DO[4]~2_combout\ & (\cpu1|u0|BusA\(1))))) # (\cpu1|u0|DO[4]~3_combout\ & 
-- (((\cpu1|u0|DO[4]~2_combout\)))) ) ) # ( !\cpu1|u0|BusB\(1) & ( (!\cpu1|u0|DO[4]~3_combout\ & ((!\cpu1|u0|DO[4]~2_combout\ & ((\cpu1|u0|DO[5]~DUPLICATE_q\))) # (\cpu1|u0|DO[4]~2_combout\ & (\cpu1|u0|BusA\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000001100011101110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(1),
	datab => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	datac => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB\(1),
	combout => \cpu1|u0|DO~15_combout\);

-- Location: LABCELL_X20_Y33_N39
\cpu1|u0|DO~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~16_combout\ = ( \cpu1|u0|BusB\(5) & ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( ((\cpu1|u0|DO[4]~4_combout\) # (\cpu1|u0|DO~0_combout\)) # (\cpu1|u0|DO~15_combout\) ) ) ) # ( !\cpu1|u0|BusB\(5) & ( \cpu1|u0|Save_Mux[5]~18_combout\ & ( 
-- (\cpu1|u0|DO~0_combout\) # (\cpu1|u0|DO~15_combout\) ) ) ) # ( \cpu1|u0|BusB\(5) & ( !\cpu1|u0|Save_Mux[5]~18_combout\ & ( (!\cpu1|u0|DO~0_combout\ & ((\cpu1|u0|DO[4]~4_combout\) # (\cpu1|u0|DO~15_combout\))) ) ) ) # ( !\cpu1|u0|BusB\(5) & ( 
-- !\cpu1|u0|Save_Mux[5]~18_combout\ & ( (\cpu1|u0|DO~15_combout\ & !\cpu1|u0|DO~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100001111000001011111010111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO~15_combout\,
	datac => \cpu1|u0|ALT_INV_DO~0_combout\,
	datad => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	datae => \cpu1|u0|ALT_INV_BusB\(5),
	dataf => \cpu1|u0|ALT_INV_Save_Mux[5]~18_combout\,
	combout => \cpu1|u0|DO~16_combout\);

-- Location: FF_X20_Y33_N40
\cpu1|u0|DO[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~16_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO[5]~DUPLICATE_q\);

-- Location: FF_X16_Y33_N59
\cpu1|u0|DO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~12_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(3));

-- Location: LABCELL_X16_Y33_N3
\cpu1|u0|DO~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~11_combout\ = ( \cpu1|u0|DO[4]~3_combout\ & ( (\cpu1|u0|BusA[3]~DUPLICATE_q\ & \cpu1|u0|DO[4]~2_combout\) ) ) # ( !\cpu1|u0|DO[4]~3_combout\ & ( (!\cpu1|u0|DO[4]~2_combout\ & (\cpu1|u0|DO\(3))) # (\cpu1|u0|DO[4]~2_combout\ & 
-- ((\cpu1|u0|BusB\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	datac => \cpu1|u0|ALT_INV_DO\(3),
	datad => \cpu1|u0|ALT_INV_BusB\(7),
	dataf => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	combout => \cpu1|u0|DO~11_combout\);

-- Location: LABCELL_X16_Y33_N57
\cpu1|u0|DO~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~12_combout\ = ( \cpu1|u0|Save_Mux[3]~12_combout\ & ( (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB\(3))) # (\cpu1|u0|DO~11_combout\)) # (\cpu1|u0|DO~0_combout\) ) ) # ( !\cpu1|u0|Save_Mux[3]~12_combout\ & ( (!\cpu1|u0|DO~0_combout\ & 
-- (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB\(3))) # (\cpu1|u0|DO~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	datab => \cpu1|u0|ALT_INV_DO~0_combout\,
	datac => \cpu1|u0|ALT_INV_BusB\(3),
	datad => \cpu1|u0|ALT_INV_DO~11_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[3]~12_combout\,
	combout => \cpu1|u0|DO~12_combout\);

-- Location: FF_X16_Y33_N58
\cpu1|u0|DO[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~12_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO[3]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y33_N0
\cpu1|u0|DO~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~19_combout\ = ( \cpu1|u0|DO[4]~3_combout\ & ( (\cpu1|u0|DO[4]~2_combout\ & \cpu1|u0|BusB\(3)) ) ) # ( !\cpu1|u0|DO[4]~3_combout\ & ( (!\cpu1|u0|DO[4]~2_combout\ & ((\cpu1|u0|DO\(7)))) # (\cpu1|u0|DO[4]~2_combout\ & 
-- (\cpu1|u0|BusA[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	datac => \cpu1|u0|ALT_INV_DO\(7),
	datad => \cpu1|u0|ALT_INV_BusB\(3),
	dataf => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	combout => \cpu1|u0|DO~19_combout\);

-- Location: LABCELL_X16_Y33_N54
\cpu1|u0|DO~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~20_combout\ = ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB\(7))) # (\cpu1|u0|DO~19_combout\)) # (\cpu1|u0|DO~0_combout\) ) ) # ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|DO~0_combout\ & 
-- (((\cpu1|u0|DO[4]~4_combout\ & \cpu1|u0|BusB\(7))) # (\cpu1|u0|DO~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	datab => \cpu1|u0|ALT_INV_DO~0_combout\,
	datac => \cpu1|u0|ALT_INV_BusB\(7),
	datad => \cpu1|u0|ALT_INV_DO~19_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	combout => \cpu1|u0|DO~20_combout\);

-- Location: FF_X16_Y33_N56
\cpu1|u0|DO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~20_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(7));

-- Location: MLABCELL_X28_Y33_N42
\sd1|wr_cmd_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~0_combout\ = ( !\cpu1|u0|DO[3]~DUPLICATE_q\ & ( !\cpu1|u0|DO\(7) & ( (!\cpu1|u0|DO\(4) & (!\cpu1|u0|DO\(6) & !\cpu1|u0|DO[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_DO\(4),
	datac => \cpu1|u0|ALT_INV_DO\(6),
	datad => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_DO\(7),
	combout => \sd1|wr_cmd_reg~0_combout\);

-- Location: MLABCELL_X28_Y33_N12
\sd1|wr_cmd_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~1_combout\ = ( !\cpu1|u0|A\(2) & ( !\cpu1|u0|A\(1) & ( (\cpu1|u0|A\(0) & !\cpu1|u0|DO[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_A\(2),
	dataf => \cpu1|u0|ALT_INV_A\(1),
	combout => \sd1|wr_cmd_reg~1_combout\);

-- Location: MLABCELL_X28_Y33_N9
\sd1|block_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|block_read~0_combout\ = ( \cpu1|u0|DO\(0) & ( \sd1|block_read~q\ ) ) # ( !\cpu1|u0|DO\(0) & ( \sd1|block_read~q\ ) ) # ( !\cpu1|u0|DO\(0) & ( !\sd1|block_read~q\ & ( (\sd1|wr_cmd_reg~0_combout\ & (\sd1|wr_cmd_reg~1_combout\ & !\cpu1|u0|DO\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_wr_cmd_reg~0_combout\,
	datac => \sd1|ALT_INV_wr_cmd_reg~1_combout\,
	datad => \cpu1|u0|ALT_INV_DO\(2),
	datae => \cpu1|u0|ALT_INV_DO\(0),
	dataf => \sd1|ALT_INV_block_read~q\,
	combout => \sd1|block_read~0_combout\);

-- Location: MLABCELL_X28_Y33_N33
\sd1|block_read~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|block_read~feeder_combout\ = ( \sd1|block_read~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_block_read~0_combout\,
	combout => \sd1|block_read~feeder_combout\);

-- Location: MLABCELL_X28_Y33_N48
\sd1|block_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|block_write~0_combout\ = ( \cpu1|u0|DO\(0) & ( \sd1|block_write~q\ ) ) # ( !\cpu1|u0|DO\(0) & ( \sd1|block_write~q\ ) ) # ( \cpu1|u0|DO\(0) & ( !\sd1|block_write~q\ & ( (!\cpu1|u0|DO\(2) & (\sd1|wr_cmd_reg~1_combout\ & \sd1|wr_cmd_reg~0_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO\(2),
	datab => \sd1|ALT_INV_wr_cmd_reg~1_combout\,
	datad => \sd1|ALT_INV_wr_cmd_reg~0_combout\,
	datae => \cpu1|u0|ALT_INV_DO\(0),
	dataf => \sd1|ALT_INV_block_write~q\,
	combout => \sd1|block_write~0_combout\);

-- Location: MLABCELL_X28_Y33_N39
\sd1|block_write~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|block_write~feeder_combout\ = ( \sd1|block_write~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_block_write~0_combout\,
	combout => \sd1|block_write~feeder_combout\);

-- Location: FF_X28_Y33_N41
\sd1|block_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|block_write~feeder_combout\,
	clrn => \sd1|ALT_INV_wr_cmd_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_write~q\);

-- Location: LABCELL_X29_Y36_N6
\sd1|Selector104~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector104~1_combout\ = ( \sd1|block_start_ack~q\ & ( \sd1|block_write~q\ & ( ((\sd1|Selector104~0_combout\ & \sd1|state.rst~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|block_start_ack~q\ & ( \sd1|block_write~q\ & ( \sd1|state.idle~q\ ) ) ) # ( 
-- \sd1|block_start_ack~q\ & ( !\sd1|block_write~q\ & ( ((\sd1|Selector104~0_combout\ & \sd1|state.rst~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|block_start_ack~q\ & ( !\sd1|block_write~q\ & ( (\sd1|state.idle~q\ & \sd1|block_read~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001101110011011100110011001100110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector104~0_combout\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_block_read~q\,
	datae => \sd1|ALT_INV_block_start_ack~q\,
	dataf => \sd1|ALT_INV_block_write~q\,
	combout => \sd1|Selector104~1_combout\);

-- Location: FF_X29_Y36_N8
\sd1|block_start_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector104~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_start_ack~q\);

-- Location: MLABCELL_X28_Y33_N54
\sd1|wr_cmd_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~2_combout\ = ( \sd1|init_busy~q\ & ( \sd1|block_start_ack~q\ ) ) # ( !\sd1|init_busy~q\ & ( \sd1|block_start_ack~q\ ) ) # ( !\sd1|init_busy~q\ & ( !\sd1|block_start_ack~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sd1|ALT_INV_init_busy~q\,
	dataf => \sd1|ALT_INV_block_start_ack~q\,
	combout => \sd1|wr_cmd_reg~2_combout\);

-- Location: FF_X28_Y33_N35
\sd1|block_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|block_read~feeder_combout\,
	clrn => \sd1|ALT_INV_wr_cmd_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_read~q\);

-- Location: LABCELL_X29_Y36_N57
\sd1|Selector90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector90~0_combout\ = ( \sd1|block_read~q\ & ( \sd1|state.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_state.idle~q\,
	dataf => \sd1|ALT_INV_block_read~q\,
	combout => \sd1|Selector90~0_combout\);

-- Location: FF_X29_Y36_N59
\sd1|state.read_block_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector90~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_cmd~q\);

-- Location: LABCELL_X29_Y36_N15
\sd1|Selector98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector98~0_combout\ = ( \sd1|state.idle~q\ & ( \sd1|block_write~q\ & ( !\sd1|block_read~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_block_read~q\,
	datae => \sd1|ALT_INV_state.idle~q\,
	dataf => \sd1|ALT_INV_block_write~q\,
	combout => \sd1|Selector98~0_combout\);

-- Location: FF_X29_Y36_N17
\sd1|state.write_block_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector98~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_cmd~q\);

-- Location: LABCELL_X29_Y36_N27
\sd1|Selector104~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector104~0_combout\ = ( !\sd1|state.write_block_cmd~q\ & ( !\sd1|state.read_block_cmd~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	dataf => \sd1|ALT_INV_state.write_block_cmd~q\,
	combout => \sd1|Selector104~0_combout\);

-- Location: LABCELL_X29_Y36_N36
\sd1|return_state.send_regreq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|return_state.send_regreq~0_combout\ = ( \sd1|WideOr31~0_combout\ & ( \sd1|WideOr61~0_combout\ & ( (!\sd1|state.read_block_wait~q\ & (\sd1|Selector104~0_combout\)) # (\sd1|state.read_block_wait~q\ & (((\sd1|sclk_sig~DUPLICATE_q\) # 
-- (\sdCardMISO~input_o\)))) ) ) ) # ( !\sd1|WideOr31~0_combout\ & ( \sd1|WideOr61~0_combout\ & ( (\sd1|state.read_block_wait~q\ & ((\sd1|sclk_sig~DUPLICATE_q\) # (\sdCardMISO~input_o\))) ) ) ) # ( \sd1|WideOr31~0_combout\ & ( !\sd1|WideOr61~0_combout\ & ( 
-- (\sd1|state.read_block_wait~q\ & ((\sd1|sclk_sig~DUPLICATE_q\) # (\sdCardMISO~input_o\))) ) ) ) # ( !\sd1|WideOr31~0_combout\ & ( !\sd1|WideOr61~0_combout\ & ( (\sd1|state.read_block_wait~q\ & ((\sd1|sclk_sig~DUPLICATE_q\) # (\sdCardMISO~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100000011000011110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector104~0_combout\,
	datab => \ALT_INV_sdCardMISO~input_o\,
	datac => \sd1|ALT_INV_state.read_block_wait~q\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datae => \sd1|ALT_INV_WideOr31~0_combout\,
	dataf => \sd1|ALT_INV_WideOr61~0_combout\,
	combout => \sd1|return_state.send_regreq~0_combout\);

-- Location: LABCELL_X29_Y36_N33
\sd1|Selector124~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector124~0_combout\ = ( \sd1|Selector116~0_combout\ & ( (\sd1|return_state.write_block_init~q\) # (\sd1|state.write_block_cmd~q\) ) ) # ( !\sd1|Selector116~0_combout\ & ( ((\sd1|return_state.send_regreq~0_combout\ & 
-- \sd1|return_state.write_block_init~q\)) # (\sd1|state.write_block_cmd~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datac => \sd1|ALT_INV_state.write_block_cmd~q\,
	datad => \sd1|ALT_INV_return_state.write_block_init~q\,
	dataf => \sd1|ALT_INV_Selector116~0_combout\,
	combout => \sd1|Selector124~0_combout\);

-- Location: FF_X29_Y36_N34
\sd1|return_state.write_block_init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector124~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.write_block_init~q\);

-- Location: LABCELL_X29_Y37_N3
\sd1|Selector99~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~7_combout\ = ( \sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & (!\sd1|Selector99~5_combout\ & \sd1|return_state.write_block_init~q\)) ) ) # ( !\sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & 
-- (!\sd1|Selector99~5_combout\ & \sd1|state.write_block_init~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~6_combout\,
	datab => \sd1|ALT_INV_Selector99~5_combout\,
	datac => \sd1|ALT_INV_return_state.write_block_init~q\,
	datad => \sd1|ALT_INV_state.write_block_init~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|Selector99~7_combout\);

-- Location: FF_X29_Y37_N5
\sd1|state.write_block_init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector99~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_init~q\);

-- Location: LABCELL_X32_Y35_N57
\sd1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add1~9_sumout\ = SUM(( \sd1|fsm:byte_counter[9]~q\ ) + ( VCC ) + ( \sd1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	cin => \sd1|Add1~18\,
	sumout => \sd1|Add1~9_sumout\);

-- Location: MLABCELL_X28_Y36_N21
\sd1|Selector59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector59~0_combout\ = ( \sd1|Selector2~0_combout\ & ( \sd1|Add1~9_sumout\ ) ) # ( !\sd1|Selector2~0_combout\ & ( \sd1|Add1~9_sumout\ & ( (\sd1|state.read_block_wait~q\) # (\sd1|state.write_block_init~q\) ) ) ) # ( \sd1|Selector2~0_combout\ & ( 
-- !\sd1|Add1~9_sumout\ & ( (\sd1|state.read_block_wait~q\) # (\sd1|state.write_block_init~q\) ) ) ) # ( !\sd1|Selector2~0_combout\ & ( !\sd1|Add1~9_sumout\ & ( (\sd1|state.read_block_wait~q\) # (\sd1|state.write_block_init~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_init~q\,
	datac => \sd1|ALT_INV_state.read_block_wait~q\,
	datae => \sd1|ALT_INV_Selector2~0_combout\,
	dataf => \sd1|ALT_INV_Add1~9_sumout\,
	combout => \sd1|Selector59~0_combout\);

-- Location: FF_X28_Y36_N23
\sd1|fsm:byte_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector59~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[9]~q\);

-- Location: MLABCELL_X28_Y36_N24
\sd1|bit_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~1_combout\ = ( \sd1|Equal12~0_combout\ & ( (!\sd1|fsm:byte_counter[9]~q\ & (!\sd1|fsm:byte_counter[8]~q\ & (!\sd1|fsm:byte_counter[1]~q\ & !\sd1|fsm:byte_counter[7]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	datab => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	datad => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	datae => \sd1|ALT_INV_Equal12~0_combout\,
	combout => \sd1|bit_counter~1_combout\);

-- Location: LABCELL_X32_Y37_N36
\sd1|Selector77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector77~1_combout\ = ( \sd1|sclk_sig~DUPLICATE_q\ & ( \sd1|Selector78~3_combout\ & ( (\sd1|fsm:bit_counter[1]~q\ & ((!\sd1|Selector77~0_combout\) # (\sd1|state.read_block_wait~q\))) ) ) ) # ( !\sd1|sclk_sig~DUPLICATE_q\ & ( 
-- \sd1|Selector78~3_combout\ & ( (!\sdCardMISO~input_o\ & (!\sd1|Selector77~0_combout\)) # (\sdCardMISO~input_o\ & (\sd1|fsm:bit_counter[1]~q\ & ((!\sd1|Selector77~0_combout\) # (\sd1|state.read_block_wait~q\)))) ) ) ) # ( \sd1|sclk_sig~DUPLICATE_q\ & ( 
-- !\sd1|Selector78~3_combout\ & ( \sd1|fsm:bit_counter[1]~q\ ) ) ) # ( !\sd1|sclk_sig~DUPLICATE_q\ & ( !\sd1|Selector78~3_combout\ & ( ((!\sd1|Selector77~0_combout\ & !\sdCardMISO~input_o\)) # (\sd1|fsm:bit_counter[1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100110011001100110011001110101010001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector77~0_combout\,
	datab => \sd1|ALT_INV_fsm:bit_counter[1]~q\,
	datac => \sd1|ALT_INV_state.read_block_wait~q\,
	datad => \ALT_INV_sdCardMISO~input_o\,
	datae => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Selector78~3_combout\,
	combout => \sd1|Selector77~1_combout\);

-- Location: LABCELL_X32_Y37_N27
\sd1|bit_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~2_combout\ = ( \sd1|fsm:bit_counter[1]~q\ & ( (!\sd1|sclk_sig~DUPLICATE_q\) # ((\sd1|Add0~5_sumout\ & \sd1|bit_counter~0_combout\)) ) ) # ( !\sd1|fsm:bit_counter[1]~q\ & ( (\sd1|Add0~5_sumout\ & \sd1|bit_counter~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111110000111101011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Add0~5_sumout\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datad => \sd1|ALT_INV_bit_counter~0_combout\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[1]~q\,
	combout => \sd1|bit_counter~2_combout\);

-- Location: LABCELL_X32_Y37_N24
\sd1|Selector77~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector77~2_combout\ = ( \sd1|bit_counter~2_combout\ & ( (!\sd1|Selector77~1_combout\ & (\sd1|Selector99~1_combout\ & ((!\sd1|Add0~5_sumout\) # (!\sd1|Selector75~0_combout\)))) ) ) # ( !\sd1|bit_counter~2_combout\ & ( (!\sd1|Selector77~1_combout\ & 
-- ((!\sd1|Add0~5_sumout\) # (!\sd1|Selector75~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000000000000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Add0~5_sumout\,
	datab => \sd1|ALT_INV_Selector75~0_combout\,
	datac => \sd1|ALT_INV_Selector77~1_combout\,
	datad => \sd1|ALT_INV_Selector99~1_combout\,
	dataf => \sd1|ALT_INV_bit_counter~2_combout\,
	combout => \sd1|Selector77~2_combout\);

-- Location: LABCELL_X31_Y37_N0
\sd1|Selector77~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector77~3_combout\ = ( \sd1|Selector78~0_combout\ & ( \sd1|Selector77~2_combout\ & ( (\sd1|state.read_block_data~q\ & ((!\sd1|sd_read_flag~q\ $ (\sd1|host_read_flag~q\)) # (\sd1|bit_counter~1_combout\))) ) ) ) # ( !\sd1|Selector78~0_combout\ & ( 
-- \sd1|Selector77~2_combout\ ) ) # ( \sd1|Selector78~0_combout\ & ( !\sd1|Selector77~2_combout\ ) ) # ( !\sd1|Selector78~0_combout\ & ( !\sd1|Selector77~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110100010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_data~q\,
	datab => \sd1|ALT_INV_sd_read_flag~q\,
	datac => \sd1|ALT_INV_bit_counter~1_combout\,
	datad => \sd1|ALT_INV_host_read_flag~q\,
	datae => \sd1|ALT_INV_Selector78~0_combout\,
	dataf => \sd1|ALT_INV_Selector77~2_combout\,
	combout => \sd1|Selector77~3_combout\);

-- Location: FF_X31_Y37_N2
\sd1|fsm:bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector77~3_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[1]~q\);

-- Location: LABCELL_X31_Y37_N30
\sd1|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal10~0_combout\ = ( !\sd1|fsm:bit_counter[0]~q\ & ( !\sd1|fsm:bit_counter[4]~q\ & ( (!\sd1|fsm:bit_counter[1]~q\ & (!\sd1|fsm:bit_counter[5]~q\ & (!\sd1|fsm:bit_counter[3]~q\ & !\sd1|fsm:bit_counter[2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:bit_counter[1]~q\,
	datab => \sd1|ALT_INV_fsm:bit_counter[5]~q\,
	datac => \sd1|ALT_INV_fsm:bit_counter[3]~q\,
	datad => \sd1|ALT_INV_fsm:bit_counter[2]~q\,
	datae => \sd1|ALT_INV_fsm:bit_counter[0]~q\,
	dataf => \sd1|ALT_INV_fsm:bit_counter[4]~q\,
	combout => \sd1|Equal10~0_combout\);

-- Location: LABCELL_X31_Y37_N48
\sd1|Equal10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal10~2_combout\ = ( \sd1|Equal10~1_combout\ & ( \sd1|Equal10~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_Equal10~0_combout\,
	dataf => \sd1|ALT_INV_Equal10~1_combout\,
	combout => \sd1|Equal10~2_combout\);

-- Location: LABCELL_X29_Y37_N18
\sd1|Selector99~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~4_combout\ = ( \sd1|Equal10~2_combout\ & ( (\sd1|state.receive_byte~q\ & !\sd1|sclk_sig~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_state.receive_byte~q\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|Selector99~4_combout\);

-- Location: MLABCELL_X28_Y37_N15
\sd1|Selector92~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~6_combout\ = ( !\sd1|Selector92~0_combout\ & ( ((\sd1|state.read_block_data~q\ & !\sd1|bit_counter~1_combout\)) # (\sd1|Selector99~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011011100110111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_data~q\,
	datab => \sd1|ALT_INV_Selector99~4_combout\,
	datac => \sd1|ALT_INV_bit_counter~1_combout\,
	dataf => \sd1|ALT_INV_Selector92~0_combout\,
	combout => \sd1|Selector92~6_combout\);

-- Location: MLABCELL_X28_Y37_N57
\sd1|Selector92~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~4_combout\ = (!\sd1|state.read_block_data~q\ & (((\sd1|sclk_sig~q\) # (\sd1|Selector99~0_combout\)) # (\sdCardMISO~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000000011111110000000001111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sdCardMISO~input_o\,
	datab => \sd1|ALT_INV_Selector99~0_combout\,
	datac => \sd1|ALT_INV_sclk_sig~q\,
	datad => \sd1|ALT_INV_state.read_block_data~q\,
	combout => \sd1|Selector92~4_combout\);

-- Location: MLABCELL_X28_Y37_N36
\sd1|Selector92~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~2_combout\ = ( \sd1|host_write_flag~q\ & ( (!\sd1|sd_write_flag~q\ & \sd1|state.write_block_data~q\) ) ) # ( !\sd1|host_write_flag~q\ & ( (\sd1|sd_write_flag~q\ & \sd1|state.write_block_data~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_sd_write_flag~q\,
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_host_write_flag~q\,
	combout => \sd1|Selector92~2_combout\);

-- Location: LABCELL_X32_Y37_N33
\sd1|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector2~1_combout\ = ( \sd1|Selector99~0_combout\ & ( (\sd1|Selector99~1_combout\ & !\sd1|state.write_block_wait~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~1_combout\,
	datac => \sd1|ALT_INV_state.write_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector99~0_combout\,
	combout => \sd1|Selector2~1_combout\);

-- Location: LABCELL_X32_Y37_N9
\sd1|WideOr49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr49~0_combout\ = ( \sd1|Selector2~1_combout\ & ( (!\sd1|state.init~DUPLICATE_q\ & (!\sd1|state.receive_byte~q\ & !\sd1|state.write_block_data~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	datac => \sd1|ALT_INV_state.receive_byte~q\,
	datad => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_Selector2~1_combout\,
	combout => \sd1|WideOr49~0_combout\);

-- Location: MLABCELL_X28_Y37_N39
\sd1|WideOr46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr46~0_combout\ = ( \sd1|WideOr49~0_combout\ & ( !\sd1|state.read_block_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_data~q\,
	dataf => \sd1|ALT_INV_WideOr49~0_combout\,
	combout => \sd1|WideOr46~0_combout\);

-- Location: LABCELL_X29_Y37_N27
\sd1|Selector92~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~3_combout\ = ( \sd1|Equal10~2_combout\ & ( (!\sd1|state.write_block_data~q\ & ((!\sd1|state.write_block_wait~q\) # ((!\sd1|sclk_sig~DUPLICATE_q\ & \sdCardMISO~input_o\)))) ) ) # ( !\sd1|Equal10~2_combout\ & ( 
-- (!\sd1|state.write_block_data~q\ & (!\sd1|sclk_sig~DUPLICATE_q\ & (\sd1|state.write_block_wait~q\ & \sdCardMISO~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100010100000101010001010000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_data~q\,
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \sd1|ALT_INV_state.write_block_wait~q\,
	datad => \ALT_INV_sdCardMISO~input_o\,
	dataf => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|Selector92~3_combout\);

-- Location: LABCELL_X29_Y37_N54
\sd1|Selector99~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~3_combout\ = ( \sd1|Selector99~1_combout\ & ( (!\sd1|state.write_block_wait~q\ & !\sd1|state.init~DUPLICATE_q\) ) ) # ( !\sd1|Selector99~1_combout\ & ( (!\sd1|state.write_block_wait~q\ & (!\sd1|state.init~DUPLICATE_q\ & 
-- !\sd1|sclk_sig~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.write_block_wait~q\,
	datac => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Selector99~1_combout\,
	combout => \sd1|Selector99~3_combout\);

-- Location: MLABCELL_X28_Y37_N12
\sd1|Selector92~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~1_combout\ = ( \sd1|sd_write_flag~1_combout\ & ( (\sd1|Selector99~3_combout\ & !\sd1|state.write_block_data~q\) ) ) # ( !\sd1|sd_write_flag~1_combout\ & ( \sd1|Selector99~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Selector99~3_combout\,
	datad => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_sd_write_flag~1_combout\,
	combout => \sd1|Selector92~1_combout\);

-- Location: MLABCELL_X28_Y37_N42
\sd1|Selector92~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~5_combout\ = ( \sd1|Selector92~3_combout\ & ( \sd1|Selector92~1_combout\ & ( (!\sd1|Selector99~4_combout\ & ((!\sd1|Selector92~4_combout\) # (\sd1|WideOr46~0_combout\))) ) ) ) # ( !\sd1|Selector92~3_combout\ & ( \sd1|Selector92~1_combout\ 
-- & ( (!\sd1|Selector99~4_combout\ & ((!\sd1|Selector92~4_combout\) # (\sd1|WideOr46~0_combout\))) ) ) ) # ( \sd1|Selector92~3_combout\ & ( !\sd1|Selector92~1_combout\ & ( !\sd1|Selector99~4_combout\ ) ) ) # ( !\sd1|Selector92~3_combout\ & ( 
-- !\sd1|Selector92~1_combout\ & ( (!\sd1|Selector99~4_combout\ & ((!\sd1|Selector92~4_combout\) # ((\sd1|WideOr46~0_combout\) # (\sd1|Selector92~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001100110011001100110010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector92~4_combout\,
	datab => \sd1|ALT_INV_Selector99~4_combout\,
	datac => \sd1|ALT_INV_Selector92~2_combout\,
	datad => \sd1|ALT_INV_WideOr46~0_combout\,
	datae => \sd1|ALT_INV_Selector92~3_combout\,
	dataf => \sd1|ALT_INV_Selector92~1_combout\,
	combout => \sd1|Selector92~5_combout\);

-- Location: MLABCELL_X28_Y37_N0
\sd1|Selector92~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector92~7_combout\ = ( \sd1|sd_read_flag~q\ & ( \sd1|Selector92~5_combout\ & ( (!\sd1|host_read_flag~q\ & \sd1|Selector92~6_combout\) ) ) ) # ( !\sd1|sd_read_flag~q\ & ( \sd1|Selector92~5_combout\ & ( (\sd1|host_read_flag~q\ & 
-- \sd1|Selector92~6_combout\) ) ) ) # ( \sd1|sd_read_flag~q\ & ( !\sd1|Selector92~5_combout\ & ( (\sd1|Selector92~6_combout\ & ((!\sd1|Selector92~0_combout\ & (\sd1|return_state.read_block_data~q\)) # (\sd1|Selector92~0_combout\ & 
-- ((!\sd1|host_read_flag~q\))))) ) ) ) # ( !\sd1|sd_read_flag~q\ & ( !\sd1|Selector92~5_combout\ & ( (\sd1|Selector92~6_combout\ & ((!\sd1|Selector92~0_combout\ & (\sd1|return_state.read_block_data~q\)) # (\sd1|Selector92~0_combout\ & 
-- ((\sd1|host_read_flag~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000111010000000000000011110000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.read_block_data~q\,
	datab => \sd1|ALT_INV_Selector92~0_combout\,
	datac => \sd1|ALT_INV_host_read_flag~q\,
	datad => \sd1|ALT_INV_Selector92~6_combout\,
	datae => \sd1|ALT_INV_sd_read_flag~q\,
	dataf => \sd1|ALT_INV_Selector92~5_combout\,
	combout => \sd1|Selector92~7_combout\);

-- Location: FF_X28_Y37_N2
\sd1|state.read_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector92~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_data~q\);

-- Location: LABCELL_X29_Y38_N51
\sd1|return_state.read_block_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|return_state.read_block_data~0_combout\ = ( \sd1|state.read_block_wait~q\ & ( (!\sd1|state.read_block_data~q\) # (\sd1|Equal11~0_combout\) ) ) # ( !\sd1|state.read_block_wait~q\ & ( (\sd1|state.read_block_data~q\ & \sd1|Equal11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.read_block_data~q\,
	datac => \sd1|ALT_INV_Equal11~0_combout\,
	dataf => \sd1|ALT_INV_state.read_block_wait~q\,
	combout => \sd1|return_state.read_block_data~0_combout\);

-- Location: FF_X29_Y38_N53
\sd1|return_state.read_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|return_state.read_block_data~0_combout\,
	ena => \sd1|return_state.send_regreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.read_block_data~q\);

-- Location: MLABCELL_X28_Y34_N6
\sd1|sd_read_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|sd_read_flag~0_combout\ = ( \sd1|Equal10~2_combout\ & ( (\sd1|Equal11~0_combout\ & (\sd1|return_state.read_block_data~q\ & !\sd1|sclk_sig~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Equal11~0_combout\,
	datab => \sd1|ALT_INV_return_state.read_block_data~q\,
	datac => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|sd_read_flag~0_combout\);

-- Location: MLABCELL_X28_Y35_N45
\sd1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector0~0_combout\ = ( \sd1|sd_read_flag~q\ & ( \sd1|sd_read_flag~0_combout\ & ( (!\sd1|Selector2~0_combout\ & (\sd1|host_read_flag~q\)) # (\sd1|Selector2~0_combout\ & ((!\sd1|state.receive_byte~q\))) ) ) ) # ( !\sd1|sd_read_flag~q\ & ( 
-- \sd1|sd_read_flag~0_combout\ & ( (!\sd1|Selector2~0_combout\ & (\sd1|host_read_flag~q\)) # (\sd1|Selector2~0_combout\ & ((\sd1|state.receive_byte~q\))) ) ) ) # ( \sd1|sd_read_flag~q\ & ( !\sd1|sd_read_flag~0_combout\ & ( (\sd1|Selector2~0_combout\) # 
-- (\sd1|host_read_flag~q\) ) ) ) # ( !\sd1|sd_read_flag~q\ & ( !\sd1|sd_read_flag~0_combout\ & ( (\sd1|host_read_flag~q\ & !\sd1|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100110011000011110011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_host_read_flag~q\,
	datac => \sd1|ALT_INV_state.receive_byte~q\,
	datad => \sd1|ALT_INV_Selector2~0_combout\,
	datae => \sd1|ALT_INV_sd_read_flag~q\,
	dataf => \sd1|ALT_INV_sd_read_flag~0_combout\,
	combout => \sd1|Selector0~0_combout\);

-- Location: FF_X28_Y35_N5
\sd1|sd_read_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|Selector0~0_combout\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sd_read_flag~q\);

-- Location: MLABCELL_X28_Y37_N51
\sd1|rd_dat_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|rd_dat_reg~0_combout\ = ( \sd1|host_read_flag~q\ & ( !\sd1|sd_read_flag~q\ ) ) # ( !\sd1|host_read_flag~q\ & ( \sd1|sd_read_flag~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_sd_read_flag~q\,
	dataf => \sd1|ALT_INV_host_read_flag~q\,
	combout => \sd1|rd_dat_reg~0_combout\);

-- Location: LABCELL_X29_Y37_N45
\sd1|return_state.send_regreq~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|return_state.send_regreq~1_combout\ = ( \sd1|state.write_block_data~q\ & ( !\sd1|return_state.send_regreq~0_combout\ & ( (\n_reset~input_o\ & !\sd1|Equal11~0_combout\) ) ) ) # ( !\sd1|state.write_block_data~q\ & ( 
-- !\sd1|return_state.send_regreq~0_combout\ & ( (\n_reset~input_o\ & ((!\sd1|rd_dat_reg~0_combout\) # ((!\sd1|Equal11~0_combout\) # (!\sd1|fsm:byte_counter[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110010001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_rd_dat_reg~0_combout\,
	datab => \ALT_INV_n_reset~input_o\,
	datac => \sd1|ALT_INV_Equal11~0_combout\,
	datad => \sd1|ALT_INV_fsm:byte_counter[0]~0_combout\,
	datae => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	combout => \sd1|return_state.send_regreq~1_combout\);

-- Location: FF_X29_Y37_N46
\sd1|return_state.write_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \sd1|state.write_block_data~q\,
	sload => VCC,
	ena => \sd1|return_state.send_regreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.write_block_wait~q\);

-- Location: LABCELL_X29_Y37_N9
\sd1|Selector102~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector102~0_combout\ = ( \sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & (!\sd1|Selector99~5_combout\ & \sd1|return_state.write_block_wait~q\)) ) ) # ( !\sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & 
-- (\sd1|state.write_block_wait~q\ & !\sd1|Selector99~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~6_combout\,
	datab => \sd1|ALT_INV_state.write_block_wait~q\,
	datac => \sd1|ALT_INV_Selector99~5_combout\,
	datad => \sd1|ALT_INV_return_state.write_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|Selector102~0_combout\);

-- Location: FF_X29_Y37_N11
\sd1|state.write_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector102~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_wait~q\);

-- Location: LABCELL_X29_Y38_N48
\sd1|return_state.idle~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|return_state.idle~0_combout\ = (\sd1|state.read_block_data~q\ & !\sd1|Equal11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.read_block_data~q\,
	datad => \sd1|ALT_INV_Equal11~0_combout\,
	combout => \sd1|return_state.idle~0_combout\);

-- Location: FF_X29_Y38_N50
\sd1|return_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|return_state.idle~0_combout\,
	ena => \sd1|return_state.send_regreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.idle~q\);

-- Location: LABCELL_X29_Y38_N21
\sd1|Selector89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector89~0_combout\ = ( \sd1|state.receive_byte~q\ & ( (\sd1|return_state.idle~q\ & \sd1|Equal10~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.idle~q\,
	datad => \sd1|ALT_INV_Equal10~2_combout\,
	dataf => \sd1|ALT_INV_state.receive_byte~q\,
	combout => \sd1|Selector89~0_combout\);

-- Location: MLABCELL_X28_Y33_N3
\sd1|Selector89~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector89~1_combout\ = ( \sd1|block_write~q\ & ( (\sd1|recv_data\(31) & \sd1|state.cardsel~q\) ) ) # ( !\sd1|block_write~q\ & ( (!\sd1|state.idle~q\ & (\sd1|recv_data\(31) & (\sd1|state.cardsel~q\))) # (\sd1|state.idle~q\ & ((!\sd1|block_read~q\) # 
-- ((\sd1|recv_data\(31) & \sd1|state.cardsel~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000011010101110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_recv_data\(31),
	datac => \sd1|ALT_INV_state.cardsel~q\,
	datad => \sd1|ALT_INV_block_read~q\,
	dataf => \sd1|ALT_INV_block_write~q\,
	combout => \sd1|Selector89~1_combout\);

-- Location: LABCELL_X29_Y35_N0
\sd1|Selector89~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector89~2_combout\ = ( \sd1|Selector89~1_combout\ ) # ( !\sd1|Selector89~1_combout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & (((\sd1|state.write_block_wait~q\ & \sdCardMISO~input_o\)) # (\sd1|Selector89~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_wait~q\,
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_Selector89~0_combout\,
	dataf => \sd1|ALT_INV_Selector89~1_combout\,
	combout => \sd1|Selector89~2_combout\);

-- Location: FF_X29_Y35_N2
\sd1|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector89~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.idle~q\);

-- Location: LABCELL_X31_Y36_N54
\sd1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector2~0_combout\ = ( \sd1|state.rst~q\ & ( !\sd1|state.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_state.idle~q\,
	dataf => \sd1|ALT_INV_state.rst~q\,
	combout => \sd1|Selector2~0_combout\);

-- Location: LABCELL_X29_Y37_N48
\sd1|Selector2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector2~2_combout\ = ( \sd1|sclk_sig~q\ & ( \sd1|Selector2~1_combout\ & ( (!\sd1|state.init~q\ & (\sd1|Selector2~0_combout\ & (!\sd1|state.receive_byte~q\))) # (\sd1|state.init~q\ & (((\sd1|Equal10~2_combout\)))) ) ) ) # ( !\sd1|sclk_sig~q\ & ( 
-- \sd1|Selector2~1_combout\ & ( ((\sd1|state.init~q\ & !\sd1|Equal10~2_combout\)) # (\sd1|state.receive_byte~q\) ) ) ) # ( \sd1|sclk_sig~q\ & ( !\sd1|Selector2~1_combout\ & ( (\sd1|state.init~q\ & \sd1|Equal10~2_combout\) ) ) ) # ( !\sd1|sclk_sig~q\ & ( 
-- !\sd1|Selector2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000011001100111111000011110100000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector2~0_combout\,
	datab => \sd1|ALT_INV_state.init~q\,
	datac => \sd1|ALT_INV_state.receive_byte~q\,
	datad => \sd1|ALT_INV_Equal10~2_combout\,
	datae => \sd1|ALT_INV_sclk_sig~q\,
	dataf => \sd1|ALT_INV_Selector2~1_combout\,
	combout => \sd1|Selector2~2_combout\);

-- Location: FF_X29_Y37_N49
\sd1|sclk_sig~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector2~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sclk_sig~DUPLICATE_q\);

-- Location: LABCELL_X29_Y37_N6
\sd1|Selector99~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~2_combout\ = ( \sd1|Equal10~2_combout\ & ( (!\sd1|state.write_block_wait~q\) # ((\sdCardMISO~input_o\ & !\sd1|sclk_sig~DUPLICATE_q\)) ) ) # ( !\sd1|Equal10~2_combout\ & ( (\sd1|state.write_block_wait~q\ & (\sdCardMISO~input_o\ & 
-- !\sd1|sclk_sig~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.write_block_wait~q\,
	datac => \ALT_INV_sdCardMISO~input_o\,
	datad => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|Selector99~2_combout\);

-- Location: LABCELL_X29_Y37_N36
\sd1|Selector99~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector99~6_combout\ = ( !\sd1|WideOr49~0_combout\ & ( \sd1|Selector99~2_combout\ & ( (\sd1|Selector99~3_combout\ & (((\sd1|Selector99~0_combout\) # (\sd1|sclk_sig~DUPLICATE_q\)) # (\sdCardMISO~input_o\))) ) ) ) # ( !\sd1|WideOr49~0_combout\ & ( 
-- !\sd1|Selector99~2_combout\ & ( ((\sd1|Selector99~0_combout\) # (\sd1|sclk_sig~DUPLICATE_q\)) # (\sdCardMISO~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111000000000000000000000111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sdCardMISO~input_o\,
	datab => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \sd1|ALT_INV_Selector99~3_combout\,
	datad => \sd1|ALT_INV_Selector99~0_combout\,
	datae => \sd1|ALT_INV_WideOr49~0_combout\,
	dataf => \sd1|ALT_INV_Selector99~2_combout\,
	combout => \sd1|Selector99~6_combout\);

-- Location: LABCELL_X29_Y36_N30
\sd1|Selector116~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector116~1_combout\ = ( \sd1|Selector116~0_combout\ & ( (\sd1|return_state.read_block_wait~q\) # (\sd1|state.read_block_cmd~q\) ) ) # ( !\sd1|Selector116~0_combout\ & ( ((\sd1|return_state.send_regreq~0_combout\ & 
-- \sd1|return_state.read_block_wait~q\)) # (\sd1|state.read_block_cmd~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_return_state.send_regreq~0_combout\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_return_state.read_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector116~0_combout\,
	combout => \sd1|Selector116~1_combout\);

-- Location: FF_X29_Y36_N31
\sd1|return_state.read_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector116~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.read_block_wait~q\);

-- Location: LABCELL_X32_Y37_N48
\sd1|Selector91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector91~0_combout\ = ( \sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & (\sd1|return_state.read_block_wait~q\ & !\sd1|Selector99~5_combout\)) ) ) # ( !\sd1|Selector99~4_combout\ & ( (\sd1|Selector99~6_combout\ & 
-- (!\sd1|Selector99~5_combout\ & \sd1|state.read_block_wait~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector99~6_combout\,
	datab => \sd1|ALT_INV_return_state.read_block_wait~q\,
	datac => \sd1|ALT_INV_Selector99~5_combout\,
	datad => \sd1|ALT_INV_state.read_block_wait~q\,
	dataf => \sd1|ALT_INV_Selector99~4_combout\,
	combout => \sd1|Selector91~0_combout\);

-- Location: FF_X32_Y37_N50
\sd1|state.read_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector91~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_wait~q\);

-- Location: MLABCELL_X28_Y36_N36
\sd1|Selector67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector67~0_combout\ = ( \sd1|Selector2~0_combout\ & ( \sd1|Add1~1_sumout\ & ( (!\sd1|state.read_block_wait~q\) # (\sd1|state.write_block_init~q\) ) ) ) # ( !\sd1|Selector2~0_combout\ & ( \sd1|Add1~1_sumout\ & ( \sd1|state.write_block_init~q\ ) ) ) 
-- # ( \sd1|Selector2~0_combout\ & ( !\sd1|Add1~1_sumout\ & ( \sd1|state.write_block_init~q\ ) ) ) # ( !\sd1|Selector2~0_combout\ & ( !\sd1|Add1~1_sumout\ & ( \sd1|state.write_block_init~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.read_block_wait~q\,
	datac => \sd1|ALT_INV_state.write_block_init~q\,
	datae => \sd1|ALT_INV_Selector2~0_combout\,
	dataf => \sd1|ALT_INV_Add1~1_sumout\,
	combout => \sd1|Selector67~0_combout\);

-- Location: FF_X28_Y36_N38
\sd1|fsm:byte_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector67~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[1]~q\);

-- Location: LABCELL_X29_Y35_N18
\sd1|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal11~0_combout\ = ( \sd1|Equal12~0_combout\ & ( \sd1|fsm:byte_counter[9]~q\ ) ) # ( !\sd1|Equal12~0_combout\ & ( \sd1|fsm:byte_counter[9]~q\ ) ) # ( \sd1|Equal12~0_combout\ & ( !\sd1|fsm:byte_counter[9]~q\ & ( (((\sd1|fsm:byte_counter[7]~q\) # 
-- (\sd1|fsm:byte_counter[8]~q\)) # (\sd1|fsm:byte_counter[0]~q\)) # (\sd1|fsm:byte_counter[1]~q\) ) ) ) # ( !\sd1|Equal12~0_combout\ & ( !\sd1|fsm:byte_counter[9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	datab => \sd1|ALT_INV_fsm:byte_counter[0]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	datad => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	datae => \sd1|ALT_INV_Equal12~0_combout\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	combout => \sd1|Equal11~0_combout\);

-- Location: MLABCELL_X28_Y37_N54
\sd1|sd_write_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|sd_write_flag~1_combout\ = ( !\sd1|sd_write_flag~0_combout\ & ( \sd1|Equal11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Equal11~0_combout\,
	dataf => \sd1|ALT_INV_sd_write_flag~0_combout\,
	combout => \sd1|sd_write_flag~1_combout\);

-- Location: LABCELL_X29_Y35_N3
\sd1|fsm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm~0_combout\ = ( \sd1|host_write_flag~q\ & ( !\sd1|sd_write_flag~q\ ) ) # ( !\sd1|host_write_flag~q\ & ( \sd1|sd_write_flag~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_sd_write_flag~q\,
	dataf => \sd1|ALT_INV_host_write_flag~q\,
	combout => \sd1|fsm~0_combout\);

-- Location: MLABCELL_X28_Y38_N3
\sd1|Selector100~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector100~0_combout\ = ( \sd1|state.write_block_byte~q\ & ( \sd1|Equal10~2_combout\ & ( (!\sd1|sclk_sig~DUPLICATE_q\ & !\sd1|state.write_block_init~q\) ) ) ) # ( !\sd1|state.write_block_byte~q\ & ( \sd1|Equal10~2_combout\ & ( 
-- !\sd1|state.write_block_init~q\ ) ) ) # ( \sd1|state.write_block_byte~q\ & ( !\sd1|Equal10~2_combout\ & ( !\sd1|state.write_block_init~q\ ) ) ) # ( !\sd1|state.write_block_byte~q\ & ( !\sd1|Equal10~2_combout\ & ( !\sd1|state.write_block_init~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datac => \sd1|ALT_INV_state.write_block_init~q\,
	datae => \sd1|ALT_INV_state.write_block_byte~q\,
	dataf => \sd1|ALT_INV_Equal10~2_combout\,
	combout => \sd1|Selector100~0_combout\);

-- Location: LABCELL_X29_Y35_N9
\sd1|Selector100~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector100~1_combout\ = ( \sd1|Selector100~0_combout\ & ( (\sd1|sd_write_flag~1_combout\ & (!\sd1|fsm~0_combout\ & \sd1|state.write_block_data~q\)) ) ) # ( !\sd1|Selector100~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sd_write_flag~1_combout\,
	datac => \sd1|ALT_INV_fsm~0_combout\,
	datad => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_Selector100~0_combout\,
	combout => \sd1|Selector100~1_combout\);

-- Location: FF_X29_Y35_N11
\sd1|state.write_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector100~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_data~q\);

-- Location: MLABCELL_X28_Y35_N6
\sd1|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector1~0_combout\ = ( \sd1|host_write_flag~q\ & ( (!\sd1|Selector2~0_combout\) # (((\sd1|state.write_block_data~q\ & \sd1|sd_write_flag~1_combout\)) # (\sd1|sd_write_flag~q\)) ) ) # ( !\sd1|host_write_flag~q\ & ( (\sd1|Selector2~0_combout\ & 
-- (\sd1|sd_write_flag~q\ & ((!\sd1|state.write_block_data~q\) # (!\sd1|sd_write_flag~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110000000000000111011110001111111111111000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_data~q\,
	datab => \sd1|ALT_INV_sd_write_flag~1_combout\,
	datac => \sd1|ALT_INV_Selector2~0_combout\,
	datad => \sd1|ALT_INV_sd_write_flag~q\,
	dataf => \sd1|ALT_INV_host_write_flag~q\,
	combout => \sd1|Selector1~0_combout\);

-- Location: FF_X28_Y35_N8
\sd1|sd_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector1~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sd_write_flag~q\);

-- Location: LABCELL_X29_Y35_N39
\sd1|host_write_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|host_write_flag~0_combout\ = ( !\sd1|sd_write_flag~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_sd_write_flag~q\,
	combout => \sd1|host_write_flag~0_combout\);

-- Location: FF_X29_Y35_N41
\sd1|host_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|host_write_flag~0_combout\,
	ena => \MemoryManagement|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|host_write_flag~q\);

-- Location: MLABCELL_X28_Y37_N30
\sd1|Selector97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector97~0_combout\ = ( \sd1|state.write_block_data~q\ & ( \sd1|Selector92~1_combout\ & ( !\sd1|WideOr46~0_combout\ ) ) ) # ( !\sd1|state.write_block_data~q\ & ( \sd1|Selector92~1_combout\ & ( !\sd1|WideOr46~0_combout\ ) ) ) # ( 
-- \sd1|state.write_block_data~q\ & ( !\sd1|Selector92~1_combout\ & ( (!\sd1|WideOr46~0_combout\ & (!\sd1|host_write_flag~q\ $ (\sd1|sd_write_flag~q\))) ) ) ) # ( !\sd1|state.write_block_data~q\ & ( !\sd1|Selector92~1_combout\ & ( 
-- (!\sd1|Selector99~2_combout\ & !\sd1|WideOr46~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000100110010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_host_write_flag~q\,
	datab => \sd1|ALT_INV_sd_write_flag~q\,
	datac => \sd1|ALT_INV_Selector99~2_combout\,
	datad => \sd1|ALT_INV_WideOr46~0_combout\,
	datae => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_Selector92~1_combout\,
	combout => \sd1|Selector97~0_combout\);

-- Location: MLABCELL_X28_Y37_N24
\sd1|Selector97~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector97~1_combout\ = ( \sd1|state.receive_byte~q\ & ( \sd1|Selector92~6_combout\ & ( (!\sd1|rd_dat_reg~0_combout\ & ((\sd1|Selector92~5_combout\) # (\sd1|Selector92~0_combout\))) ) ) ) # ( !\sd1|state.receive_byte~q\ & ( \sd1|Selector92~6_combout\ 
-- & ( (!\sd1|rd_dat_reg~0_combout\ & ((\sd1|Selector92~5_combout\) # (\sd1|Selector92~0_combout\))) ) ) ) # ( \sd1|state.receive_byte~q\ & ( !\sd1|Selector92~6_combout\ & ( (!\sd1|Selector92~0_combout\ & ((!\sd1|Selector92~5_combout\) # 
-- (\sd1|Selector97~0_combout\))) ) ) ) # ( !\sd1|state.receive_byte~q\ & ( !\sd1|Selector92~6_combout\ & ( (\sd1|Selector97~0_combout\ & (!\sd1|Selector92~0_combout\ & \sd1|Selector92~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100110011000100010000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector97~0_combout\,
	datab => \sd1|ALT_INV_Selector92~0_combout\,
	datac => \sd1|ALT_INV_rd_dat_reg~0_combout\,
	datad => \sd1|ALT_INV_Selector92~5_combout\,
	datae => \sd1|ALT_INV_state.receive_byte~q\,
	dataf => \sd1|ALT_INV_Selector92~6_combout\,
	combout => \sd1|Selector97~1_combout\);

-- Location: FF_X28_Y37_N26
\sd1|state.receive_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector97~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_byte~q\);

-- Location: MLABCELL_X28_Y34_N15
\sd1|Selector144~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector144~0_combout\ = ( \sd1|state.receive_byte~q\ & ( \sd1|sd_read_flag~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sd1|ALT_INV_state.receive_byte~q\,
	dataf => \sd1|ALT_INV_sd_read_flag~0_combout\,
	combout => \sd1|Selector144~0_combout\);

-- Location: MLABCELL_X28_Y34_N30
\sd1|Selector143~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector143~1_combout\ = ( \sd1|recv_data\(1) & ( ((\sd1|Selector143~0_combout\ & \sd1|dout\(1))) # (\sd1|Selector144~0_combout\) ) ) # ( !\sd1|recv_data\(1) & ( (\sd1|Selector143~0_combout\ & \sd1|dout\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_Selector144~0_combout\,
	datac => \sd1|ALT_INV_Selector143~0_combout\,
	datad => \sd1|ALT_INV_dout\(1),
	dataf => \sd1|ALT_INV_recv_data\(1),
	combout => \sd1|Selector143~1_combout\);

-- Location: FF_X28_Y34_N32
\sd1|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector143~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(1));

-- Location: IOIBUF_X8_Y45_N41
\sramData[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(1),
	o => \sramData[1]~input_o\);

-- Location: MLABCELL_X28_Y34_N24
\cpuDataIn[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[1]~4_combout\ = ( \rom1|altsyncram_component|auto_generated|q_a\(1) & ( \n_monRomCS~0_combout\ & ( (!\n_sdCardCS~0_combout\) # ((\sd1|dout\(1) & \MemoryManagement|Mux6~0_combout\)) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(1) & 
-- ( \n_monRomCS~0_combout\ & ( (\n_sdCardCS~0_combout\ & (\sd1|dout\(1) & \MemoryManagement|Mux6~0_combout\)) ) ) ) # ( \rom1|altsyncram_component|auto_generated|q_a\(1) & ( !\n_monRomCS~0_combout\ & ( (!\n_sdCardCS~0_combout\ & (((\sramData[1]~input_o\)))) 
-- # (\n_sdCardCS~0_combout\ & (\sd1|dout\(1) & ((\MemoryManagement|Mux6~0_combout\)))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(1) & ( !\n_monRomCS~0_combout\ & ( (!\n_sdCardCS~0_combout\ & (((\sramData[1]~input_o\)))) # 
-- (\n_sdCardCS~0_combout\ & (\sd1|dout\(1) & ((\MemoryManagement|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101100000000000100011010101010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_sdCardCS~0_combout\,
	datab => \sd1|ALT_INV_dout\(1),
	datac => \ALT_INV_sramData[1]~input_o\,
	datad => \MemoryManagement|ALT_INV_Mux6~0_combout\,
	datae => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \ALT_INV_n_monRomCS~0_combout\,
	combout => \cpuDataIn[1]~4_combout\);

-- Location: LABCELL_X40_Y34_N36
\io2|dispByteLatch[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispByteLatch[4]~0_combout\ = ( \cpu1|u0|A\(0) & ( \io2|dispByteSent~q\ & ( \io2|dispByteWritten~q\ ) ) ) # ( \cpu1|u0|A\(0) & ( !\io2|dispByteSent~q\ & ( !\io2|dispByteWritten~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteWritten~q\,
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io2|ALT_INV_dispByteSent~q\,
	combout => \io2|dispByteLatch[4]~0_combout\);

-- Location: FF_X42_Y37_N29
\io2|dispByteLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(1));

-- Location: FF_X41_Y37_N29
\io2|dispByteLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO\(0),
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(0));

-- Location: FF_X42_Y37_N23
\io2|dispByteLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO\(2),
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(2));

-- Location: MLABCELL_X42_Y39_N24
\io2|Equal42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal42~0_combout\ = ( !\io2|dispByteLatch\(2) & ( (\io2|dispByteLatch\(1) & !\io2|dispByteLatch\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispByteLatch\(1),
	datad => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_dispByteLatch\(2),
	combout => \io2|Equal42~0_combout\);

-- Location: FF_X41_Y37_N35
\io2|dispByteLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(3));

-- Location: LABCELL_X43_Y39_N12
\io2|Equal30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal30~1_combout\ = ( !\io2|dispByteLatch\(3) & ( (\io2|dispByteLatch\(2) & \io2|dispByteLatch\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(2),
	datad => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_dispByteLatch\(3),
	combout => \io2|Equal30~1_combout\);

-- Location: FF_X20_Y33_N13
\cpu1|u0|DO[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~14_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO[4]~DUPLICATE_q\);

-- Location: FF_X41_Y37_N17
\io2|dispByteLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(4));

-- Location: FF_X41_Y37_N38
\io2|dispByteLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(6));

-- Location: FF_X41_Y37_N59
\io2|dispByteLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(5));

-- Location: FF_X41_Y37_N8
\io2|dispByteLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO\(7),
	sload => VCC,
	ena => \io2|dispByteLatch[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteLatch\(7));

-- Location: LABCELL_X41_Y37_N48
\io2|Equal30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal30~0_combout\ = ( !\io2|dispByteLatch\(7) & ( (\io2|dispByteLatch\(0) & (!\io2|dispByteLatch\(4) & (!\io2|dispByteLatch\(6) & !\io2|dispByteLatch\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(0),
	datab => \io2|ALT_INV_dispByteLatch\(4),
	datac => \io2|ALT_INV_dispByteLatch\(6),
	datad => \io2|ALT_INV_dispByteLatch\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(7),
	combout => \io2|Equal30~0_combout\);

-- Location: MLABCELL_X42_Y37_N39
\io2|Equal31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal31~0_combout\ = ( \io2|dispByteLatch\(3) & ( (!\io2|dispByteLatch\(1) & !\io2|dispByteLatch\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(1),
	datad => \io2|ALT_INV_dispByteLatch\(2),
	dataf => \io2|ALT_INV_dispByteLatch\(3),
	combout => \io2|Equal31~0_combout\);

-- Location: LABCELL_X43_Y37_N39
\io2|display_store~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~21_combout\ = ( !\io2|dispByteLatch\(2) & ( \io2|dispByteLatch\(4) & ( (\io2|dispByteLatch\(1) & (\io2|dispByteLatch\(0) & (!\io2|dispByteLatch\(7) & \io2|dispByteLatch\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(1),
	datab => \io2|ALT_INV_dispByteLatch\(0),
	datac => \io2|ALT_INV_dispByteLatch\(7),
	datad => \io2|ALT_INV_dispByteLatch\(3),
	datae => \io2|ALT_INV_dispByteLatch\(2),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|display_store~21_combout\);

-- Location: MLABCELL_X42_Y36_N36
\io2|display_store~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~36_combout\ = ( \io2|paramCount\(0) & ( \io2|display_store~21_combout\ & ( (!\io2|dispByteLatch\(6) & \io2|dispByteLatch\(5)) ) ) ) # ( !\io2|paramCount\(0) & ( \io2|display_store~21_combout\ & ( (!\io2|dispByteLatch\(6) & 
-- (\io2|dispByteLatch\(5) & ((\io2|paramCount\(2)) # (\io2|paramCount\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_dispByteLatch\(6),
	datad => \io2|ALT_INV_dispByteLatch\(5),
	datae => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_display_store~21_combout\,
	combout => \io2|display_store~36_combout\);

-- Location: LABCELL_X43_Y37_N24
\io2|display_store~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~25_combout\ = ( \io2|dispByteLatch\(4) & ( (!\io2|dispByteLatch\(7) & (\io2|dispByteLatch\(5) & !\io2|dispByteLatch\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispByteLatch\(7),
	datac => \io2|ALT_INV_dispByteLatch\(5),
	datad => \io2|ALT_INV_dispByteLatch\(6),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|display_store~25_combout\);

-- Location: MLABCELL_X42_Y36_N18
\io2|display_store~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~38_combout\ = ( \io2|dispByteLatch\(2) & ( \io2|dispByteLatch\(3) ) ) # ( !\io2|dispByteLatch\(2) & ( (\io2|dispByteLatch\(3) & \io2|dispByteLatch\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_dispByteLatch\(2),
	combout => \io2|display_store~38_combout\);

-- Location: LABCELL_X43_Y37_N57
\io2|display_store~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~39_combout\ = ( !\io2|display_store~38_combout\ & ( (\io2|display_store~25_combout\ & (((\io2|paramCount\(2)) # (\io2|paramCount\(1))) # (\io2|paramCount\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_paramCount\(1),
	datad => \io2|ALT_INV_paramCount\(2),
	dataf => \io2|ALT_INV_display_store~38_combout\,
	combout => \io2|display_store~39_combout\);

-- Location: LABCELL_X43_Y37_N21
\io2|Equal32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal32~0_combout\ = ( !\io2|dispByteLatch\(5) & ( (\io2|display_store~21_combout\ & !\io2|dispByteLatch\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~21_combout\,
	datad => \io2|ALT_INV_dispByteLatch\(6),
	dataf => \io2|ALT_INV_dispByteLatch\(5),
	combout => \io2|Equal32~0_combout\);

-- Location: LABCELL_X43_Y37_N54
\io2|paramCount~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount~7_combout\ = ( !\io2|paramCount\(1) & ( !\io2|paramCount\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_paramCount\(1),
	combout => \io2|paramCount~7_combout\);

-- Location: LABCELL_X43_Y37_N9
\io2|display_store~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~24_combout\ = ( \io2|paramCount\(1) & ( \io2|dispByteLatch\(5) ) ) # ( !\io2|paramCount\(1) & ( (\io2|dispByteLatch\(5) & ((\io2|paramCount\(2)) # (\io2|paramCount\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(5),
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_paramCount\(2),
	dataf => \io2|ALT_INV_paramCount\(1),
	combout => \io2|display_store~24_combout\);

-- Location: LABCELL_X43_Y37_N42
\io2|display_store~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~26_combout\ = ( \io2|dispByteLatch\(1) & ( \io2|dispByteLatch\(3) ) ) # ( !\io2|dispByteLatch\(1) & ( \io2|dispByteLatch\(3) & ( ((!\io2|paramCount\(1) & (!\io2|paramCount\(2) & !\io2|paramCount\(0)))) # (\io2|dispByteLatch\(2)) ) ) ) # 
-- ( \io2|dispByteLatch\(1) & ( !\io2|dispByteLatch\(3) & ( (!\io2|paramCount\(1) & (!\io2|paramCount\(2) & !\io2|paramCount\(0))) ) ) ) # ( !\io2|dispByteLatch\(1) & ( !\io2|dispByteLatch\(3) & ( (!\io2|paramCount\(1) & (!\io2|paramCount\(2) & 
-- !\io2|paramCount\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_dispByteLatch\(2),
	datad => \io2|ALT_INV_paramCount\(0),
	datae => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_dispByteLatch\(3),
	combout => \io2|display_store~26_combout\);

-- Location: LABCELL_X43_Y37_N30
\io2|param4[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param4[6]~0_combout\ = ( \io2|dispByteLatch\(6) & ( !\io2|display_store~26_combout\ & ( (\io2|paramCount~7_combout\ & \io2|display_store~25_combout\) ) ) ) # ( !\io2|dispByteLatch\(6) & ( !\io2|display_store~26_combout\ & ( 
-- (\io2|paramCount~7_combout\ & (\io2|display_store~25_combout\ & ((!\io2|display_store~24_combout\) # (!\io2|display_store~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount~7_combout\,
	datab => \io2|ALT_INV_display_store~24_combout\,
	datac => \io2|ALT_INV_display_store~25_combout\,
	datad => \io2|ALT_INV_display_store~21_combout\,
	datae => \io2|ALT_INV_dispByteLatch\(6),
	dataf => \io2|ALT_INV_display_store~26_combout\,
	combout => \io2|param4[6]~0_combout\);

-- Location: MLABCELL_X42_Y39_N39
\io2|escState.processingAdditionalParams~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.processingAdditionalParams~1_combout\ = ( \io2|Equal30~1_combout\ & ( \io2|Equal30~0_combout\ ) ) # ( !\io2|Equal30~1_combout\ & ( (\io2|Equal30~0_combout\ & \io2|Equal31~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal30~0_combout\,
	datad => \io2|ALT_INV_Equal31~0_combout\,
	dataf => \io2|ALT_INV_Equal30~1_combout\,
	combout => \io2|escState.processingAdditionalParams~1_combout\);

-- Location: LABCELL_X41_Y36_N27
\io2|param4[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param4[6]~1_combout\ = ( \io2|Equal32~0_combout\ & ( !\io2|escState.processingAdditionalParams~1_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & !\io2|display_store~5_combout\)) ) ) ) # ( !\io2|Equal32~0_combout\ & ( 
-- !\io2|escState.processingAdditionalParams~1_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & \io2|param4[6]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_reset~input_o\,
	datab => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_display_store~5_combout\,
	datad => \io2|ALT_INV_param4[6]~0_combout\,
	datae => \io2|ALT_INV_Equal32~0_combout\,
	dataf => \io2|ALT_INV_escState.processingAdditionalParams~1_combout\,
	combout => \io2|param4[6]~1_combout\);

-- Location: FF_X41_Y36_N29
\io2|param4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispByteLatch\(0),
	sclr => \io2|Equal32~0_combout\,
	sload => VCC,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(0));

-- Location: MLABCELL_X42_Y36_N21
\io2|param3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~5_combout\ = ( \io2|display_store~26_combout\ & ( \io2|param4\(0) ) ) # ( !\io2|display_store~26_combout\ & ( (!\io2|display_store~25_combout\ & (\io2|param4\(0))) # (\io2|display_store~25_combout\ & ((\io2|dispByteLatch\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_param4\(0),
	datac => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_display_store~26_combout\,
	combout => \io2|param3~5_combout\);

-- Location: LABCELL_X41_Y36_N0
\io2|Add35~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add35~21_sumout\ = SUM(( !\io2|param4\(0) $ (!\io2|dispByteLatch\(1)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add35~22\ = CARRY(( !\io2|param4\(0) $ (!\io2|dispByteLatch\(1)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add35~23\ = SHARE((\io2|param4\(0) & \io2|dispByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param4\(0),
	datad => \io2|ALT_INV_dispByteLatch\(1),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add35~21_sumout\,
	cout => \io2|Add35~22\,
	shareout => \io2|Add35~23\);

-- Location: FF_X41_Y36_N2
\io2|param4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add35~21_sumout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(1));

-- Location: LABCELL_X41_Y36_N3
\io2|Add35~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add35~17_sumout\ = SUM(( !\io2|param4\(1) $ (!\io2|dispByteLatch\(2)) ) + ( \io2|Add35~23\ ) + ( \io2|Add35~22\ ))
-- \io2|Add35~18\ = CARRY(( !\io2|param4\(1) $ (!\io2|dispByteLatch\(2)) ) + ( \io2|Add35~23\ ) + ( \io2|Add35~22\ ))
-- \io2|Add35~19\ = SHARE((\io2|param4\(1) & \io2|dispByteLatch\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param4\(1),
	datac => \io2|ALT_INV_dispByteLatch\(2),
	cin => \io2|Add35~22\,
	sharein => \io2|Add35~23\,
	sumout => \io2|Add35~17_sumout\,
	cout => \io2|Add35~18\,
	shareout => \io2|Add35~19\);

-- Location: FF_X41_Y36_N5
\io2|param4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add35~17_sumout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(2));

-- Location: LABCELL_X40_Y36_N0
\io2|Add33~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add33~21_sumout\ = SUM(( !\io2|dispByteLatch\(1) $ (!\io2|param3\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add33~22\ = CARRY(( !\io2|dispByteLatch\(1) $ (!\io2|param3\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add33~23\ = SHARE((\io2|dispByteLatch\(1) & \io2|param3\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispByteLatch\(1),
	datac => \io2|ALT_INV_param3\(0),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add33~21_sumout\,
	cout => \io2|Add33~22\,
	shareout => \io2|Add33~23\);

-- Location: LABCELL_X41_Y36_N45
\io2|param3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~9_combout\ = ( \io2|display_store~26_combout\ & ( \io2|Add33~21_sumout\ & ( \io2|param4\(1) ) ) ) # ( !\io2|display_store~26_combout\ & ( \io2|Add33~21_sumout\ & ( (\io2|display_store~25_combout\) # (\io2|param4\(1)) ) ) ) # ( 
-- \io2|display_store~26_combout\ & ( !\io2|Add33~21_sumout\ & ( \io2|param4\(1) ) ) ) # ( !\io2|display_store~26_combout\ & ( !\io2|Add33~21_sumout\ & ( (\io2|param4\(1) & !\io2|display_store~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010101010101010101111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param4\(1),
	datad => \io2|ALT_INV_display_store~25_combout\,
	datae => \io2|ALT_INV_display_store~26_combout\,
	dataf => \io2|ALT_INV_Add33~21_sumout\,
	combout => \io2|param3~9_combout\);

-- Location: FF_X41_Y36_N47
\io2|param3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param3~9_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(1));

-- Location: LABCELL_X40_Y36_N3
\io2|Add33~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add33~17_sumout\ = SUM(( !\io2|param3\(1) $ (!\io2|dispByteLatch\(2)) ) + ( \io2|Add33~23\ ) + ( \io2|Add33~22\ ))
-- \io2|Add33~18\ = CARRY(( !\io2|param3\(1) $ (!\io2|dispByteLatch\(2)) ) + ( \io2|Add33~23\ ) + ( \io2|Add33~22\ ))
-- \io2|Add33~19\ = SHARE((\io2|param3\(1) & \io2|dispByteLatch\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param3\(1),
	datad => \io2|ALT_INV_dispByteLatch\(2),
	cin => \io2|Add33~22\,
	sharein => \io2|Add33~23\,
	sumout => \io2|Add33~17_sumout\,
	cout => \io2|Add33~18\,
	shareout => \io2|Add33~19\);

-- Location: LABCELL_X41_Y36_N57
\io2|param3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~8_combout\ = ( \io2|display_store~26_combout\ & ( \io2|Add33~17_sumout\ & ( \io2|param4\(2) ) ) ) # ( !\io2|display_store~26_combout\ & ( \io2|Add33~17_sumout\ & ( (\io2|display_store~25_combout\) # (\io2|param4\(2)) ) ) ) # ( 
-- \io2|display_store~26_combout\ & ( !\io2|Add33~17_sumout\ & ( \io2|param4\(2) ) ) ) # ( !\io2|display_store~26_combout\ & ( !\io2|Add33~17_sumout\ & ( (\io2|param4\(2) & !\io2|display_store~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010101010101010101111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param4\(2),
	datad => \io2|ALT_INV_display_store~25_combout\,
	datae => \io2|ALT_INV_display_store~26_combout\,
	dataf => \io2|ALT_INV_Add33~17_sumout\,
	combout => \io2|param3~8_combout\);

-- Location: FF_X42_Y36_N26
\io2|param3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|param3~8_combout\,
	sclr => \io2|Equal32~0_combout\,
	sload => VCC,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(2));

-- Location: LABCELL_X40_Y36_N6
\io2|Add33~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add33~13_sumout\ = SUM(( !\io2|param3\(0) $ (!\io2|dispByteLatch\(3) $ (\io2|param3\(2))) ) + ( \io2|Add33~19\ ) + ( \io2|Add33~18\ ))
-- \io2|Add33~14\ = CARRY(( !\io2|param3\(0) $ (!\io2|dispByteLatch\(3) $ (\io2|param3\(2))) ) + ( \io2|Add33~19\ ) + ( \io2|Add33~18\ ))
-- \io2|Add33~15\ = SHARE((!\io2|param3\(0) & (\io2|dispByteLatch\(3) & \io2|param3\(2))) # (\io2|param3\(0) & ((\io2|param3\(2)) # (\io2|dispByteLatch\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param3\(0),
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_param3\(2),
	cin => \io2|Add33~18\,
	sharein => \io2|Add33~19\,
	sumout => \io2|Add33~13_sumout\,
	cout => \io2|Add33~14\,
	shareout => \io2|Add33~15\);

-- Location: LABCELL_X41_Y36_N6
\io2|Add35~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add35~13_sumout\ = SUM(( !\io2|param4\(0) $ (!\io2|dispByteLatch\(3) $ (\io2|param4\(2))) ) + ( \io2|Add35~19\ ) + ( \io2|Add35~18\ ))
-- \io2|Add35~14\ = CARRY(( !\io2|param4\(0) $ (!\io2|dispByteLatch\(3) $ (\io2|param4\(2))) ) + ( \io2|Add35~19\ ) + ( \io2|Add35~18\ ))
-- \io2|Add35~15\ = SHARE((!\io2|param4\(0) & (\io2|dispByteLatch\(3) & \io2|param4\(2))) # (\io2|param4\(0) & ((\io2|param4\(2)) # (\io2|dispByteLatch\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param4\(0),
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_param4\(2),
	cin => \io2|Add35~18\,
	sharein => \io2|Add35~19\,
	sumout => \io2|Add35~13_sumout\,
	cout => \io2|Add35~14\,
	shareout => \io2|Add35~15\);

-- Location: FF_X41_Y36_N8
\io2|param4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add35~13_sumout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(3));

-- Location: LABCELL_X41_Y36_N18
\io2|param3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~7_combout\ = ( \io2|param4\(3) & ( (!\io2|display_store~25_combout\) # ((\io2|display_store~26_combout\) # (\io2|Add33~13_sumout\)) ) ) # ( !\io2|param4\(3) & ( (\io2|display_store~25_combout\ & (\io2|Add33~13_sumout\ & 
-- !\io2|display_store~26_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datac => \io2|ALT_INV_Add33~13_sumout\,
	datad => \io2|ALT_INV_display_store~26_combout\,
	dataf => \io2|ALT_INV_param4\(3),
	combout => \io2|param3~7_combout\);

-- Location: FF_X41_Y36_N20
\io2|param3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param3~7_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(3));

-- Location: LABCELL_X39_Y36_N0
\io2|Add31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add31~21_sumout\ = SUM(( !\io2|param2\(0) $ (!\io2|dispByteLatch\(1)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add31~22\ = CARRY(( !\io2|param2\(0) $ (!\io2|dispByteLatch\(1)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add31~23\ = SHARE((\io2|param2\(0) & \io2|dispByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param2\(0),
	datac => \io2|ALT_INV_dispByteLatch\(1),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add31~21_sumout\,
	cout => \io2|Add31~22\,
	shareout => \io2|Add31~23\);

-- Location: LABCELL_X40_Y36_N24
\io2|param2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~9_combout\ = ( \io2|Add31~21_sumout\ & ( ((\io2|display_store~25_combout\ & !\io2|display_store~26_combout\)) # (\io2|param3\(1)) ) ) # ( !\io2|Add31~21_sumout\ & ( (\io2|param3\(1) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_display_store~26_combout\,
	datac => \io2|ALT_INV_param3\(1),
	dataf => \io2|ALT_INV_Add31~21_sumout\,
	combout => \io2|param2~9_combout\);

-- Location: LABCELL_X41_Y37_N3
\io2|Equal36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal36~0_combout\ = ( !\io2|dispByteLatch\(3) & ( (\io2|dispByteLatch\(6) & \io2|dispByteLatch\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(6),
	datad => \io2|ALT_INV_dispByteLatch\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(3),
	combout => \io2|Equal36~0_combout\);

-- Location: LABCELL_X41_Y37_N42
\io2|Equal35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal35~1_combout\ = ( \io2|dispByteLatch\(3) & ( (\io2|dispByteLatch\(6) & (!\io2|dispByteLatch\(4) & (!\io2|dispByteLatch\(7) & !\io2|dispByteLatch\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(6),
	datab => \io2|ALT_INV_dispByteLatch\(4),
	datac => \io2|ALT_INV_dispByteLatch\(7),
	datad => \io2|ALT_INV_dispByteLatch\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(3),
	combout => \io2|Equal35~1_combout\);

-- Location: MLABCELL_X42_Y37_N3
\io2|Equal35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal35~0_combout\ = ( \io2|dispByteLatch\(0) & ( (!\io2|dispByteLatch\(2) & \io2|dispByteLatch\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(2),
	datad => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_dispByteLatch\(0),
	combout => \io2|Equal35~0_combout\);

-- Location: MLABCELL_X42_Y37_N30
\io2|display_store~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~23_combout\ = ( \io2|dispByteLatch\(4) & ( (!\io2|dispByteLatch\(2) & (\io2|dispByteLatch\(0) & (\io2|dispByteLatch\(1) & !\io2|dispByteLatch\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(2),
	datab => \io2|ALT_INV_dispByteLatch\(0),
	datac => \io2|ALT_INV_dispByteLatch\(1),
	datad => \io2|ALT_INV_dispByteLatch\(7),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|display_store~23_combout\);

-- Location: MLABCELL_X42_Y37_N24
\io2|param1[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1[6]~2_combout\ = ( \io2|Equal35~0_combout\ & ( \io2|display_store~23_combout\ & ( (\io2|display_store~11_combout\ & ((\io2|Equal35~1_combout\) # (\io2|Equal36~0_combout\))) ) ) ) # ( !\io2|Equal35~0_combout\ & ( \io2|display_store~23_combout\ & 
-- ( (\io2|display_store~11_combout\ & \io2|Equal36~0_combout\) ) ) ) # ( \io2|Equal35~0_combout\ & ( !\io2|display_store~23_combout\ & ( (\io2|display_store~11_combout\ & \io2|Equal35~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100010001000100010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~11_combout\,
	datab => \io2|ALT_INV_Equal36~0_combout\,
	datad => \io2|ALT_INV_Equal35~1_combout\,
	datae => \io2|ALT_INV_Equal35~0_combout\,
	dataf => \io2|ALT_INV_display_store~23_combout\,
	combout => \io2|param1[6]~2_combout\);

-- Location: LABCELL_X41_Y37_N39
\io2|Equal34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal34~0_combout\ = ( !\io2|dispByteLatch\(1) & ( !\io2|dispByteLatch\(7) & ( (\io2|dispByteLatch\(3) & (!\io2|dispByteLatch\(5) & (!\io2|dispByteLatch\(4) & \io2|dispByteLatch\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(3),
	datab => \io2|ALT_INV_dispByteLatch\(5),
	datac => \io2|ALT_INV_dispByteLatch\(4),
	datad => \io2|ALT_INV_dispByteLatch\(6),
	datae => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_dispByteLatch\(7),
	combout => \io2|Equal34~0_combout\);

-- Location: LABCELL_X41_Y37_N15
\io2|escState~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState~8_combout\ = ( !\io2|paramCount\(1) & ( (!\io2|paramCount\(2) & (\io2|paramCount\(0) & (\io2|Equal34~0_combout\ & \io2|dispByteLatch\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(2),
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_Equal34~0_combout\,
	datad => \io2|ALT_INV_dispByteLatch\(2),
	dataf => \io2|ALT_INV_paramCount\(1),
	combout => \io2|escState~8_combout\);

-- Location: LABCELL_X41_Y40_N30
\io2|display_store~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~22_combout\ = ( !\io2|dispByteLatch\(2) & ( \io2|Equal34~0_combout\ & ( (\io2|paramCount\(1) & (!\io2|paramCount\(0) & (!\io2|dispByteLatch\(0) & !\io2|paramCount\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_dispByteLatch\(0),
	datad => \io2|ALT_INV_paramCount\(2),
	datae => \io2|ALT_INV_dispByteLatch\(2),
	dataf => \io2|ALT_INV_Equal34~0_combout\,
	combout => \io2|display_store~22_combout\);

-- Location: LABCELL_X41_Y37_N0
\io2|display_store~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~8_combout\ = ( !\io2|dispByteLatch\(7) & ( (!\io2|dispByteLatch\(3) & (!\io2|dispByteLatch\(4) & (\io2|dispByteLatch\(6) & !\io2|dispByteLatch\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(3),
	datab => \io2|ALT_INV_dispByteLatch\(4),
	datac => \io2|ALT_INV_dispByteLatch\(6),
	datad => \io2|ALT_INV_dispByteLatch\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(7),
	combout => \io2|display_store~8_combout\);

-- Location: MLABCELL_X42_Y37_N15
\io2|display_store~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~31_combout\ = ( !\io2|dispByteLatch\(0) & ( (\io2|dispByteLatch\(2) & !\io2|dispByteLatch\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(2),
	datad => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_dispByteLatch\(0),
	combout => \io2|display_store~31_combout\);

-- Location: LABCELL_X41_Y40_N36
\io2|cursorHoriz[5]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~27_combout\ = ( \io2|display_store~31_combout\ & ( \io2|Equal35~0_combout\ & ( (!\io2|paramCount\(2) & (\io2|paramCount\(0) & (!\io2|paramCount\(1) & \io2|display_store~8_combout\))) ) ) ) # ( !\io2|display_store~31_combout\ & ( 
-- \io2|Equal35~0_combout\ & ( (!\io2|paramCount\(2) & (\io2|paramCount\(0) & (!\io2|paramCount\(1) & \io2|display_store~8_combout\))) ) ) ) # ( \io2|display_store~31_combout\ & ( !\io2|Equal35~0_combout\ & ( (!\io2|paramCount\(2) & (\io2|paramCount\(0) & 
-- (!\io2|paramCount\(1) & \io2|display_store~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(2),
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_paramCount\(1),
	datad => \io2|ALT_INV_display_store~8_combout\,
	datae => \io2|ALT_INV_display_store~31_combout\,
	dataf => \io2|ALT_INV_Equal35~0_combout\,
	combout => \io2|cursorHoriz[5]~27_combout\);

-- Location: MLABCELL_X42_Y39_N3
\io2|display_store~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~9_combout\ = ( !\io2|dispByteLatch\(1) & ( \io2|display_store~8_combout\ & ( (\io2|Equal44~0_combout\ & (\io2|dispByteLatch\(0) & !\io2|dispByteLatch\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal44~0_combout\,
	datab => \io2|ALT_INV_dispByteLatch\(0),
	datac => \io2|ALT_INV_dispByteLatch\(2),
	datae => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|ALT_INV_display_store~8_combout\,
	combout => \io2|display_store~9_combout\);

-- Location: LABCELL_X41_Y40_N6
\io2|escState~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState~9_combout\ = ( !\io2|display_store~9_combout\ & ( (!\io2|display_store~22_combout\ & (!\io2|display_store~16_combout\ & !\io2|cursorHoriz[5]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_display_store~22_combout\,
	datac => \io2|ALT_INV_display_store~16_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~27_combout\,
	dataf => \io2|ALT_INV_display_store~9_combout\,
	combout => \io2|escState~9_combout\);

-- Location: LABCELL_X39_Y36_N30
\io2|Add28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add28~21_sumout\ = SUM(( !\io2|dispByteLatch\(1) $ (!\io2|param1\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add28~22\ = CARRY(( !\io2|dispByteLatch\(1) $ (!\io2|param1\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add28~23\ = SHARE((\io2|dispByteLatch\(1) & \io2|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(1),
	datad => \io2|ALT_INV_param1\(0),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add28~21_sumout\,
	cout => \io2|Add28~22\,
	shareout => \io2|Add28~23\);

-- Location: LABCELL_X39_Y36_N48
\io2|param1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~10_combout\ = ( \io2|Add28~21_sumout\ & ( ((\io2|display_store~25_combout\ & !\io2|display_store~26_combout\)) # (\io2|param2\(1)) ) ) # ( !\io2|Add28~21_sumout\ & ( (\io2|param2\(1) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_display_store~26_combout\,
	datac => \io2|ALT_INV_param2\(1),
	dataf => \io2|ALT_INV_Add28~21_sumout\,
	combout => \io2|param1~10_combout\);

-- Location: LABCELL_X41_Y37_N12
\io2|display_store~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~34_combout\ = (\io2|dispByteLatch\(3) & !\io2|dispByteLatch\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|display_store~34_combout\);

-- Location: MLABCELL_X42_Y37_N57
\io2|display_store~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~6_combout\ = ( !\io2|dispByteLatch\(7) & ( \io2|dispByteLatch\(0) & ( (!\io2|dispByteLatch\(1) & (\io2|dispByteLatch\(6) & (\io2|dispByteLatch\(5) & \io2|dispByteLatch\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(1),
	datab => \io2|ALT_INV_dispByteLatch\(6),
	datac => \io2|ALT_INV_dispByteLatch\(5),
	datad => \io2|ALT_INV_dispByteLatch\(2),
	datae => \io2|ALT_INV_dispByteLatch\(7),
	dataf => \io2|ALT_INV_dispByteLatch\(0),
	combout => \io2|display_store~6_combout\);

-- Location: MLABCELL_X42_Y36_N27
\io2|param1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~1_combout\ = ( \io2|display_store~6_combout\ & ( \io2|display_store~25_combout\ & ( (!\io2|Equal44~1_combout\ & (((\io2|display_store~34_combout\ & \io2|display_store~38_combout\)))) # (\io2|Equal44~1_combout\ & (\io2|paramCount\(0) & 
-- ((!\io2|display_store~38_combout\)))) ) ) ) # ( !\io2|display_store~6_combout\ & ( \io2|display_store~25_combout\ & ( (\io2|paramCount\(0) & (\io2|Equal44~1_combout\ & !\io2|display_store~38_combout\)) ) ) ) # ( \io2|display_store~6_combout\ & ( 
-- !\io2|display_store~25_combout\ & ( (!\io2|Equal44~1_combout\ & \io2|display_store~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000010001000000000001000100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(0),
	datab => \io2|ALT_INV_Equal44~1_combout\,
	datac => \io2|ALT_INV_display_store~34_combout\,
	datad => \io2|ALT_INV_display_store~38_combout\,
	datae => \io2|ALT_INV_display_store~6_combout\,
	dataf => \io2|ALT_INV_display_store~25_combout\,
	combout => \io2|param1~1_combout\);

-- Location: MLABCELL_X42_Y36_N9
\io2|param1[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1[6]~3_combout\ = ( !\io2|param1[6]~2_combout\ & ( \io2|param1~1_combout\ & ( (!\io2|display_store~37_combout\ & (!\io2|cursorVert[3]~1_combout\ & !\io2|display_store~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~37_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~1_combout\,
	datad => \io2|ALT_INV_display_store~36_combout\,
	datae => \io2|ALT_INV_param1[6]~2_combout\,
	dataf => \io2|ALT_INV_param1~1_combout\,
	combout => \io2|param1[6]~3_combout\);

-- Location: MLABCELL_X42_Y36_N0
\io2|param1[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1[6]~4_combout\ = ( \io2|Equal32~0_combout\ & ( \io2|param1[6]~3_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & (\n_reset~input_o\ & !\io2|escState.processingAdditionalParams~1_combout\))) ) ) ) # ( 
-- !\io2|Equal32~0_combout\ & ( \io2|param1[6]~3_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & (\n_reset~input_o\ & !\io2|escState.processingAdditionalParams~1_combout\))) ) ) ) # ( \io2|Equal32~0_combout\ & ( 
-- !\io2|param1[6]~3_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & (\n_reset~input_o\ & !\io2|escState.processingAdditionalParams~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_display_store~5_combout\,
	datac => \ALT_INV_n_reset~input_o\,
	datad => \io2|ALT_INV_escState.processingAdditionalParams~1_combout\,
	datae => \io2|ALT_INV_Equal32~0_combout\,
	dataf => \io2|ALT_INV_param1[6]~3_combout\,
	combout => \io2|param1[6]~4_combout\);

-- Location: FF_X39_Y36_N50
\io2|param1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param1~10_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(1));

-- Location: LABCELL_X44_Y37_N21
\io2|display_store~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~13_combout\ = ( !\io2|paramCount\(2) & ( \io2|param1\(1) & ( (!\io2|param1\(0) & (\io2|paramCount\(0) & !\io2|paramCount\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_paramCount\(1),
	datae => \io2|ALT_INV_paramCount\(2),
	dataf => \io2|ALT_INV_param1\(1),
	combout => \io2|display_store~13_combout\);

-- Location: LABCELL_X41_Y37_N45
\io2|Equal34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal34~1_combout\ = ( !\io2|dispByteLatch\(4) & ( (\io2|dispByteLatch\(6) & (!\io2|dispByteLatch\(7) & !\io2|dispByteLatch\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(6),
	datac => \io2|ALT_INV_dispByteLatch\(7),
	datad => \io2|ALT_INV_dispByteLatch\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|Equal34~1_combout\);

-- Location: MLABCELL_X42_Y39_N42
\io2|dispState~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispState~32_combout\ = ( \io2|Equal34~1_combout\ & ( \io2|Equal42~0_combout\ & ( (\io2|dispByteLatch\(3) & (((\io2|Equal47~0_combout\ & \io2|display_store~13_combout\)) # (\io2|display_store~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal47~0_combout\,
	datab => \io2|ALT_INV_display_store~11_combout\,
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_display_store~13_combout\,
	datae => \io2|ALT_INV_Equal34~1_combout\,
	dataf => \io2|ALT_INV_Equal42~0_combout\,
	combout => \io2|dispState~32_combout\);

-- Location: LABCELL_X41_Y40_N9
\io2|escState.processingAdditionalParams~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.processingAdditionalParams~3_combout\ = ( !\io2|display_store~39_combout\ & ( (!\io2|escState~8_combout\ & (\io2|escState~9_combout\ & !\io2|dispState~32_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_escState~8_combout\,
	datac => \io2|ALT_INV_escState~9_combout\,
	datad => \io2|ALT_INV_dispState~32_combout\,
	dataf => \io2|ALT_INV_display_store~39_combout\,
	combout => \io2|escState.processingAdditionalParams~3_combout\);

-- Location: LABCELL_X41_Y40_N42
\io2|escState.processingAdditionalParams~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.processingAdditionalParams~4_combout\ = ( \io2|escState.processingAdditionalParams~3_combout\ & ( (!\io2|param1[6]~2_combout\ & (!\io2|cursorVert[3]~1_combout\ & !\io2|display_store~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1[6]~2_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~1_combout\,
	datad => \io2|ALT_INV_display_store~36_combout\,
	dataf => \io2|ALT_INV_escState.processingAdditionalParams~3_combout\,
	combout => \io2|escState.processingAdditionalParams~4_combout\);

-- Location: LABCELL_X41_Y36_N30
\io2|escState.waitForLeftBracket~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.waitForLeftBracket~0_combout\ = ( \io2|escState.waitForLeftBracket~q\ & ( \io2|escState.processingAdditionalParams~4_combout\ & ( (!\io2|escState.processingAdditionalParams~2_combout\) # (\io2|Equal32~0_combout\) ) ) ) # ( 
-- !\io2|escState.waitForLeftBracket~q\ & ( \io2|escState.processingAdditionalParams~4_combout\ & ( (\io2|Equal32~0_combout\ & \io2|escState.processingAdditionalParams~2_combout\) ) ) ) # ( \io2|escState.waitForLeftBracket~q\ & ( 
-- !\io2|escState.processingAdditionalParams~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal32~0_combout\,
	datac => \io2|ALT_INV_escState.processingAdditionalParams~2_combout\,
	datae => \io2|ALT_INV_escState.waitForLeftBracket~q\,
	dataf => \io2|ALT_INV_escState.processingAdditionalParams~4_combout\,
	combout => \io2|escState.waitForLeftBracket~0_combout\);

-- Location: FF_X41_Y36_N32
\io2|escState.waitForLeftBracket\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|escState.waitForLeftBracket~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|escState.waitForLeftBracket~q\);

-- Location: LABCELL_X43_Y37_N6
\io2|display_store~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~37_combout\ = ( \io2|display_store~21_combout\ & ( (!\io2|dispByteLatch\(5) & (\io2|escState.waitForLeftBracket~q\ & \io2|dispByteLatch\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(5),
	datac => \io2|ALT_INV_escState.waitForLeftBracket~q\,
	datad => \io2|ALT_INV_dispByteLatch\(6),
	dataf => \io2|ALT_INV_display_store~21_combout\,
	combout => \io2|display_store~37_combout\);

-- Location: MLABCELL_X42_Y36_N57
\io2|param1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~12_combout\ = ( \io2|display_store~25_combout\ & ( (\io2|display_store~38_combout\ & (\io2|display_store~34_combout\ & (!\io2|Equal44~1_combout\ & \io2|display_store~6_combout\))) ) ) # ( !\io2|display_store~25_combout\ & ( 
-- (\io2|display_store~34_combout\ & (!\io2|Equal44~1_combout\ & \io2|display_store~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~38_combout\,
	datab => \io2|ALT_INV_display_store~34_combout\,
	datac => \io2|ALT_INV_Equal44~1_combout\,
	datad => \io2|ALT_INV_display_store~6_combout\,
	dataf => \io2|ALT_INV_display_store~25_combout\,
	combout => \io2|param1~12_combout\);

-- Location: MLABCELL_X42_Y36_N12
\io2|param2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~1_combout\ = ( \io2|display_store~25_combout\ & ( (!\io2|display_store~38_combout\ & (!\io2|paramCount\(2) & (\io2|paramCount\(1) & !\io2|paramCount\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~38_combout\,
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_paramCount\(1),
	datad => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_display_store~25_combout\,
	combout => \io2|param2~1_combout\);

-- Location: MLABCELL_X42_Y36_N30
\io2|param2[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2[6]~2_combout\ = ( \io2|param1~12_combout\ & ( \io2|param2~1_combout\ & ( (!\io2|display_store~36_combout\ & (!\io2|cursorVert[3]~1_combout\ & (!\io2|display_store~37_combout\ & !\io2|param1[6]~2_combout\))) ) ) ) # ( !\io2|param1~12_combout\ & 
-- ( \io2|param2~1_combout\ & ( (!\io2|display_store~36_combout\ & (!\io2|cursorVert[3]~1_combout\ & (!\io2|display_store~37_combout\ & !\io2|param1[6]~2_combout\))) ) ) ) # ( \io2|param1~12_combout\ & ( !\io2|param2~1_combout\ & ( 
-- (!\io2|display_store~36_combout\ & (!\io2|cursorVert[3]~1_combout\ & (!\io2|display_store~37_combout\ & !\io2|param1[6]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~36_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~1_combout\,
	datac => \io2|ALT_INV_display_store~37_combout\,
	datad => \io2|ALT_INV_param1[6]~2_combout\,
	datae => \io2|ALT_INV_param1~12_combout\,
	dataf => \io2|ALT_INV_param2~1_combout\,
	combout => \io2|param2[6]~2_combout\);

-- Location: LABCELL_X41_Y36_N36
\io2|param2[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2[6]~3_combout\ = ( \io2|Equal32~0_combout\ & ( \io2|param2[6]~2_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & (!\io2|escState.processingAdditionalParams~1_combout\ & !\io2|display_store~5_combout\))) ) ) ) # ( 
-- !\io2|Equal32~0_combout\ & ( \io2|param2[6]~2_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & (!\io2|escState.processingAdditionalParams~1_combout\ & !\io2|display_store~5_combout\))) ) ) ) # ( \io2|Equal32~0_combout\ & ( 
-- !\io2|param2[6]~2_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & (!\io2|escState.processingAdditionalParams~1_combout\ & !\io2|display_store~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_reset~input_o\,
	datab => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_escState.processingAdditionalParams~1_combout\,
	datad => \io2|ALT_INV_display_store~5_combout\,
	datae => \io2|ALT_INV_Equal32~0_combout\,
	dataf => \io2|ALT_INV_param2[6]~2_combout\,
	combout => \io2|param2[6]~3_combout\);

-- Location: FF_X40_Y36_N26
\io2|param2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param2~9_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(1));

-- Location: LABCELL_X39_Y36_N3
\io2|Add31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add31~17_sumout\ = SUM(( !\io2|dispByteLatch\(2) $ (!\io2|param2\(1)) ) + ( \io2|Add31~23\ ) + ( \io2|Add31~22\ ))
-- \io2|Add31~18\ = CARRY(( !\io2|dispByteLatch\(2) $ (!\io2|param2\(1)) ) + ( \io2|Add31~23\ ) + ( \io2|Add31~22\ ))
-- \io2|Add31~19\ = SHARE((\io2|dispByteLatch\(2) & \io2|param2\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(2),
	datad => \io2|ALT_INV_param2\(1),
	cin => \io2|Add31~22\,
	sharein => \io2|Add31~23\,
	sumout => \io2|Add31~17_sumout\,
	cout => \io2|Add31~18\,
	shareout => \io2|Add31~19\);

-- Location: LABCELL_X40_Y36_N21
\io2|param2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~8_combout\ = ( \io2|Add31~17_sumout\ & ( ((!\io2|display_store~26_combout\ & \io2|display_store~25_combout\)) # (\io2|param3\(2)) ) ) # ( !\io2|Add31~17_sumout\ & ( (\io2|param3\(2) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101010000010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param3\(2),
	datac => \io2|ALT_INV_display_store~26_combout\,
	datad => \io2|ALT_INV_display_store~25_combout\,
	dataf => \io2|ALT_INV_Add31~17_sumout\,
	combout => \io2|param2~8_combout\);

-- Location: FF_X40_Y36_N23
\io2|param2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param2~8_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(2));

-- Location: LABCELL_X39_Y36_N6
\io2|Add31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add31~13_sumout\ = SUM(( !\io2|param2\(0) $ (!\io2|param2\(2) $ (\io2|dispByteLatch\(3))) ) + ( \io2|Add31~19\ ) + ( \io2|Add31~18\ ))
-- \io2|Add31~14\ = CARRY(( !\io2|param2\(0) $ (!\io2|param2\(2) $ (\io2|dispByteLatch\(3))) ) + ( \io2|Add31~19\ ) + ( \io2|Add31~18\ ))
-- \io2|Add31~15\ = SHARE((!\io2|param2\(0) & (\io2|param2\(2) & \io2|dispByteLatch\(3))) # (\io2|param2\(0) & ((\io2|dispByteLatch\(3)) # (\io2|param2\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param2\(0),
	datac => \io2|ALT_INV_param2\(2),
	datad => \io2|ALT_INV_dispByteLatch\(3),
	cin => \io2|Add31~18\,
	sharein => \io2|Add31~19\,
	sumout => \io2|Add31~13_sumout\,
	cout => \io2|Add31~14\,
	shareout => \io2|Add31~15\);

-- Location: LABCELL_X40_Y36_N48
\io2|param2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~7_combout\ = ( \io2|Add31~13_sumout\ & ( ((!\io2|display_store~26_combout\ & \io2|display_store~25_combout\)) # (\io2|param3\(3)) ) ) # ( !\io2|Add31~13_sumout\ & ( (\io2|param3\(3) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_display_store~26_combout\,
	datac => \io2|ALT_INV_display_store~25_combout\,
	datad => \io2|ALT_INV_param3\(3),
	dataf => \io2|ALT_INV_Add31~13_sumout\,
	combout => \io2|param2~7_combout\);

-- Location: FF_X40_Y36_N50
\io2|param2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param2~7_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(3));

-- Location: LABCELL_X39_Y36_N33
\io2|Add28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add28~17_sumout\ = SUM(( !\io2|param1\(1) $ (!\io2|dispByteLatch\(2)) ) + ( \io2|Add28~23\ ) + ( \io2|Add28~22\ ))
-- \io2|Add28~18\ = CARRY(( !\io2|param1\(1) $ (!\io2|dispByteLatch\(2)) ) + ( \io2|Add28~23\ ) + ( \io2|Add28~22\ ))
-- \io2|Add28~19\ = SHARE((\io2|param1\(1) & \io2|dispByteLatch\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(1),
	datad => \io2|ALT_INV_dispByteLatch\(2),
	cin => \io2|Add28~22\,
	sharein => \io2|Add28~23\,
	sumout => \io2|Add28~17_sumout\,
	cout => \io2|Add28~18\,
	shareout => \io2|Add28~19\);

-- Location: LABCELL_X39_Y36_N54
\io2|param1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~9_combout\ = ( \io2|Add28~17_sumout\ & ( ((\io2|display_store~25_combout\ & !\io2|display_store~26_combout\)) # (\io2|param2\(2)) ) ) # ( !\io2|Add28~17_sumout\ & ( (\io2|param2\(2) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_display_store~26_combout\,
	datac => \io2|ALT_INV_param2\(2),
	dataf => \io2|ALT_INV_Add28~17_sumout\,
	combout => \io2|param1~9_combout\);

-- Location: FF_X39_Y36_N56
\io2|param1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param1~9_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(2));

-- Location: LABCELL_X39_Y36_N36
\io2|Add28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add28~13_sumout\ = SUM(( !\io2|dispByteLatch\(3) $ (!\io2|param1\(0) $ (\io2|param1\(2))) ) + ( \io2|Add28~19\ ) + ( \io2|Add28~18\ ))
-- \io2|Add28~14\ = CARRY(( !\io2|dispByteLatch\(3) $ (!\io2|param1\(0) $ (\io2|param1\(2))) ) + ( \io2|Add28~19\ ) + ( \io2|Add28~18\ ))
-- \io2|Add28~15\ = SHARE((!\io2|dispByteLatch\(3) & (\io2|param1\(0) & \io2|param1\(2))) # (\io2|dispByteLatch\(3) & ((\io2|param1\(2)) # (\io2|param1\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispByteLatch\(3),
	datac => \io2|ALT_INV_param1\(0),
	datad => \io2|ALT_INV_param1\(2),
	cin => \io2|Add28~18\,
	sharein => \io2|Add28~19\,
	sumout => \io2|Add28~13_sumout\,
	cout => \io2|Add28~14\,
	shareout => \io2|Add28~15\);

-- Location: LABCELL_X39_Y36_N51
\io2|param1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~8_combout\ = ( \io2|display_store~26_combout\ & ( \io2|param2\(3) ) ) # ( !\io2|display_store~26_combout\ & ( (!\io2|display_store~25_combout\ & (\io2|param2\(3))) # (\io2|display_store~25_combout\ & ((\io2|Add28~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datac => \io2|ALT_INV_param2\(3),
	datad => \io2|ALT_INV_Add28~13_sumout\,
	dataf => \io2|ALT_INV_display_store~26_combout\,
	combout => \io2|param1~8_combout\);

-- Location: FF_X39_Y36_N53
\io2|param1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param1~8_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(3));

-- Location: LABCELL_X41_Y36_N9
\io2|Add35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add35~9_sumout\ = SUM(( !\io2|param4\(1) $ (!\io2|param4\(3) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add35~15\ ) + ( \io2|Add35~14\ ))
-- \io2|Add35~10\ = CARRY(( !\io2|param4\(1) $ (!\io2|param4\(3) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add35~15\ ) + ( \io2|Add35~14\ ))
-- \io2|Add35~11\ = SHARE((!\io2|param4\(1) & (\io2|param4\(3) & !\io2|dispByteLatch\(4))) # (\io2|param4\(1) & ((!\io2|dispByteLatch\(4)) # (\io2|param4\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param4\(1),
	datac => \io2|ALT_INV_param4\(3),
	datad => \io2|ALT_INV_dispByteLatch\(4),
	cin => \io2|Add35~14\,
	sharein => \io2|Add35~15\,
	sumout => \io2|Add35~9_sumout\,
	cout => \io2|Add35~10\,
	shareout => \io2|Add35~11\);

-- Location: FF_X41_Y36_N11
\io2|param4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add35~9_sumout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(4));

-- Location: LABCELL_X40_Y36_N27
\io2|Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add29~1_combout\ = ( \io2|dispByteLatch\(4) & ( !\io2|dispByteLatch\(5) ) ) # ( !\io2|dispByteLatch\(4) & ( \io2|dispByteLatch\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|Add29~1_combout\);

-- Location: LABCELL_X41_Y36_N12
\io2|Add35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add35~5_sumout\ = SUM(( !\io2|param4\(4) $ (!\io2|Add29~1_combout\ $ (\io2|param4\(2))) ) + ( \io2|Add35~11\ ) + ( \io2|Add35~10\ ))
-- \io2|Add35~6\ = CARRY(( !\io2|param4\(4) $ (!\io2|Add29~1_combout\ $ (\io2|param4\(2))) ) + ( \io2|Add35~11\ ) + ( \io2|Add35~10\ ))
-- \io2|Add35~7\ = SHARE((!\io2|param4\(4) & (\io2|Add29~1_combout\ & \io2|param4\(2))) # (\io2|param4\(4) & ((\io2|param4\(2)) # (\io2|Add29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param4\(4),
	datac => \io2|ALT_INV_Add29~1_combout\,
	datad => \io2|ALT_INV_param4\(2),
	cin => \io2|Add35~10\,
	sharein => \io2|Add35~11\,
	sumout => \io2|Add35~5_sumout\,
	cout => \io2|Add35~6\,
	shareout => \io2|Add35~7\);

-- Location: FF_X41_Y36_N14
\io2|param4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add35~5_sumout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(5));

-- Location: LABCELL_X40_Y36_N57
\io2|Add29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add29~0_combout\ = ( \io2|dispByteLatch\(6) & ( \io2|dispByteLatch\(4) & ( !\io2|dispByteLatch\(5) ) ) ) # ( !\io2|dispByteLatch\(6) & ( \io2|dispByteLatch\(4) & ( \io2|dispByteLatch\(5) ) ) ) # ( \io2|dispByteLatch\(6) & ( !\io2|dispByteLatch\(4) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(5),
	datae => \io2|ALT_INV_dispByteLatch\(6),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|Add29~0_combout\);

-- Location: LABCELL_X41_Y36_N15
\io2|Add35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add35~1_sumout\ = SUM(( !\io2|param4\(5) $ (!\io2|param4\(3) $ (!\io2|Add29~0_combout\)) ) + ( \io2|Add35~7\ ) + ( \io2|Add35~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param4\(5),
	datac => \io2|ALT_INV_param4\(3),
	datad => \io2|ALT_INV_Add29~0_combout\,
	cin => \io2|Add35~6\,
	sharein => \io2|Add35~7\,
	sumout => \io2|Add35~1_sumout\);

-- Location: FF_X41_Y36_N17
\io2|param4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add35~1_sumout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param4[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param4\(6));

-- Location: LABCELL_X40_Y36_N9
\io2|Add33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add33~9_sumout\ = SUM(( !\io2|param3\(1) $ (!\io2|param3\(3) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add33~15\ ) + ( \io2|Add33~14\ ))
-- \io2|Add33~10\ = CARRY(( !\io2|param3\(1) $ (!\io2|param3\(3) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add33~15\ ) + ( \io2|Add33~14\ ))
-- \io2|Add33~11\ = SHARE((!\io2|param3\(1) & (\io2|param3\(3) & !\io2|dispByteLatch\(4))) # (\io2|param3\(1) & ((!\io2|dispByteLatch\(4)) # (\io2|param3\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param3\(1),
	datac => \io2|ALT_INV_param3\(3),
	datad => \io2|ALT_INV_dispByteLatch\(4),
	cin => \io2|Add33~14\,
	sharein => \io2|Add33~15\,
	sumout => \io2|Add33~9_sumout\,
	cout => \io2|Add33~10\,
	shareout => \io2|Add33~11\);

-- Location: LABCELL_X41_Y36_N48
\io2|param3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~6_combout\ = ( \io2|display_store~26_combout\ & ( \io2|Add33~9_sumout\ & ( \io2|param4\(4) ) ) ) # ( !\io2|display_store~26_combout\ & ( \io2|Add33~9_sumout\ & ( (\io2|display_store~25_combout\) # (\io2|param4\(4)) ) ) ) # ( 
-- \io2|display_store~26_combout\ & ( !\io2|Add33~9_sumout\ & ( \io2|param4\(4) ) ) ) # ( !\io2|display_store~26_combout\ & ( !\io2|Add33~9_sumout\ & ( (\io2|param4\(4) & !\io2|display_store~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100110011001100111111001111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param4\(4),
	datac => \io2|ALT_INV_display_store~25_combout\,
	datae => \io2|ALT_INV_display_store~26_combout\,
	dataf => \io2|ALT_INV_Add33~9_sumout\,
	combout => \io2|param3~6_combout\);

-- Location: FF_X41_Y36_N50
\io2|param3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param3~6_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(4));

-- Location: LABCELL_X40_Y36_N12
\io2|Add33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add33~5_sumout\ = SUM(( !\io2|param3\(2) $ (!\io2|Add29~1_combout\ $ (\io2|param3\(4))) ) + ( \io2|Add33~11\ ) + ( \io2|Add33~10\ ))
-- \io2|Add33~6\ = CARRY(( !\io2|param3\(2) $ (!\io2|Add29~1_combout\ $ (\io2|param3\(4))) ) + ( \io2|Add33~11\ ) + ( \io2|Add33~10\ ))
-- \io2|Add33~7\ = SHARE((!\io2|param3\(2) & (\io2|Add29~1_combout\ & \io2|param3\(4))) # (\io2|param3\(2) & ((\io2|param3\(4)) # (\io2|Add29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param3\(2),
	datac => \io2|ALT_INV_Add29~1_combout\,
	datad => \io2|ALT_INV_param3\(4),
	cin => \io2|Add33~10\,
	sharein => \io2|Add33~11\,
	sumout => \io2|Add33~5_sumout\,
	cout => \io2|Add33~6\,
	shareout => \io2|Add33~7\);

-- Location: MLABCELL_X42_Y36_N51
\io2|param3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~4_combout\ = ( \io2|Add33~5_sumout\ & ( (\io2|param4\(5)) # (\io2|display_store~39_combout\) ) ) # ( !\io2|Add33~5_sumout\ & ( (!\io2|display_store~39_combout\ & \io2|param4\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~39_combout\,
	datad => \io2|ALT_INV_param4\(5),
	dataf => \io2|ALT_INV_Add33~5_sumout\,
	combout => \io2|param3~4_combout\);

-- Location: FF_X42_Y36_N53
\io2|param3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param3~4_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(5));

-- Location: LABCELL_X40_Y36_N15
\io2|Add33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add33~1_sumout\ = SUM(( !\io2|param3\(5) $ (!\io2|param3\(3) $ (!\io2|Add29~0_combout\)) ) + ( \io2|Add33~7\ ) + ( \io2|Add33~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param3\(5),
	datac => \io2|ALT_INV_param3\(3),
	datad => \io2|ALT_INV_Add29~0_combout\,
	cin => \io2|Add33~6\,
	sharein => \io2|Add33~7\,
	sumout => \io2|Add33~1_sumout\);

-- Location: LABCELL_X41_Y36_N21
\io2|param3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~0_combout\ = ( \io2|Add33~1_sumout\ & ( (\io2|display_store~39_combout\) # (\io2|param4\(6)) ) ) # ( !\io2|Add33~1_sumout\ & ( (\io2|param4\(6) & !\io2|display_store~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param4\(6),
	datac => \io2|ALT_INV_display_store~39_combout\,
	dataf => \io2|ALT_INV_Add33~1_sumout\,
	combout => \io2|param3~0_combout\);

-- Location: FF_X41_Y36_N22
\io2|param3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param3~0_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(6));

-- Location: LABCELL_X39_Y36_N9
\io2|Add31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add31~9_sumout\ = SUM(( !\io2|param2\(3) $ (!\io2|param2\(1) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add31~15\ ) + ( \io2|Add31~14\ ))
-- \io2|Add31~10\ = CARRY(( !\io2|param2\(3) $ (!\io2|param2\(1) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add31~15\ ) + ( \io2|Add31~14\ ))
-- \io2|Add31~11\ = SHARE((!\io2|param2\(3) & (\io2|param2\(1) & !\io2|dispByteLatch\(4))) # (\io2|param2\(3) & ((!\io2|dispByteLatch\(4)) # (\io2|param2\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110000001100000000000000001100001100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param2\(3),
	datac => \io2|ALT_INV_param2\(1),
	datad => \io2|ALT_INV_dispByteLatch\(4),
	cin => \io2|Add31~14\,
	sharein => \io2|Add31~15\,
	sumout => \io2|Add31~9_sumout\,
	cout => \io2|Add31~10\,
	shareout => \io2|Add31~11\);

-- Location: LABCELL_X39_Y36_N24
\io2|param2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~6_combout\ = ( \io2|Add31~9_sumout\ & ( ((\io2|display_store~25_combout\ & !\io2|display_store~26_combout\)) # (\io2|param3\(4)) ) ) # ( !\io2|Add31~9_sumout\ & ( (\io2|param3\(4) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000010100000111101011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datac => \io2|ALT_INV_param3\(4),
	datad => \io2|ALT_INV_display_store~26_combout\,
	dataf => \io2|ALT_INV_Add31~9_sumout\,
	combout => \io2|param2~6_combout\);

-- Location: FF_X40_Y36_N38
\io2|param2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|param2~6_combout\,
	sclr => \io2|Equal32~0_combout\,
	sload => VCC,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(4));

-- Location: LABCELL_X39_Y36_N12
\io2|Add31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add31~5_sumout\ = SUM(( !\io2|param2\(4) $ (!\io2|param2\(2) $ (\io2|Add29~1_combout\)) ) + ( \io2|Add31~11\ ) + ( \io2|Add31~10\ ))
-- \io2|Add31~6\ = CARRY(( !\io2|param2\(4) $ (!\io2|param2\(2) $ (\io2|Add29~1_combout\)) ) + ( \io2|Add31~11\ ) + ( \io2|Add31~10\ ))
-- \io2|Add31~7\ = SHARE((!\io2|param2\(4) & (\io2|param2\(2) & \io2|Add29~1_combout\)) # (\io2|param2\(4) & ((\io2|Add29~1_combout\) # (\io2|param2\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param2\(4),
	datac => \io2|ALT_INV_param2\(2),
	datad => \io2|ALT_INV_Add29~1_combout\,
	cin => \io2|Add31~10\,
	sharein => \io2|Add31~11\,
	sumout => \io2|Add31~5_sumout\,
	cout => \io2|Add31~6\,
	shareout => \io2|Add31~7\);

-- Location: LABCELL_X40_Y36_N39
\io2|param2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~4_combout\ = ( \io2|display_store~39_combout\ & ( \io2|Add31~5_sumout\ ) ) # ( !\io2|display_store~39_combout\ & ( \io2|Add31~5_sumout\ & ( \io2|param3\(5) ) ) ) # ( !\io2|display_store~39_combout\ & ( !\io2|Add31~5_sumout\ & ( \io2|param3\(5) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param3\(5),
	datae => \io2|ALT_INV_display_store~39_combout\,
	dataf => \io2|ALT_INV_Add31~5_sumout\,
	combout => \io2|param2~4_combout\);

-- Location: FF_X40_Y36_N41
\io2|param2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param2~4_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(5));

-- Location: LABCELL_X39_Y36_N15
\io2|Add31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add31~1_sumout\ = SUM(( !\io2|param2\(5) $ (!\io2|Add29~0_combout\ $ (!\io2|param2\(3))) ) + ( \io2|Add31~7\ ) + ( \io2|Add31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param2\(5),
	datac => \io2|ALT_INV_Add29~0_combout\,
	datad => \io2|ALT_INV_param2\(3),
	cin => \io2|Add31~6\,
	sharein => \io2|Add31~7\,
	sumout => \io2|Add31~1_sumout\);

-- Location: LABCELL_X40_Y36_N42
\io2|param2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~0_combout\ = ( \io2|Add31~1_sumout\ & ( (\io2|display_store~39_combout\) # (\io2|param3\(6)) ) ) # ( !\io2|Add31~1_sumout\ & ( (\io2|param3\(6) & !\io2|display_store~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param3\(6),
	datad => \io2|ALT_INV_display_store~39_combout\,
	dataf => \io2|ALT_INV_Add31~1_sumout\,
	combout => \io2|param2~0_combout\);

-- Location: FF_X40_Y36_N44
\io2|param2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param2~0_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(6));

-- Location: LABCELL_X39_Y36_N39
\io2|Add28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add28~1_sumout\ = SUM(( !\io2|param1\(1) $ (!\io2|param1\(3) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add28~15\ ) + ( \io2|Add28~14\ ))
-- \io2|Add28~2\ = CARRY(( !\io2|param1\(1) $ (!\io2|param1\(3) $ (!\io2|dispByteLatch\(4))) ) + ( \io2|Add28~15\ ) + ( \io2|Add28~14\ ))
-- \io2|Add28~3\ = SHARE((!\io2|param1\(1) & (\io2|param1\(3) & !\io2|dispByteLatch\(4))) # (\io2|param1\(1) & ((!\io2|dispByteLatch\(4)) # (\io2|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(1),
	datac => \io2|ALT_INV_param1\(3),
	datad => \io2|ALT_INV_dispByteLatch\(4),
	cin => \io2|Add28~14\,
	sharein => \io2|Add28~15\,
	sumout => \io2|Add28~1_sumout\,
	cout => \io2|Add28~2\,
	shareout => \io2|Add28~3\);

-- Location: LABCELL_X39_Y36_N57
\io2|param1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~5_combout\ = ( \io2|Add28~1_sumout\ & ( ((\io2|display_store~25_combout\ & !\io2|display_store~26_combout\)) # (\io2|param2\(4)) ) ) # ( !\io2|Add28~1_sumout\ & ( (\io2|param2\(4) & ((!\io2|display_store~25_combout\) # 
-- (\io2|display_store~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_display_store~26_combout\,
	datac => \io2|ALT_INV_param2\(4),
	dataf => \io2|ALT_INV_Add28~1_sumout\,
	combout => \io2|param1~5_combout\);

-- Location: FF_X39_Y36_N59
\io2|param1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param1~5_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(4));

-- Location: LABCELL_X39_Y36_N42
\io2|Add28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add28~9_sumout\ = SUM(( !\io2|param1\(4) $ (!\io2|param1\(2) $ (\io2|Add29~1_combout\)) ) + ( \io2|Add28~3\ ) + ( \io2|Add28~2\ ))
-- \io2|Add28~10\ = CARRY(( !\io2|param1\(4) $ (!\io2|param1\(2) $ (\io2|Add29~1_combout\)) ) + ( \io2|Add28~3\ ) + ( \io2|Add28~2\ ))
-- \io2|Add28~11\ = SHARE((!\io2|param1\(4) & (\io2|param1\(2) & \io2|Add29~1_combout\)) # (\io2|param1\(4) & ((\io2|Add29~1_combout\) # (\io2|param1\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(4),
	datac => \io2|ALT_INV_param1\(2),
	datad => \io2|ALT_INV_Add29~1_combout\,
	cin => \io2|Add28~2\,
	sharein => \io2|Add28~3\,
	sumout => \io2|Add28~9_sumout\,
	cout => \io2|Add28~10\,
	shareout => \io2|Add28~11\);

-- Location: MLABCELL_X42_Y36_N54
\io2|param1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~7_combout\ = ( \io2|Add28~9_sumout\ & ( (\io2|display_store~39_combout\) # (\io2|param2\(5)) ) ) # ( !\io2|Add28~9_sumout\ & ( (\io2|param2\(5) & !\io2|display_store~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(5),
	datad => \io2|ALT_INV_display_store~39_combout\,
	dataf => \io2|ALT_INV_Add28~9_sumout\,
	combout => \io2|param1~7_combout\);

-- Location: FF_X42_Y36_N56
\io2|param1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param1~7_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(5));

-- Location: LABCELL_X39_Y36_N45
\io2|Add28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add28~5_sumout\ = SUM(( !\io2|param1\(5) $ (!\io2|Add29~0_combout\ $ (!\io2|param1\(3))) ) + ( \io2|Add28~11\ ) + ( \io2|Add28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(5),
	datac => \io2|ALT_INV_Add29~0_combout\,
	datad => \io2|ALT_INV_param1\(3),
	cin => \io2|Add28~10\,
	sharein => \io2|Add28~11\,
	sumout => \io2|Add28~5_sumout\);

-- Location: MLABCELL_X42_Y36_N15
\io2|param1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~6_combout\ = ( \io2|Add28~5_sumout\ & ( (\io2|param2\(6)) # (\io2|display_store~39_combout\) ) ) # ( !\io2|Add28~5_sumout\ & ( (!\io2|display_store~39_combout\ & \io2|param2\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~39_combout\,
	datad => \io2|ALT_INV_param2\(6),
	dataf => \io2|ALT_INV_Add28~5_sumout\,
	combout => \io2|param1~6_combout\);

-- Location: FF_X42_Y36_N17
\io2|param1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param1~6_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(6));

-- Location: LABCELL_X39_Y37_N36
\io2|Equal47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal47~0_combout\ = ( !\io2|param1\(5) & ( (!\io2|param1\(3) & (!\io2|param1\(6) & (!\io2|param1\(4) & !\io2|param1\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(3),
	datab => \io2|ALT_INV_param1\(6),
	datac => \io2|ALT_INV_param1\(4),
	datad => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_param1\(5),
	combout => \io2|Equal47~0_combout\);

-- Location: LABCELL_X44_Y37_N36
\io2|display_store~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~11_combout\ = ( !\io2|paramCount\(2) & ( \io2|Equal47~0_combout\ & ( (!\io2|paramCount\(1) & (\io2|Equal47~1_combout\ & \io2|paramCount\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_Equal47~1_combout\,
	datad => \io2|ALT_INV_paramCount\(0),
	datae => \io2|ALT_INV_paramCount\(2),
	dataf => \io2|ALT_INV_Equal47~0_combout\,
	combout => \io2|display_store~11_combout\);

-- Location: MLABCELL_X42_Y38_N39
\io2|display_store~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~12_combout\ = ( \io2|dispByteLatch\(4) & ( !\io2|dispByteLatch\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_dispByteLatch\(3),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|display_store~12_combout\);

-- Location: MLABCELL_X42_Y36_N42
\io2|cursorVert[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~1_combout\ = ( \io2|display_store~6_combout\ & ( \io2|display_store~12_combout\ & ( \io2|display_store~11_combout\ ) ) ) # ( !\io2|display_store~6_combout\ & ( \io2|display_store~12_combout\ & ( (!\io2|dispByteLatch\(2) & 
-- (\io2|display_store~11_combout\ & (\io2|Equal34~0_combout\ & !\io2|dispByteLatch\(0)))) ) ) ) # ( \io2|display_store~6_combout\ & ( !\io2|display_store~12_combout\ & ( (!\io2|dispByteLatch\(2) & (\io2|display_store~11_combout\ & (\io2|Equal34~0_combout\ & 
-- !\io2|dispByteLatch\(0)))) ) ) ) # ( !\io2|display_store~6_combout\ & ( !\io2|display_store~12_combout\ & ( (!\io2|dispByteLatch\(2) & (\io2|display_store~11_combout\ & (\io2|Equal34~0_combout\ & !\io2|dispByteLatch\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(2),
	datab => \io2|ALT_INV_display_store~11_combout\,
	datac => \io2|ALT_INV_Equal34~0_combout\,
	datad => \io2|ALT_INV_dispByteLatch\(0),
	datae => \io2|ALT_INV_display_store~6_combout\,
	dataf => \io2|ALT_INV_display_store~12_combout\,
	combout => \io2|cursorVert[3]~1_combout\);

-- Location: MLABCELL_X42_Y36_N48
\io2|param3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3~1_combout\ = ( \io2|display_store~25_combout\ & ( (\io2|paramCount\(1) & (!\io2|paramCount\(2) & (!\io2|display_store~38_combout\ & \io2|paramCount\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_display_store~38_combout\,
	datad => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_display_store~25_combout\,
	combout => \io2|param3~1_combout\);

-- Location: MLABCELL_X42_Y36_N33
\io2|param3[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3[6]~2_combout\ = ( \io2|param1~12_combout\ & ( \io2|param3~1_combout\ & ( (!\io2|display_store~36_combout\ & (!\io2|cursorVert[3]~1_combout\ & (!\io2|param1[6]~2_combout\ & !\io2|display_store~37_combout\))) ) ) ) # ( !\io2|param1~12_combout\ & 
-- ( \io2|param3~1_combout\ & ( (!\io2|display_store~36_combout\ & (!\io2|cursorVert[3]~1_combout\ & (!\io2|param1[6]~2_combout\ & !\io2|display_store~37_combout\))) ) ) ) # ( \io2|param1~12_combout\ & ( !\io2|param3~1_combout\ & ( 
-- (!\io2|display_store~36_combout\ & (!\io2|cursorVert[3]~1_combout\ & (!\io2|param1[6]~2_combout\ & !\io2|display_store~37_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~36_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~1_combout\,
	datac => \io2|ALT_INV_param1[6]~2_combout\,
	datad => \io2|ALT_INV_display_store~37_combout\,
	datae => \io2|ALT_INV_param1~12_combout\,
	dataf => \io2|ALT_INV_param3~1_combout\,
	combout => \io2|param3[6]~2_combout\);

-- Location: MLABCELL_X42_Y36_N3
\io2|param3[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param3[6]~3_combout\ = ( \io2|Equal32~0_combout\ & ( \io2|param3[6]~2_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & (!\io2|escState.processingAdditionalParams~1_combout\ & \n_reset~input_o\))) ) ) ) # ( 
-- !\io2|Equal32~0_combout\ & ( \io2|param3[6]~2_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & (!\io2|escState.processingAdditionalParams~1_combout\ & \n_reset~input_o\))) ) ) ) # ( \io2|Equal32~0_combout\ & ( 
-- !\io2|param3[6]~2_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & (!\io2|escState.processingAdditionalParams~1_combout\ & \n_reset~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_display_store~5_combout\,
	datac => \io2|ALT_INV_escState.processingAdditionalParams~1_combout\,
	datad => \ALT_INV_n_reset~input_o\,
	datae => \io2|ALT_INV_Equal32~0_combout\,
	dataf => \io2|ALT_INV_param3[6]~2_combout\,
	combout => \io2|param3[6]~3_combout\);

-- Location: FF_X42_Y36_N23
\io2|param3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param3~5_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param3[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param3\(0));

-- Location: LABCELL_X40_Y36_N33
\io2|param2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param2~5_combout\ = ( \io2|dispByteLatch\(0) & ( \io2|display_store~26_combout\ & ( \io2|param3\(0) ) ) ) # ( !\io2|dispByteLatch\(0) & ( \io2|display_store~26_combout\ & ( \io2|param3\(0) ) ) ) # ( \io2|dispByteLatch\(0) & ( 
-- !\io2|display_store~26_combout\ & ( (\io2|param3\(0)) # (\io2|display_store~25_combout\) ) ) ) # ( !\io2|dispByteLatch\(0) & ( !\io2|display_store~26_combout\ & ( (!\io2|display_store~25_combout\ & \io2|param3\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datad => \io2|ALT_INV_param3\(0),
	datae => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_display_store~26_combout\,
	combout => \io2|param2~5_combout\);

-- Location: FF_X40_Y36_N35
\io2|param2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|param2~5_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|param2[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param2\(0));

-- Location: LABCELL_X40_Y36_N45
\io2|param1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~0_combout\ = ( \io2|display_store~26_combout\ & ( \io2|param2\(0) ) ) # ( !\io2|display_store~26_combout\ & ( (!\io2|display_store~25_combout\ & (\io2|param2\(0))) # (\io2|display_store~25_combout\ & ((\io2|dispByteLatch\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~25_combout\,
	datab => \io2|ALT_INV_param2\(0),
	datad => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_display_store~26_combout\,
	combout => \io2|param1~0_combout\);

-- Location: FF_X40_Y36_N2
\io2|param1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|param1~0_combout\,
	sclr => \io2|Equal32~0_combout\,
	sload => VCC,
	ena => \io2|param1[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|param1\(0));

-- Location: LABCELL_X39_Y38_N15
\io2|Equal47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal47~1_combout\ = (!\io2|param1\(0) & !\io2|param1\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_param1\(1),
	combout => \io2|Equal47~1_combout\);

-- Location: LABCELL_X40_Y37_N21
\io2|paramCount[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount[2]~0_combout\ = ( \io2|Equal36~0_combout\ & ( \io2|display_store~23_combout\ ) ) # ( !\io2|Equal36~0_combout\ & ( \io2|display_store~23_combout\ & ( (!\io2|dispByteLatch\(2) & (\io2|Equal35~1_combout\ & (!\io2|dispByteLatch\(1) $ 
-- (\io2|dispByteLatch\(0))))) ) ) ) # ( \io2|Equal36~0_combout\ & ( !\io2|display_store~23_combout\ & ( (!\io2|dispByteLatch\(2) & (\io2|Equal35~1_combout\ & (!\io2|dispByteLatch\(1) $ (\io2|dispByteLatch\(0))))) ) ) ) # ( !\io2|Equal36~0_combout\ & ( 
-- !\io2|display_store~23_combout\ & ( (!\io2|dispByteLatch\(2) & (\io2|Equal35~1_combout\ & (!\io2|dispByteLatch\(1) $ (\io2|dispByteLatch\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000010000000001000001000000000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(2),
	datab => \io2|ALT_INV_dispByteLatch\(1),
	datac => \io2|ALT_INV_Equal35~1_combout\,
	datad => \io2|ALT_INV_dispByteLatch\(0),
	datae => \io2|ALT_INV_Equal36~0_combout\,
	dataf => \io2|ALT_INV_display_store~23_combout\,
	combout => \io2|paramCount[2]~0_combout\);

-- Location: MLABCELL_X42_Y37_N51
\io2|paramCount[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount[2]~1_combout\ = ( \io2|paramCount\(0) & ( \io2|paramCount[2]~0_combout\ & ( (!\io2|paramCount\(1) & (\io2|Equal47~1_combout\ & (!\io2|paramCount\(2) & \io2|Equal47~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_Equal47~1_combout\,
	datac => \io2|ALT_INV_paramCount\(2),
	datad => \io2|ALT_INV_Equal47~0_combout\,
	datae => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_paramCount[2]~0_combout\,
	combout => \io2|paramCount[2]~1_combout\);

-- Location: LABCELL_X44_Y37_N30
\io2|paramCount[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount[2]~4_combout\ = ( !\io2|paramCount[2]~1_combout\ & ( (\io2|escState.processingAdditionalParams~2_combout\ & (!\io2|display_store~39_combout\ & ((\io2|param1~11_combout\) # (\io2|display_store~36_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000000000100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~36_combout\,
	datab => \io2|ALT_INV_escState.processingAdditionalParams~2_combout\,
	datac => \io2|ALT_INV_param1~11_combout\,
	datad => \io2|ALT_INV_display_store~39_combout\,
	dataf => \io2|ALT_INV_paramCount[2]~1_combout\,
	combout => \io2|paramCount[2]~4_combout\);

-- Location: LABCELL_X44_Y37_N24
\io2|paramCount[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount[1]~6_combout\ = ( \io2|paramCount\(1) & ( \io2|paramCount[2]~4_combout\ & ( (!\io2|escState.processingAdditionalParams~2_combout\) # ((!\io2|display_store~36_combout\ $ (!\io2|paramCount\(0))) # (\io2|display_store~39_combout\)) ) ) ) # ( 
-- !\io2|paramCount\(1) & ( \io2|paramCount[2]~4_combout\ & ( !\io2|display_store~36_combout\ $ (\io2|paramCount\(0)) ) ) ) # ( \io2|paramCount\(1) & ( !\io2|paramCount[2]~4_combout\ & ( (!\io2|escState.processingAdditionalParams~2_combout\) # 
-- (\io2|display_store~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111110011001100110011111011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~36_combout\,
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_escState.processingAdditionalParams~2_combout\,
	datad => \io2|ALT_INV_display_store~39_combout\,
	datae => \io2|ALT_INV_paramCount\(1),
	dataf => \io2|ALT_INV_paramCount[2]~4_combout\,
	combout => \io2|paramCount[1]~6_combout\);

-- Location: FF_X44_Y37_N26
\io2|paramCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|paramCount[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|paramCount\(1));

-- Location: LABCELL_X40_Y38_N57
\io2|Equal44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal44~1_combout\ = ( !\io2|paramCount\(2) & ( !\io2|paramCount\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_paramCount\(1),
	dataf => \io2|ALT_INV_paramCount\(2),
	combout => \io2|Equal44~1_combout\);

-- Location: MLABCELL_X42_Y37_N12
\io2|display_store~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~35_combout\ = ( \io2|display_store~6_combout\ & ( (\io2|display_store~34_combout\ & (((\io2|paramCount\(0)) # (\io2|paramCount\(2))) # (\io2|paramCount\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_display_store~34_combout\,
	dataf => \io2|ALT_INV_display_store~6_combout\,
	combout => \io2|display_store~35_combout\);

-- Location: LABCELL_X43_Y37_N15
\io2|escState.processingAdditionalParams~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.processingAdditionalParams~0_combout\ = ( \io2|display_store~21_combout\ & ( (!\io2|dispByteLatch\(5) & ((!\io2|dispByteLatch\(6)) # (\io2|escState.waitForLeftBracket~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_escState.waitForLeftBracket~q\,
	datac => \io2|ALT_INV_dispByteLatch\(5),
	datad => \io2|ALT_INV_dispByteLatch\(6),
	dataf => \io2|ALT_INV_display_store~21_combout\,
	combout => \io2|escState.processingAdditionalParams~0_combout\);

-- Location: LABCELL_X41_Y40_N24
\io2|escState.processingAdditionalParams~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.processingAdditionalParams~5_combout\ = ( \io2|escState.processingAdditionalParams~q\ & ( \io2|escState.processingAdditionalParams~4_combout\ & ( (!\io2|escState.processingAdditionalParams~2_combout\) # ((!\io2|Equal44~1_combout\ & 
-- (\io2|display_store~35_combout\ & !\io2|escState.processingAdditionalParams~0_combout\))) ) ) ) # ( !\io2|escState.processingAdditionalParams~q\ & ( \io2|escState.processingAdditionalParams~4_combout\ & ( (!\io2|Equal44~1_combout\ & 
-- (\io2|display_store~35_combout\ & (\io2|escState.processingAdditionalParams~2_combout\ & !\io2|escState.processingAdditionalParams~0_combout\))) ) ) ) # ( \io2|escState.processingAdditionalParams~q\ & ( !\io2|escState.processingAdditionalParams~4_combout\ 
-- & ( (!\io2|escState.processingAdditionalParams~2_combout\) # (!\io2|escState.processingAdditionalParams~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000010000000001111001011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal44~1_combout\,
	datab => \io2|ALT_INV_display_store~35_combout\,
	datac => \io2|ALT_INV_escState.processingAdditionalParams~2_combout\,
	datad => \io2|ALT_INV_escState.processingAdditionalParams~0_combout\,
	datae => \io2|ALT_INV_escState.processingAdditionalParams~q\,
	dataf => \io2|ALT_INV_escState.processingAdditionalParams~4_combout\,
	combout => \io2|escState.processingAdditionalParams~5_combout\);

-- Location: FF_X41_Y40_N26
\io2|escState.processingAdditionalParams\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|escState.processingAdditionalParams~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|escState.processingAdditionalParams~q\);

-- Location: MLABCELL_X42_Y35_N21
\io2|display_store~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~5_combout\ = ( \io2|dispByteWritten~q\ & ( (!\io2|escState.processingAdditionalParams~q\ & \io2|dispByteSent~q\) ) ) # ( !\io2|dispByteWritten~q\ & ( (!\io2|escState.processingAdditionalParams~q\ & !\io2|dispByteSent~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000010100000101010100000101000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_escState.processingAdditionalParams~q\,
	datac => \io2|ALT_INV_dispByteSent~q\,
	datae => \io2|ALT_INV_dispByteWritten~q\,
	combout => \io2|display_store~5_combout\);

-- Location: LABCELL_X44_Y37_N42
\io2|escState.processingAdditionalParams~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState.processingAdditionalParams~2_combout\ = ( \io2|Equal31~0_combout\ & ( !\io2|display_store~5_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & !\io2|Equal30~0_combout\)) ) ) ) # ( !\io2|Equal31~0_combout\ & ( 
-- !\io2|display_store~5_combout\ & ( (\n_reset~input_o\ & (!\io2|dispState.idle~q\ & ((!\io2|Equal30~1_combout\) # (!\io2|Equal30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000000010001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_reset~input_o\,
	datab => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_Equal30~1_combout\,
	datad => \io2|ALT_INV_Equal30~0_combout\,
	datae => \io2|ALT_INV_Equal31~0_combout\,
	dataf => \io2|ALT_INV_display_store~5_combout\,
	combout => \io2|escState.processingAdditionalParams~2_combout\);

-- Location: LABCELL_X44_Y37_N3
\io2|paramCount~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount~3_combout\ = ( \io2|display_store~36_combout\ & ( (\io2|paramCount\(1) & \io2|paramCount\(0)) ) ) # ( !\io2|display_store~36_combout\ & ( (!\io2|paramCount\(1) & !\io2|paramCount\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datac => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_display_store~36_combout\,
	combout => \io2|paramCount~3_combout\);

-- Location: LABCELL_X44_Y37_N57
\io2|paramCount[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount[2]~5_combout\ = ( \io2|paramCount[2]~4_combout\ & ( (!\io2|paramCount\(2) & (((\io2|paramCount~3_combout\)))) # (\io2|paramCount\(2) & ((!\io2|escState.processingAdditionalParams~2_combout\) # ((!\io2|paramCount~3_combout\) # 
-- (\io2|display_store~39_combout\)))) ) ) # ( !\io2|paramCount[2]~4_combout\ & ( (\io2|paramCount\(2) & ((!\io2|escState.processingAdditionalParams~2_combout\) # (\io2|display_store~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000110010001100110011111011110011001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_escState.processingAdditionalParams~2_combout\,
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_display_store~39_combout\,
	datad => \io2|ALT_INV_paramCount~3_combout\,
	dataf => \io2|ALT_INV_paramCount[2]~4_combout\,
	combout => \io2|paramCount[2]~5_combout\);

-- Location: FF_X44_Y37_N59
\io2|paramCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|paramCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|paramCount\(2));

-- Location: LABCELL_X44_Y37_N54
\io2|param1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|param1~11_combout\ = ( \io2|display_store~34_combout\ & ( (\io2|display_store~6_combout\ & ((\io2|paramCount\(1)) # (\io2|paramCount\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_paramCount\(1),
	datad => \io2|ALT_INV_display_store~6_combout\,
	dataf => \io2|ALT_INV_display_store~34_combout\,
	combout => \io2|param1~11_combout\);

-- Location: LABCELL_X44_Y37_N12
\io2|paramCount~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|paramCount~2_combout\ = ( \io2|paramCount\(0) & ( \io2|paramCount[2]~1_combout\ & ( \io2|display_store~37_combout\ ) ) ) # ( !\io2|paramCount\(0) & ( \io2|paramCount[2]~1_combout\ & ( \io2|display_store~37_combout\ ) ) ) # ( \io2|paramCount\(0) & ( 
-- !\io2|paramCount[2]~1_combout\ & ( ((\io2|display_store~39_combout\ & !\io2|display_store~36_combout\)) # (\io2|display_store~37_combout\) ) ) ) # ( !\io2|paramCount\(0) & ( !\io2|paramCount[2]~1_combout\ & ( (((\io2|param1~11_combout\ & 
-- !\io2|display_store~39_combout\)) # (\io2|display_store~36_combout\)) # (\io2|display_store~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111111111001111110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1~11_combout\,
	datab => \io2|ALT_INV_display_store~39_combout\,
	datac => \io2|ALT_INV_display_store~37_combout\,
	datad => \io2|ALT_INV_display_store~36_combout\,
	datae => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_paramCount[2]~1_combout\,
	combout => \io2|paramCount~2_combout\);

-- Location: FF_X44_Y37_N14
\io2|paramCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|paramCount~2_combout\,
	sclr => \io2|Equal32~0_combout\,
	ena => \io2|escState.processingAdditionalParams~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|paramCount\(0));

-- Location: LABCELL_X44_Y37_N33
\io2|Equal44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal44~0_combout\ = ( !\io2|paramCount\(1) & ( (\io2|paramCount\(0) & !\io2|paramCount\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_paramCount\(2),
	dataf => \io2|ALT_INV_paramCount\(1),
	combout => \io2|Equal44~0_combout\);

-- Location: MLABCELL_X42_Y39_N27
\io2|display_store~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~16_combout\ = ( \io2|Equal34~1_combout\ & ( (\io2|Equal42~0_combout\ & (!\io2|dispByteLatch\(3) & \io2|Equal44~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal42~0_combout\,
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_Equal44~0_combout\,
	dataf => \io2|ALT_INV_Equal34~1_combout\,
	combout => \io2|display_store~16_combout\);

-- Location: LABCELL_X41_Y37_N54
\io2|display_store~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~19_combout\ = ( !\io2|dispByteLatch\(0) & ( \io2|Equal34~0_combout\ & ( (\io2|Equal47~1_combout\ & (\io2|Equal44~0_combout\ & (!\io2|dispByteLatch\(2) & \io2|Equal47~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal47~1_combout\,
	datab => \io2|ALT_INV_Equal44~0_combout\,
	datac => \io2|ALT_INV_dispByteLatch\(2),
	datad => \io2|ALT_INV_Equal47~0_combout\,
	datae => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_Equal34~0_combout\,
	combout => \io2|display_store~19_combout\);

-- Location: MLABCELL_X42_Y38_N42
\io2|display_store~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~18_combout\ = ( \io2|display_store~6_combout\ & ( (\io2|Equal44~0_combout\ & (\io2|display_store~12_combout\ & (\io2|Equal47~1_combout\ & \io2|Equal47~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal44~0_combout\,
	datab => \io2|ALT_INV_display_store~12_combout\,
	datac => \io2|ALT_INV_Equal47~1_combout\,
	datad => \io2|ALT_INV_Equal47~0_combout\,
	dataf => \io2|ALT_INV_display_store~6_combout\,
	combout => \io2|display_store~18_combout\);

-- Location: LABCELL_X41_Y39_N27
\io2|cursorVert[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~8_combout\ = ( \io2|Equal34~1_combout\ & ( (!\io2|dispByteLatch\(2) & (!\io2|dispByteLatch\(3) & (!\io2|dispByteLatch\(1) $ (!\io2|dispByteLatch\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001000000000000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(1),
	datab => \io2|ALT_INV_dispByteLatch\(2),
	datac => \io2|ALT_INV_dispByteLatch\(0),
	datad => \io2|ALT_INV_dispByteLatch\(3),
	dataf => \io2|ALT_INV_Equal34~1_combout\,
	combout => \io2|cursorVert[3]~8_combout\);

-- Location: LABCELL_X43_Y40_N39
\io2|cursorHoriz[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~0_combout\ = ( \io2|cursorVert[3]~8_combout\ & ( (!\io2|paramCount\(1) & (!\io2|paramCount\(2) & \io2|paramCount\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_paramCount\(1),
	datac => \io2|ALT_INV_paramCount\(2),
	datad => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_cursorVert[3]~8_combout\,
	combout => \io2|cursorHoriz[5]~0_combout\);

-- Location: LABCELL_X41_Y37_N51
\io2|Equal36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal36~1_combout\ = ( \io2|display_store~23_combout\ & ( \io2|Equal36~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Equal36~0_combout\,
	dataf => \io2|ALT_INV_display_store~23_combout\,
	combout => \io2|Equal36~1_combout\);

-- Location: LABCELL_X40_Y37_N9
\io2|savedCursorVert[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|savedCursorVert[4]~0_combout\ = ( \io2|Equal36~1_combout\ & ( (\io2|display_store~11_combout\ & (!\io2|dispState.idle~q\ & (\n_reset~input_o\ & !\io2|display_store~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~11_combout\,
	datab => \io2|ALT_INV_dispState.idle~q\,
	datac => \ALT_INV_n_reset~input_o\,
	datad => \io2|ALT_INV_display_store~5_combout\,
	dataf => \io2|ALT_INV_Equal36~1_combout\,
	combout => \io2|savedCursorVert[4]~0_combout\);

-- Location: FF_X40_Y40_N38
\io2|savedCursorVert[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorVert\(0),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorVert\(0));

-- Location: LABCELL_X40_Y40_N36
\io2|cursorVert~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~40_combout\ = ( \io2|savedCursorVert\(0) & ( \io2|display_store~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_savedCursorVert\(0),
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorVert~40_combout\);

-- Location: LABCELL_X43_Y37_N18
\io2|cursorHoriz~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz~3_combout\ = ( \io2|display_store~26_combout\ & ( (!\io2|dispByteLatch\(6) & (\io2|display_store~21_combout\ & \io2|display_store~24_combout\)) ) ) # ( !\io2|display_store~26_combout\ & ( ((!\io2|dispByteLatch\(6) & 
-- (\io2|display_store~21_combout\ & \io2|display_store~24_combout\))) # (\io2|display_store~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111000011110010111100000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(6),
	datab => \io2|ALT_INV_display_store~21_combout\,
	datac => \io2|ALT_INV_display_store~25_combout\,
	datad => \io2|ALT_INV_display_store~24_combout\,
	dataf => \io2|ALT_INV_display_store~26_combout\,
	combout => \io2|cursorHoriz~3_combout\);

-- Location: MLABCELL_X42_Y37_N42
\io2|cursorHoriz~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz~1_combout\ = ( \io2|display_store~23_combout\ & ( ((\io2|Equal35~0_combout\ & \io2|Equal35~1_combout\)) # (\io2|Equal36~0_combout\) ) ) # ( !\io2|display_store~23_combout\ & ( (\io2|Equal35~0_combout\ & \io2|Equal35~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal36~0_combout\,
	datac => \io2|ALT_INV_Equal35~0_combout\,
	datad => \io2|ALT_INV_Equal35~1_combout\,
	dataf => \io2|ALT_INV_display_store~23_combout\,
	combout => \io2|cursorHoriz~1_combout\);

-- Location: MLABCELL_X42_Y37_N48
\io2|cursorHoriz~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz~2_combout\ = ( \io2|paramCount\(0) & ( \io2|cursorHoriz~1_combout\ & ( (!\io2|paramCount\(1) & (\io2|Equal47~1_combout\ & (\io2|Equal47~0_combout\ & !\io2|paramCount\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_Equal47~1_combout\,
	datac => \io2|ALT_INV_Equal47~0_combout\,
	datad => \io2|ALT_INV_paramCount\(2),
	datae => \io2|ALT_INV_paramCount\(0),
	dataf => \io2|ALT_INV_cursorHoriz~1_combout\,
	combout => \io2|cursorHoriz~2_combout\);

-- Location: MLABCELL_X42_Y39_N51
\io2|display_store~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~14_combout\ = ( \io2|Equal42~0_combout\ & ( (\io2|display_store~13_combout\ & (\io2|Equal47~0_combout\ & (\io2|dispByteLatch\(3) & \io2|Equal34~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~13_combout\,
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_Equal34~1_combout\,
	dataf => \io2|ALT_INV_Equal42~0_combout\,
	combout => \io2|display_store~14_combout\);

-- Location: LABCELL_X41_Y37_N18
\io2|display_store~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~20_combout\ = ( !\io2|dispByteLatch\(0) & ( \io2|Equal34~0_combout\ & ( (\io2|dispByteLatch\(2) & (\io2|paramCount\(0) & (!\io2|paramCount\(2) & !\io2|paramCount\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(2),
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_paramCount\(2),
	datad => \io2|ALT_INV_paramCount\(1),
	datae => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_Equal34~0_combout\,
	combout => \io2|display_store~20_combout\);

-- Location: MLABCELL_X42_Y39_N9
\io2|Equal42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal42~1_combout\ = ( \io2|Equal42~0_combout\ & ( (\io2|dispByteLatch\(3) & \io2|Equal34~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(3),
	datad => \io2|ALT_INV_Equal34~1_combout\,
	dataf => \io2|ALT_INV_Equal42~0_combout\,
	combout => \io2|Equal42~1_combout\);

-- Location: MLABCELL_X42_Y39_N30
\io2|display_store~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~29_combout\ = ( \io2|Equal47~0_combout\ & ( \io2|Equal42~1_combout\ & ( (!\io2|paramCount\(2) & (!\io2|paramCount\(1) & (\io2|Equal47~1_combout\ & \io2|paramCount\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(2),
	datab => \io2|ALT_INV_paramCount\(1),
	datac => \io2|ALT_INV_Equal47~1_combout\,
	datad => \io2|ALT_INV_paramCount\(0),
	datae => \io2|ALT_INV_Equal47~0_combout\,
	dataf => \io2|ALT_INV_Equal42~1_combout\,
	combout => \io2|display_store~29_combout\);

-- Location: LABCELL_X43_Y39_N21
\io2|cursorVert~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~38_combout\ = ( \io2|display_store~29_combout\ & ( !\io2|display_store~14_combout\ ) ) # ( !\io2|display_store~29_combout\ & ( (!\io2|display_store~14_combout\ & \io2|display_store~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~14_combout\,
	datad => \io2|ALT_INV_display_store~20_combout\,
	dataf => \io2|ALT_INV_display_store~29_combout\,
	combout => \io2|cursorVert~38_combout\);

-- Location: LABCELL_X43_Y39_N42
\io2|cursorVert~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~39_combout\ = ( \io2|display_store~18_combout\ & ( (\io2|cursorVert\(0) & \io2|cursorHoriz~2_combout\) ) ) # ( !\io2|display_store~18_combout\ & ( (\io2|cursorVert\(0) & (((\io2|cursorVert~38_combout\) # (\io2|cursorHoriz~2_combout\)) # 
-- (\io2|cursorHoriz~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_cursorHoriz~3_combout\,
	datac => \io2|ALT_INV_cursorHoriz~2_combout\,
	datad => \io2|ALT_INV_cursorVert~38_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorVert~39_combout\);

-- Location: MLABCELL_X45_Y42_N0
\io2|Add11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~25_sumout\ = SUM(( \io2|charHoriz\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add11~26\ = CARRY(( \io2|charHoriz\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charHoriz\(0),
	cin => GND,
	sumout => \io2|Add11~25_sumout\,
	cout => \io2|Add11~26\);

-- Location: LABCELL_X47_Y41_N0
\io2|Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~37_sumout\ = SUM(( \io2|vertLineCount\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add9~38\ = CARRY(( \io2|vertLineCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(0),
	cin => GND,
	sumout => \io2|Add9~37_sumout\,
	cout => \io2|Add9~38\);

-- Location: LABCELL_X47_Y41_N51
\io2|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan3~0_combout\ = ( \io2|vertLineCount\(2) & ( (\io2|vertLineCount\(3) & ((\io2|vertLineCount\(1)) # (\io2|vertLineCount\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount\(0),
	datac => \io2|ALT_INV_vertLineCount\(3),
	datad => \io2|ALT_INV_vertLineCount\(1),
	dataf => \io2|ALT_INV_vertLineCount\(2),
	combout => \io2|LessThan3~0_combout\);

-- Location: LABCELL_X47_Y41_N48
\io2|charScanLine[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[3]~0_combout\ = ( !\io2|vertLineCount\(4) & ( (!\io2|vertLineCount\(5) & (!\io2|vertLineCount\(8) & !\io2|vertLineCount\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_vertLineCount\(5),
	datac => \io2|ALT_INV_vertLineCount\(8),
	datad => \io2|ALT_INV_vertLineCount\(7),
	dataf => \io2|ALT_INV_vertLineCount\(4),
	combout => \io2|charScanLine[3]~0_combout\);

-- Location: LABCELL_X47_Y41_N24
\io2|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~21_sumout\ = SUM(( \io2|vertLineCount\(8) ) + ( GND ) + ( \io2|Add9~26\ ))
-- \io2|Add9~22\ = CARRY(( \io2|vertLineCount\(8) ) + ( GND ) + ( \io2|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(8),
	cin => \io2|Add9~26\,
	sumout => \io2|Add9~21_sumout\,
	cout => \io2|Add9~22\);

-- Location: LABCELL_X47_Y41_N27
\io2|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~1_sumout\ = SUM(( \io2|vertLineCount\(9) ) + ( GND ) + ( \io2|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(9),
	cin => \io2|Add9~22\,
	sumout => \io2|Add9~1_sumout\);

-- Location: MLABCELL_X42_Y43_N0
\io2|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~45_sumout\ = SUM(( \io2|horizCount\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add6~46\ = CARRY(( \io2|horizCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount\(0),
	cin => GND,
	sumout => \io2|Add6~45_sumout\,
	cout => \io2|Add6~46\);

-- Location: FF_X42_Y43_N2
\io2|horizCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~45_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(0));

-- Location: MLABCELL_X42_Y43_N3
\io2|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~41_sumout\ = SUM(( \io2|horizCount\(1) ) + ( GND ) + ( \io2|Add6~46\ ))
-- \io2|Add6~42\ = CARRY(( \io2|horizCount\(1) ) + ( GND ) + ( \io2|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_horizCount\(1),
	cin => \io2|Add6~46\,
	sumout => \io2|Add6~41_sumout\,
	cout => \io2|Add6~42\);

-- Location: FF_X42_Y43_N5
\io2|horizCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~41_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(1));

-- Location: MLABCELL_X42_Y43_N6
\io2|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~37_sumout\ = SUM(( \io2|horizCount\(2) ) + ( GND ) + ( \io2|Add6~42\ ))
-- \io2|Add6~38\ = CARRY(( \io2|horizCount\(2) ) + ( GND ) + ( \io2|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount\(2),
	cin => \io2|Add6~42\,
	sumout => \io2|Add6~37_sumout\,
	cout => \io2|Add6~38\);

-- Location: FF_X42_Y43_N7
\io2|horizCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~37_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(2));

-- Location: MLABCELL_X42_Y43_N9
\io2|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~33_sumout\ = SUM(( \io2|horizCount\(3) ) + ( GND ) + ( \io2|Add6~38\ ))
-- \io2|Add6~34\ = CARRY(( \io2|horizCount\(3) ) + ( GND ) + ( \io2|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount\(3),
	cin => \io2|Add6~38\,
	sumout => \io2|Add6~33_sumout\,
	cout => \io2|Add6~34\);

-- Location: FF_X42_Y43_N11
\io2|horizCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~33_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(3));

-- Location: MLABCELL_X42_Y43_N12
\io2|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~29_sumout\ = SUM(( \io2|horizCount\(4) ) + ( GND ) + ( \io2|Add6~34\ ))
-- \io2|Add6~30\ = CARRY(( \io2|horizCount\(4) ) + ( GND ) + ( \io2|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_horizCount\(4),
	cin => \io2|Add6~34\,
	sumout => \io2|Add6~29_sumout\,
	cout => \io2|Add6~30\);

-- Location: FF_X42_Y43_N14
\io2|horizCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~29_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(4));

-- Location: MLABCELL_X42_Y43_N15
\io2|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~25_sumout\ = SUM(( \io2|horizCount\(5) ) + ( GND ) + ( \io2|Add6~30\ ))
-- \io2|Add6~26\ = CARRY(( \io2|horizCount\(5) ) + ( GND ) + ( \io2|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount\(5),
	cin => \io2|Add6~30\,
	sumout => \io2|Add6~25_sumout\,
	cout => \io2|Add6~26\);

-- Location: FF_X42_Y43_N17
\io2|horizCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~25_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(5));

-- Location: MLABCELL_X42_Y43_N18
\io2|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~17_sumout\ = SUM(( \io2|horizCount[6]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add6~26\ ))
-- \io2|Add6~18\ = CARRY(( \io2|horizCount[6]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount[6]~DUPLICATE_q\,
	cin => \io2|Add6~26\,
	sumout => \io2|Add6~17_sumout\,
	cout => \io2|Add6~18\);

-- Location: FF_X42_Y43_N20
\io2|horizCount[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~17_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount[6]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y43_N21
\io2|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~21_sumout\ = SUM(( \io2|horizCount\(7) ) + ( GND ) + ( \io2|Add6~18\ ))
-- \io2|Add6~22\ = CARRY(( \io2|horizCount\(7) ) + ( GND ) + ( \io2|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount\(7),
	cin => \io2|Add6~18\,
	sumout => \io2|Add6~21_sumout\,
	cout => \io2|Add6~22\);

-- Location: FF_X42_Y43_N22
\io2|horizCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~21_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(7));

-- Location: MLABCELL_X42_Y43_N24
\io2|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~5_sumout\ = SUM(( \io2|horizCount\(8) ) + ( GND ) + ( \io2|Add6~22\ ))
-- \io2|Add6~6\ = CARRY(( \io2|horizCount\(8) ) + ( GND ) + ( \io2|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_horizCount\(8),
	cin => \io2|Add6~22\,
	sumout => \io2|Add6~5_sumout\,
	cout => \io2|Add6~6\);

-- Location: FF_X42_Y43_N26
\io2|horizCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~5_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(8));

-- Location: MLABCELL_X42_Y43_N27
\io2|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~1_sumout\ = SUM(( \io2|horizCount\(9) ) + ( GND ) + ( \io2|Add6~6\ ))
-- \io2|Add6~2\ = CARRY(( \io2|horizCount\(9) ) + ( GND ) + ( \io2|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_horizCount\(9),
	cin => \io2|Add6~6\,
	sumout => \io2|Add6~1_sumout\,
	cout => \io2|Add6~2\);

-- Location: FF_X42_Y43_N29
\io2|horizCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~1_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(9));

-- Location: MLABCELL_X42_Y43_N30
\io2|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~9_sumout\ = SUM(( \io2|horizCount\(10) ) + ( GND ) + ( \io2|Add6~2\ ))
-- \io2|Add6~10\ = CARRY(( \io2|horizCount\(10) ) + ( GND ) + ( \io2|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_horizCount\(10),
	cin => \io2|Add6~2\,
	sumout => \io2|Add6~9_sumout\,
	cout => \io2|Add6~10\);

-- Location: FF_X42_Y43_N32
\io2|horizCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~9_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(10));

-- Location: MLABCELL_X42_Y43_N33
\io2|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add6~13_sumout\ = SUM(( \io2|horizCount\(11) ) + ( GND ) + ( \io2|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_horizCount\(11),
	cin => \io2|Add6~10\,
	sumout => \io2|Add6~13_sumout\);

-- Location: FF_X42_Y43_N35
\io2|horizCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~13_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(11));

-- Location: MLABCELL_X42_Y43_N48
\io2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan0~0_combout\ = ( \io2|horizCount\(9) & ( \io2|horizCount\(8) & ( (\io2|horizCount\(10)) # (\io2|horizCount\(11)) ) ) ) # ( !\io2|horizCount\(9) & ( \io2|horizCount\(8) & ( \io2|horizCount\(11) ) ) ) # ( \io2|horizCount\(9) & ( 
-- !\io2|horizCount\(8) & ( ((\io2|horizCount\(10) & ((\io2|horizCount\(7)) # (\io2|horizCount[6]~DUPLICATE_q\)))) # (\io2|horizCount\(11)) ) ) ) # ( !\io2|horizCount\(9) & ( !\io2|horizCount\(8) & ( \io2|horizCount\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101110111011101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_horizCount\(11),
	datab => \io2|ALT_INV_horizCount\(10),
	datac => \io2|ALT_INV_horizCount[6]~DUPLICATE_q\,
	datad => \io2|ALT_INV_horizCount\(7),
	datae => \io2|ALT_INV_horizCount\(9),
	dataf => \io2|ALT_INV_horizCount\(8),
	combout => \io2|LessThan0~0_combout\);

-- Location: FF_X47_Y41_N28
\io2|vertLineCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~1_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(9));

-- Location: MLABCELL_X45_Y41_N42
\io2|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan3~1_combout\ = ( \io2|charScanLine[3]~0_combout\ & ( \io2|vertLineCount\(9) & ( (\io2|LessThan3~0_combout\) # (\io2|vertLineCount\(6)) ) ) ) # ( !\io2|charScanLine[3]~0_combout\ & ( \io2|vertLineCount\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount\(6),
	datac => \io2|ALT_INV_LessThan3~0_combout\,
	datae => \io2|ALT_INV_charScanLine[3]~0_combout\,
	dataf => \io2|ALT_INV_vertLineCount\(9),
	combout => \io2|LessThan3~1_combout\);

-- Location: FF_X47_Y41_N2
\io2|vertLineCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~37_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(0));

-- Location: LABCELL_X47_Y41_N3
\io2|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~5_sumout\ = SUM(( \io2|vertLineCount\(1) ) + ( GND ) + ( \io2|Add9~38\ ))
-- \io2|Add9~6\ = CARRY(( \io2|vertLineCount\(1) ) + ( GND ) + ( \io2|Add9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(1),
	cin => \io2|Add9~38\,
	sumout => \io2|Add9~5_sumout\,
	cout => \io2|Add9~6\);

-- Location: FF_X47_Y41_N5
\io2|vertLineCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~5_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(1));

-- Location: LABCELL_X47_Y41_N6
\io2|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~17_sumout\ = SUM(( \io2|vertLineCount\(2) ) + ( GND ) + ( \io2|Add9~6\ ))
-- \io2|Add9~18\ = CARRY(( \io2|vertLineCount\(2) ) + ( GND ) + ( \io2|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(2),
	cin => \io2|Add9~6\,
	sumout => \io2|Add9~17_sumout\,
	cout => \io2|Add9~18\);

-- Location: FF_X47_Y41_N8
\io2|vertLineCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~17_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(2));

-- Location: LABCELL_X47_Y41_N9
\io2|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~13_sumout\ = SUM(( \io2|vertLineCount\(3) ) + ( GND ) + ( \io2|Add9~18\ ))
-- \io2|Add9~14\ = CARRY(( \io2|vertLineCount\(3) ) + ( GND ) + ( \io2|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(3),
	cin => \io2|Add9~18\,
	sumout => \io2|Add9~13_sumout\,
	cout => \io2|Add9~14\);

-- Location: FF_X47_Y41_N11
\io2|vertLineCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~13_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(3));

-- Location: LABCELL_X47_Y41_N12
\io2|Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~33_sumout\ = SUM(( \io2|vertLineCount\(4) ) + ( GND ) + ( \io2|Add9~14\ ))
-- \io2|Add9~34\ = CARRY(( \io2|vertLineCount\(4) ) + ( GND ) + ( \io2|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(4),
	cin => \io2|Add9~14\,
	sumout => \io2|Add9~33_sumout\,
	cout => \io2|Add9~34\);

-- Location: FF_X47_Y41_N14
\io2|vertLineCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~33_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(4));

-- Location: LABCELL_X47_Y41_N15
\io2|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~29_sumout\ = SUM(( \io2|vertLineCount\(5) ) + ( GND ) + ( \io2|Add9~34\ ))
-- \io2|Add9~30\ = CARRY(( \io2|vertLineCount\(5) ) + ( GND ) + ( \io2|Add9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(5),
	cin => \io2|Add9~34\,
	sumout => \io2|Add9~29_sumout\,
	cout => \io2|Add9~30\);

-- Location: FF_X47_Y41_N17
\io2|vertLineCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~29_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(5));

-- Location: LABCELL_X47_Y41_N18
\io2|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~9_sumout\ = SUM(( \io2|vertLineCount\(6) ) + ( GND ) + ( \io2|Add9~30\ ))
-- \io2|Add9~10\ = CARRY(( \io2|vertLineCount\(6) ) + ( GND ) + ( \io2|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(6),
	cin => \io2|Add9~30\,
	sumout => \io2|Add9~9_sumout\,
	cout => \io2|Add9~10\);

-- Location: FF_X47_Y41_N19
\io2|vertLineCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~9_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(6));

-- Location: LABCELL_X47_Y41_N21
\io2|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add9~25_sumout\ = SUM(( \io2|vertLineCount\(7) ) + ( GND ) + ( \io2|Add9~10\ ))
-- \io2|Add9~26\ = CARRY(( \io2|vertLineCount\(7) ) + ( GND ) + ( \io2|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_vertLineCount\(7),
	cin => \io2|Add9~10\,
	sumout => \io2|Add9~25_sumout\,
	cout => \io2|Add9~26\);

-- Location: FF_X47_Y41_N23
\io2|vertLineCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~25_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(7));

-- Location: FF_X47_Y41_N26
\io2|vertLineCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~21_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount\(8));

-- Location: FF_X47_Y41_N10
\io2|vertLineCount[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add9~13_sumout\,
	sclr => \io2|LessThan3~1_combout\,
	ena => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vertLineCount[3]~DUPLICATE_q\);

-- Location: LABCELL_X47_Y41_N54
\io2|screen_render~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~9_combout\ = ( \io2|vertLineCount\(1) & ( \io2|vertLineCount\(2) & ( (!\io2|vertLineCount[3]~DUPLICATE_q\ & (!\io2|vertLineCount\(4) & !\io2|vertLineCount\(5))) ) ) ) # ( !\io2|vertLineCount\(1) & ( \io2|vertLineCount\(2) & ( 
-- (!\io2|vertLineCount[3]~DUPLICATE_q\ & (!\io2|vertLineCount\(4) & !\io2|vertLineCount\(5))) ) ) ) # ( \io2|vertLineCount\(1) & ( !\io2|vertLineCount\(2) & ( (!\io2|vertLineCount\(4) & (!\io2|vertLineCount\(5) & ((!\io2|vertLineCount[3]~DUPLICATE_q\) # 
-- (!\io2|vertLineCount\(0))))) ) ) ) # ( !\io2|vertLineCount\(1) & ( !\io2|vertLineCount\(2) & ( (!\io2|vertLineCount\(4) & !\io2|vertLineCount\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount[3]~DUPLICATE_q\,
	datab => \io2|ALT_INV_vertLineCount\(4),
	datac => \io2|ALT_INV_vertLineCount\(0),
	datad => \io2|ALT_INV_vertLineCount\(5),
	datae => \io2|ALT_INV_vertLineCount\(1),
	dataf => \io2|ALT_INV_vertLineCount\(2),
	combout => \io2|screen_render~9_combout\);

-- Location: LABCELL_X47_Y41_N36
\io2|screen_render~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~10_combout\ = ( \io2|vertLineCount\(1) & ( \io2|vertLineCount\(2) & ( (!\io2|vertLineCount\(5) & ((!\io2|vertLineCount[3]~DUPLICATE_q\) # (!\io2|vertLineCount\(4)))) ) ) ) # ( !\io2|vertLineCount\(1) & ( \io2|vertLineCount\(2) & ( 
-- (!\io2|vertLineCount\(5) & ((!\io2|vertLineCount[3]~DUPLICATE_q\) # (!\io2|vertLineCount\(4)))) ) ) ) # ( \io2|vertLineCount\(1) & ( !\io2|vertLineCount\(2) & ( (!\io2|vertLineCount\(5) & ((!\io2|vertLineCount[3]~DUPLICATE_q\) # ((!\io2|vertLineCount\(4)) 
-- # (!\io2|vertLineCount\(0))))) ) ) ) # ( !\io2|vertLineCount\(1) & ( !\io2|vertLineCount\(2) & ( !\io2|vertLineCount\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111100000000011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount[3]~DUPLICATE_q\,
	datab => \io2|ALT_INV_vertLineCount\(4),
	datac => \io2|ALT_INV_vertLineCount\(0),
	datad => \io2|ALT_INV_vertLineCount\(5),
	datae => \io2|ALT_INV_vertLineCount\(1),
	dataf => \io2|ALT_INV_vertLineCount\(2),
	combout => \io2|screen_render~10_combout\);

-- Location: LABCELL_X47_Y41_N30
\io2|screen_render~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~11_combout\ = ( \io2|screen_render~10_combout\ & ( !\io2|vertLineCount\(9) & ( (((\io2|vertLineCount\(6) & !\io2|screen_render~9_combout\)) # (\io2|vertLineCount\(7))) # (\io2|vertLineCount\(8)) ) ) ) # ( !\io2|screen_render~10_combout\ 
-- & ( !\io2|vertLineCount\(9) & ( (!\io2|vertLineCount\(8) & (((\io2|vertLineCount\(6) & !\io2|screen_render~9_combout\)) # (\io2|vertLineCount\(7)))) # (\io2|vertLineCount\(8) & ((!\io2|vertLineCount\(6)) # ((!\io2|vertLineCount\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111001011110011111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount\(8),
	datab => \io2|ALT_INV_vertLineCount\(6),
	datac => \io2|ALT_INV_vertLineCount\(7),
	datad => \io2|ALT_INV_screen_render~9_combout\,
	datae => \io2|ALT_INV_screen_render~10_combout\,
	dataf => \io2|ALT_INV_vertLineCount\(9),
	combout => \io2|screen_render~11_combout\);

-- Location: MLABCELL_X45_Y41_N51
\io2|vActive~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|vActive~0_combout\ = ( \io2|LessThan3~1_combout\ & ( \io2|vActive~q\ ) ) # ( !\io2|LessThan3~1_combout\ & ( (!\io2|LessThan0~0_combout\ & ((\io2|vActive~q\))) # (\io2|LessThan0~0_combout\ & (\io2|screen_render~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~11_combout\,
	datac => \io2|ALT_INV_LessThan0~0_combout\,
	datad => \io2|ALT_INV_vActive~q\,
	dataf => \io2|ALT_INV_LessThan3~1_combout\,
	combout => \io2|vActive~0_combout\);

-- Location: FF_X45_Y41_N52
\io2|vActive\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|vActive~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vActive~q\);

-- Location: MLABCELL_X42_Y43_N42
\io2|hActive~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|hActive~0_combout\ = ( \io2|horizCount\(9) & ( \io2|horizCount\(7) & ( \io2|horizCount\(10) ) ) ) # ( !\io2|horizCount\(9) & ( \io2|horizCount\(7) & ( (!\io2|horizCount\(10) & !\io2|horizCount\(8)) ) ) ) # ( \io2|horizCount\(9) & ( 
-- !\io2|horizCount\(7) & ( (\io2|horizCount\(10) & (((\io2|horizCount\(5)) # (\io2|horizCount\(8))) # (\io2|horizCount[6]~DUPLICATE_q\))) ) ) ) # ( !\io2|horizCount\(9) & ( !\io2|horizCount\(7) & ( (!\io2|horizCount\(10) & ((!\io2|horizCount\(8)) # 
-- ((!\io2|horizCount[6]~DUPLICATE_q\ & !\io2|horizCount\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011000000000100110011001111000000110000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_horizCount[6]~DUPLICATE_q\,
	datab => \io2|ALT_INV_horizCount\(10),
	datac => \io2|ALT_INV_horizCount\(8),
	datad => \io2|ALT_INV_horizCount\(5),
	datae => \io2|ALT_INV_horizCount\(9),
	dataf => \io2|ALT_INV_horizCount\(7),
	combout => \io2|hActive~0_combout\);

-- Location: LABCELL_X40_Y41_N18
\io2|hActive~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|hActive~1_combout\ = ( \io2|LessThan0~0_combout\ & ( \io2|hActive~q\ ) ) # ( !\io2|LessThan0~0_combout\ & ( !\io2|hActive~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_hActive~0_combout\,
	datad => \io2|ALT_INV_hActive~q\,
	dataf => \io2|ALT_INV_LessThan0~0_combout\,
	combout => \io2|hActive~1_combout\);

-- Location: FF_X40_Y41_N19
\io2|hActive\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|hActive~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|hActive~q\);

-- Location: LABCELL_X40_Y41_N51
\io2|screen_render~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~0_combout\ = ( \io2|vActive~q\ & ( \io2|hActive~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_vActive~q\,
	dataf => \io2|ALT_INV_hActive~q\,
	combout => \io2|screen_render~0_combout\);

-- Location: LABCELL_X40_Y41_N0
\io2|videoR0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~8_combout\ = ( \io2|screen_render~0_combout\ & ( \io2|pixelClockCount\(0) ) ) # ( !\io2|screen_render~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_pixelClockCount\(0),
	dataf => \io2|ALT_INV_screen_render~0_combout\,
	combout => \io2|videoR0~8_combout\);

-- Location: LABCELL_X40_Y41_N57
\io2|pixelClockCount[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|pixelClockCount[0]~0_combout\ = !\io2|videoR0~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_videoR0~8_combout\,
	combout => \io2|pixelClockCount[0]~0_combout\);

-- Location: FF_X40_Y41_N58
\io2|pixelClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|pixelClockCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|pixelClockCount\(0));

-- Location: LABCELL_X40_Y41_N9
\io2|charHoriz~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charHoriz~2_combout\ = ( \io2|hActive~q\ & ( (\io2|pixelClockCount\(0) & (\io2|vActive~q\ & !\io2|pixelCount\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelClockCount\(0),
	datac => \io2|ALT_INV_vActive~q\,
	datad => \io2|ALT_INV_pixelCount\(0),
	dataf => \io2|ALT_INV_hActive~q\,
	combout => \io2|charHoriz~2_combout\);

-- Location: LABCELL_X40_Y41_N54
\io2|pixelCount[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|pixelCount[0]~1_combout\ = ( \io2|LessThan0~0_combout\ ) # ( !\io2|LessThan0~0_combout\ & ( (\io2|pixelClockCount\(0) & \io2|screen_render~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelClockCount\(0),
	datac => \io2|ALT_INV_screen_render~0_combout\,
	dataf => \io2|ALT_INV_LessThan0~0_combout\,
	combout => \io2|pixelCount[0]~1_combout\);

-- Location: FF_X40_Y41_N11
\io2|pixelCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charHoriz~2_combout\,
	ena => \io2|pixelCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|pixelCount\(0));

-- Location: FF_X40_Y41_N8
\io2|pixelCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|pixelCount~2_combout\,
	ena => \io2|pixelCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|pixelCount\(1));

-- Location: LABCELL_X40_Y41_N6
\io2|pixelCount~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|pixelCount~2_combout\ = ( \io2|pixelCount\(0) & ( (\io2|pixelClockCount\(0) & (\io2|screen_render~0_combout\ & !\io2|pixelCount\(1))) ) ) # ( !\io2|pixelCount\(0) & ( (\io2|pixelClockCount\(0) & (\io2|screen_render~0_combout\ & \io2|pixelCount\(1))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelClockCount\(0),
	datac => \io2|ALT_INV_screen_render~0_combout\,
	datad => \io2|ALT_INV_pixelCount\(1),
	dataf => \io2|ALT_INV_pixelCount\(0),
	combout => \io2|pixelCount~2_combout\);

-- Location: FF_X40_Y41_N7
\io2|pixelCount[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|pixelCount~2_combout\,
	ena => \io2|pixelCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|pixelCount[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y41_N3
\io2|pixelCount~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|pixelCount~0_combout\ = ( \io2|pixelCount\(1) & ( (\io2|pixelClockCount\(0) & (\io2|screen_render~0_combout\ & (!\io2|pixelCount\(0) $ (!\io2|pixelCount\(2))))) ) ) # ( !\io2|pixelCount\(1) & ( (\io2|pixelClockCount\(0) & 
-- (\io2|screen_render~0_combout\ & \io2|pixelCount\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000001000100000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelClockCount\(0),
	datab => \io2|ALT_INV_screen_render~0_combout\,
	datac => \io2|ALT_INV_pixelCount\(0),
	datad => \io2|ALT_INV_pixelCount\(2),
	dataf => \io2|ALT_INV_pixelCount\(1),
	combout => \io2|pixelCount~0_combout\);

-- Location: FF_X40_Y41_N5
\io2|pixelCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|pixelCount~0_combout\,
	ena => \io2|pixelCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|pixelCount\(2));

-- Location: LABCELL_X40_Y41_N36
\io2|charHoriz~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charHoriz~0_combout\ = ( \io2|pixelCount\(2) & ( \io2|vActive~q\ & ( (!\io2|pixelClockCount\(0)) # (((!\io2|pixelCount[1]~DUPLICATE_q\) # (!\io2|hActive~q\)) # (\io2|pixelCount\(0))) ) ) ) # ( !\io2|pixelCount\(2) & ( \io2|vActive~q\ ) ) # ( 
-- \io2|pixelCount\(2) & ( !\io2|vActive~q\ ) ) # ( !\io2|pixelCount\(2) & ( !\io2|vActive~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelClockCount\(0),
	datab => \io2|ALT_INV_pixelCount\(0),
	datac => \io2|ALT_INV_pixelCount[1]~DUPLICATE_q\,
	datad => \io2|ALT_INV_hActive~q\,
	datae => \io2|ALT_INV_pixelCount\(2),
	dataf => \io2|ALT_INV_vActive~q\,
	combout => \io2|charHoriz~0_combout\);

-- Location: MLABCELL_X45_Y42_N39
\io2|charHoriz[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charHoriz[2]~1_combout\ = (!\io2|charHoriz~0_combout\) # (\io2|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charHoriz~0_combout\,
	datac => \io2|ALT_INV_LessThan0~0_combout\,
	combout => \io2|charHoriz[2]~1_combout\);

-- Location: FF_X45_Y42_N2
\io2|charHoriz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add11~25_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(0));

-- Location: MLABCELL_X42_Y42_N6
\io2|Mod0|auto_generated|divider|divider|op_5~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~54_cout\);

-- Location: MLABCELL_X42_Y42_N9
\io2|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \io2|charHoriz\(0) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~54_cout\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \io2|charHoriz\(0) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charHoriz\(0),
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~54_cout\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X44_Y41_N54
\io2|charVert~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charVert~2_combout\ = (\io2|screen_render~11_combout\ & !\io2|charVert\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_screen_render~11_combout\,
	datad => \io2|ALT_INV_charVert\(0),
	combout => \io2|charVert~2_combout\);

-- Location: MLABCELL_X45_Y41_N0
\io2|charScanLine[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[3]~1_combout\ = ( !\io2|vertLineCount\(2) & ( \io2|charScanLine[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charScanLine[3]~0_combout\,
	dataf => \io2|ALT_INV_vertLineCount\(2),
	combout => \io2|charScanLine[3]~1_combout\);

-- Location: LABCELL_X47_Y41_N42
\io2|charScanLine[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[3]~3_combout\ = (\io2|vertLineCount\(1) & (\io2|vertLineCount\(6) & (\io2|vertLineCount\(0) & \io2|vertLineCount[3]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount\(1),
	datab => \io2|ALT_INV_vertLineCount\(6),
	datac => \io2|ALT_INV_vertLineCount\(0),
	datad => \io2|ALT_INV_vertLineCount[3]~DUPLICATE_q\,
	combout => \io2|charScanLine[3]~3_combout\);

-- Location: MLABCELL_X45_Y41_N33
\io2|charScanLine[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[0]~7_combout\ = ( \io2|screen_render~11_combout\ & ( !\io2|charScanLine[0]~4_combout\ $ (!\io2|charScanLine\(0)) ) ) # ( !\io2|screen_render~11_combout\ & ( (!\io2|charScanLine[0]~4_combout\ & \io2|charScanLine\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charScanLine[0]~4_combout\,
	datad => \io2|ALT_INV_charScanLine\(0),
	dataf => \io2|ALT_INV_screen_render~11_combout\,
	combout => \io2|charScanLine[0]~7_combout\);

-- Location: FF_X45_Y41_N35
\io2|charScanLine[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charScanLine[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charScanLine\(0));

-- Location: MLABCELL_X45_Y41_N27
\io2|charScanLine[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[2]~6_combout\ = ( \io2|charScanLine\(2) & ( \io2|charScanLine\(0) & ( (!\io2|charScanLine[0]~4_combout\) # ((!\io2|charScanLine[1]~DUPLICATE_q\ & \io2|charScanLine[3]~2_combout\)) ) ) ) # ( !\io2|charScanLine\(2) & ( 
-- \io2|charScanLine\(0) & ( (\io2|charScanLine[0]~4_combout\ & (\io2|charScanLine[1]~DUPLICATE_q\ & \io2|charScanLine[3]~2_combout\)) ) ) ) # ( \io2|charScanLine\(2) & ( !\io2|charScanLine\(0) & ( (!\io2|charScanLine[0]~4_combout\) # 
-- (\io2|charScanLine[3]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000001000000011010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charScanLine[0]~4_combout\,
	datab => \io2|ALT_INV_charScanLine[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_charScanLine[3]~2_combout\,
	datae => \io2|ALT_INV_charScanLine\(2),
	dataf => \io2|ALT_INV_charScanLine\(0),
	combout => \io2|charScanLine[2]~6_combout\);

-- Location: FF_X45_Y41_N28
\io2|charScanLine[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charScanLine[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charScanLine\(2));

-- Location: MLABCELL_X45_Y41_N6
\io2|charScanLine[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[3]~5_combout\ = ( \io2|charScanLine\(3) & ( \io2|screen_render~11_combout\ & ( (!\io2|charScanLine\(0)) # ((!\io2|charScanLine\(2)) # ((!\io2|charScanLine[0]~4_combout\) # (!\io2|charScanLine[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\io2|charScanLine\(3) & ( \io2|screen_render~11_combout\ & ( (\io2|charScanLine\(0) & (\io2|charScanLine\(2) & (\io2|charScanLine[0]~4_combout\ & \io2|charScanLine[1]~DUPLICATE_q\))) ) ) ) # ( \io2|charScanLine\(3) & ( !\io2|screen_render~11_combout\ & ( 
-- !\io2|charScanLine[0]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charScanLine\(0),
	datab => \io2|ALT_INV_charScanLine\(2),
	datac => \io2|ALT_INV_charScanLine[0]~4_combout\,
	datad => \io2|ALT_INV_charScanLine[1]~DUPLICATE_q\,
	datae => \io2|ALT_INV_charScanLine\(3),
	dataf => \io2|ALT_INV_screen_render~11_combout\,
	combout => \io2|charScanLine[3]~5_combout\);

-- Location: FF_X45_Y41_N7
\io2|charScanLine[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charScanLine[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charScanLine\(3));

-- Location: MLABCELL_X45_Y41_N39
\io2|charScanLine[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[3]~2_combout\ = ( \io2|screen_render~11_combout\ & ( (!\io2|charScanLine\(0)) # ((!\io2|charScanLine[1]~DUPLICATE_q\) # ((!\io2|charScanLine\(2)) # (!\io2|charScanLine\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charScanLine\(0),
	datab => \io2|ALT_INV_charScanLine[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_charScanLine\(2),
	datad => \io2|ALT_INV_charScanLine\(3),
	dataf => \io2|ALT_INV_screen_render~11_combout\,
	combout => \io2|charScanLine[3]~2_combout\);

-- Location: MLABCELL_X45_Y41_N3
\io2|charScanLine[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[0]~4_combout\ = ( !\io2|LessThan3~1_combout\ & ( (\io2|LessThan0~0_combout\ & ((!\io2|charScanLine[3]~1_combout\) # ((!\io2|charScanLine[3]~3_combout\) # (!\io2|charScanLine[3]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charScanLine[3]~1_combout\,
	datab => \io2|ALT_INV_charScanLine[3]~3_combout\,
	datac => \io2|ALT_INV_charScanLine[3]~2_combout\,
	datad => \io2|ALT_INV_LessThan0~0_combout\,
	dataf => \io2|ALT_INV_LessThan3~1_combout\,
	combout => \io2|charScanLine[0]~4_combout\);

-- Location: FF_X45_Y41_N31
\io2|charScanLine[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charScanLine[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charScanLine\(1));

-- Location: MLABCELL_X45_Y41_N30
\io2|charScanLine[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charScanLine[1]~8_combout\ = ( \io2|charScanLine[3]~2_combout\ & ( !\io2|charScanLine\(1) $ (((!\io2|charScanLine[0]~4_combout\) # (!\io2|charScanLine\(0)))) ) ) # ( !\io2|charScanLine[3]~2_combout\ & ( (!\io2|charScanLine[0]~4_combout\ & 
-- \io2|charScanLine\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charScanLine[0]~4_combout\,
	datac => \io2|ALT_INV_charScanLine\(0),
	datad => \io2|ALT_INV_charScanLine\(1),
	dataf => \io2|ALT_INV_charScanLine[3]~2_combout\,
	combout => \io2|charScanLine[1]~8_combout\);

-- Location: FF_X45_Y41_N32
\io2|charScanLine[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charScanLine[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charScanLine[1]~DUPLICATE_q\);

-- Location: MLABCELL_X45_Y41_N36
\io2|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal3~0_combout\ = ( \io2|charScanLine\(2) & ( (\io2|charScanLine[1]~DUPLICATE_q\ & (\io2|charScanLine\(0) & \io2|charScanLine\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_charScanLine[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_charScanLine\(0),
	datad => \io2|ALT_INV_charScanLine\(3),
	dataf => \io2|ALT_INV_charScanLine\(2),
	combout => \io2|Equal3~0_combout\);

-- Location: MLABCELL_X45_Y41_N57
\io2|charVert[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charVert[4]~1_combout\ = ( \io2|screen_render~11_combout\ & ( (\io2|Equal3~0_combout\ & (!\io2|LessThan3~1_combout\ & \io2|LessThan0~0_combout\)) ) ) # ( !\io2|screen_render~11_combout\ & ( (!\io2|LessThan3~1_combout\ & \io2|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal3~0_combout\,
	datac => \io2|ALT_INV_LessThan3~1_combout\,
	datad => \io2|ALT_INV_LessThan0~0_combout\,
	dataf => \io2|ALT_INV_screen_render~11_combout\,
	combout => \io2|charVert[4]~1_combout\);

-- Location: FF_X44_Y41_N56
\io2|charVert[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charVert~2_combout\,
	ena => \io2|charVert[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charVert\(0));

-- Location: FF_X43_Y41_N10
\io2|charVert[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charVert~3_combout\,
	ena => \io2|charVert[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charVert\(1));

-- Location: LABCELL_X43_Y41_N9
\io2|charVert~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charVert~3_combout\ = ( \io2|screen_render~11_combout\ & ( !\io2|charVert\(0) $ (!\io2|charVert\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charVert\(0),
	datad => \io2|ALT_INV_charVert\(1),
	dataf => \io2|ALT_INV_screen_render~11_combout\,
	combout => \io2|charVert~3_combout\);

-- Location: FF_X43_Y41_N11
\io2|charVert[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|charVert~3_combout\,
	ena => \io2|charVert[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charVert[1]~DUPLICATE_q\);

-- Location: MLABCELL_X45_Y41_N12
\io2|charVert~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charVert~0_combout\ = ( \io2|charVert\(2) & ( (\io2|screen_render~11_combout\ & ((!\io2|charVert[1]~DUPLICATE_q\) # (!\io2|charVert\(0)))) ) ) # ( !\io2|charVert\(2) & ( (\io2|charVert[1]~DUPLICATE_q\ & (\io2|screen_render~11_combout\ & 
-- \io2|charVert\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_charVert[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_screen_render~11_combout\,
	datad => \io2|ALT_INV_charVert\(0),
	dataf => \io2|ALT_INV_charVert\(2),
	combout => \io2|charVert~0_combout\);

-- Location: FF_X44_Y41_N2
\io2|charVert[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|charVert~0_combout\,
	sload => VCC,
	ena => \io2|charVert[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charVert\(2));

-- Location: MLABCELL_X45_Y41_N48
\io2|charVert~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charVert~4_combout\ = ( \io2|charVert\(2) & ( (\io2|screen_render~11_combout\ & (!\io2|charVert\(3) $ (((!\io2|charVert\(0)) # (!\io2|charVert[1]~DUPLICATE_q\))))) ) ) # ( !\io2|charVert\(2) & ( (\io2|screen_render~11_combout\ & \io2|charVert\(3)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000001010101000000000101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~11_combout\,
	datab => \io2|ALT_INV_charVert\(0),
	datac => \io2|ALT_INV_charVert[1]~DUPLICATE_q\,
	datad => \io2|ALT_INV_charVert\(3),
	dataf => \io2|ALT_INV_charVert\(2),
	combout => \io2|charVert~4_combout\);

-- Location: FF_X44_Y41_N47
\io2|charVert[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|charVert~4_combout\,
	sload => VCC,
	ena => \io2|charVert[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charVert\(3));

-- Location: MLABCELL_X45_Y41_N18
\io2|charVert~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|charVert~5_combout\ = ( \io2|charVert\(3) & ( \io2|screen_render~11_combout\ & ( !\io2|charVert\(4) $ (((!\io2|charVert[1]~DUPLICATE_q\) # ((!\io2|charVert\(2)) # (!\io2|charVert\(0))))) ) ) ) # ( !\io2|charVert\(3) & ( \io2|screen_render~11_combout\ 
-- & ( \io2|charVert\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charVert[1]~DUPLICATE_q\,
	datab => \io2|ALT_INV_charVert\(2),
	datac => \io2|ALT_INV_charVert\(4),
	datad => \io2|ALT_INV_charVert\(0),
	datae => \io2|ALT_INV_charVert\(3),
	dataf => \io2|ALT_INV_screen_render~11_combout\,
	combout => \io2|charVert~5_combout\);

-- Location: FF_X44_Y41_N59
\io2|charVert[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|charVert~5_combout\,
	sload => VCC,
	ena => \io2|charVert[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charVert\(4));

-- Location: LABCELL_X43_Y41_N30
\io2|Add51~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~17_sumout\ = SUM(( \io2|startAddr\(4) ) + ( VCC ) + ( !VCC ))
-- \io2|Add51~18\ = CARRY(( \io2|startAddr\(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(4),
	cin => GND,
	sumout => \io2|Add51~17_sumout\,
	cout => \io2|Add51~18\);

-- Location: LABCELL_X43_Y41_N36
\io2|Add51~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~25_sumout\ = SUM(( \io2|startAddr\(6) ) + ( VCC ) + ( \io2|Add51~22\ ))
-- \io2|Add51~26\ = CARRY(( \io2|startAddr\(6) ) + ( VCC ) + ( \io2|Add51~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(6),
	cin => \io2|Add51~22\,
	sumout => \io2|Add51~25_sumout\,
	cout => \io2|Add51~26\);

-- Location: LABCELL_X43_Y41_N39
\io2|Add51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~1_sumout\ = SUM(( \io2|startAddr\(7) ) + ( GND ) + ( \io2|Add51~26\ ))
-- \io2|Add51~2\ = CARRY(( \io2|startAddr\(7) ) + ( GND ) + ( \io2|Add51~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_startAddr\(7),
	cin => \io2|Add51~26\,
	sumout => \io2|Add51~1_sumout\,
	cout => \io2|Add51~2\);

-- Location: MLABCELL_X45_Y42_N3
\io2|Add11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~17_sumout\ = SUM(( \io2|charHoriz\(1) ) + ( GND ) + ( \io2|Add11~26\ ))
-- \io2|Add11~18\ = CARRY(( \io2|charHoriz\(1) ) + ( GND ) + ( \io2|Add11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charHoriz\(1),
	cin => \io2|Add11~26\,
	sumout => \io2|Add11~17_sumout\,
	cout => \io2|Add11~18\);

-- Location: FF_X45_Y42_N4
\io2|charHoriz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add11~17_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(1));

-- Location: LABCELL_X43_Y42_N12
\io2|Mod0|auto_generated|divider|divider|op_4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~50_cout\);

-- Location: LABCELL_X43_Y42_N15
\io2|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \io2|charHoriz\(1) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~50_cout\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( \io2|charHoriz\(1) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(1),
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~50_cout\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X42_Y42_N12
\io2|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|charHoriz\(1))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|charHoriz\(1))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_charHoriz\(1),
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X39_Y42_N48
\io2|Mod0|auto_generated|divider|divider|StageOut[157]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\)) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|charHoriz\(1)))) ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|op_4~5_sumout\)) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\io2|charHoriz\(1)))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \io2|ALT_INV_charHoriz\(1),
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[157]~1_combout\);

-- Location: MLABCELL_X45_Y42_N6
\io2|Add11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~21_sumout\ = SUM(( \io2|charHoriz\(2) ) + ( GND ) + ( \io2|Add11~18\ ))
-- \io2|Add11~22\ = CARRY(( \io2|charHoriz\(2) ) + ( GND ) + ( \io2|Add11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(2),
	cin => \io2|Add11~18\,
	sumout => \io2|Add11~21_sumout\,
	cout => \io2|Add11~22\);

-- Location: FF_X45_Y42_N35
\io2|charHoriz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add11~21_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	sload => VCC,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(2));

-- Location: LABCELL_X44_Y41_N30
\io2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~1_sumout\ = SUM(( !\io2|charVert\(0) $ (!\io2|startAddr\(4)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add1~2\ = CARRY(( !\io2|charVert\(0) $ (!\io2|startAddr\(4)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add1~3\ = SHARE((\io2|charVert\(0) & \io2|startAddr\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charVert\(0),
	datad => \io2|ALT_INV_startAddr\(4),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add1~1_sumout\,
	cout => \io2|Add1~2\,
	shareout => \io2|Add1~3\);

-- Location: LABCELL_X44_Y41_N33
\io2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~5_sumout\ = SUM(( !\io2|startAddr\(5) $ (!\io2|charVert\(1)) ) + ( \io2|Add1~3\ ) + ( \io2|Add1~2\ ))
-- \io2|Add1~6\ = CARRY(( !\io2|startAddr\(5) $ (!\io2|charVert\(1)) ) + ( \io2|Add1~3\ ) + ( \io2|Add1~2\ ))
-- \io2|Add1~7\ = SHARE((\io2|startAddr\(5) & \io2|charVert\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_startAddr\(5),
	datac => \io2|ALT_INV_charVert\(1),
	cin => \io2|Add1~2\,
	sharein => \io2|Add1~3\,
	sumout => \io2|Add1~5_sumout\,
	cout => \io2|Add1~6\,
	shareout => \io2|Add1~7\);

-- Location: LABCELL_X44_Y41_N36
\io2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~9_sumout\ = SUM(( !\io2|charVert\(2) $ (!\io2|charVert\(0) $ (\io2|startAddr\(6))) ) + ( \io2|Add1~7\ ) + ( \io2|Add1~6\ ))
-- \io2|Add1~10\ = CARRY(( !\io2|charVert\(2) $ (!\io2|charVert\(0) $ (\io2|startAddr\(6))) ) + ( \io2|Add1~7\ ) + ( \io2|Add1~6\ ))
-- \io2|Add1~11\ = SHARE((!\io2|charVert\(2) & (\io2|charVert\(0) & \io2|startAddr\(6))) # (\io2|charVert\(2) & ((\io2|startAddr\(6)) # (\io2|charVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charVert\(2),
	datac => \io2|ALT_INV_charVert\(0),
	datad => \io2|ALT_INV_startAddr\(6),
	cin => \io2|Add1~6\,
	sharein => \io2|Add1~7\,
	sumout => \io2|Add1~9_sumout\,
	cout => \io2|Add1~10\,
	shareout => \io2|Add1~11\);

-- Location: LABCELL_X44_Y41_N39
\io2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~13_sumout\ = SUM(( !\io2|charVert\(1) $ (!\io2|charVert\(3)) ) + ( \io2|Add1~11\ ) + ( \io2|Add1~10\ ))
-- \io2|Add1~14\ = CARRY(( !\io2|charVert\(1) $ (!\io2|charVert\(3)) ) + ( \io2|Add1~11\ ) + ( \io2|Add1~10\ ))
-- \io2|Add1~15\ = SHARE((\io2|charVert\(1) & \io2|charVert\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charVert\(1),
	datad => \io2|ALT_INV_charVert\(3),
	cin => \io2|Add1~10\,
	sharein => \io2|Add1~11\,
	sumout => \io2|Add1~13_sumout\,
	cout => \io2|Add1~14\,
	shareout => \io2|Add1~15\);

-- Location: LABCELL_X44_Y41_N42
\io2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~17_sumout\ = SUM(( !\io2|charVert\(2) $ (!\io2|charVert\(4)) ) + ( \io2|Add1~15\ ) + ( \io2|Add1~14\ ))
-- \io2|Add1~18\ = CARRY(( !\io2|charVert\(2) $ (!\io2|charVert\(4)) ) + ( \io2|Add1~15\ ) + ( \io2|Add1~14\ ))
-- \io2|Add1~19\ = SHARE((\io2|charVert\(2) & \io2|charVert\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charVert\(2),
	datad => \io2|ALT_INV_charVert\(4),
	cin => \io2|Add1~14\,
	sharein => \io2|Add1~15\,
	sumout => \io2|Add1~17_sumout\,
	cout => \io2|Add1~18\,
	shareout => \io2|Add1~19\);

-- Location: LABCELL_X44_Y41_N45
\io2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~21_sumout\ = SUM(( \io2|charVert\(3) ) + ( \io2|Add1~19\ ) + ( \io2|Add1~18\ ))
-- \io2|Add1~22\ = CARRY(( \io2|charVert\(3) ) + ( \io2|Add1~19\ ) + ( \io2|Add1~18\ ))
-- \io2|Add1~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charVert\(3),
	cin => \io2|Add1~18\,
	sharein => \io2|Add1~19\,
	sumout => \io2|Add1~21_sumout\,
	cout => \io2|Add1~22\,
	shareout => \io2|Add1~23\);

-- Location: LABCELL_X44_Y41_N48
\io2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~25_sumout\ = SUM(( \io2|charVert\(4) ) + ( \io2|Add1~23\ ) + ( \io2|Add1~22\ ))
-- \io2|Add1~26\ = CARRY(( \io2|charVert\(4) ) + ( \io2|Add1~23\ ) + ( \io2|Add1~22\ ))
-- \io2|Add1~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charVert\(4),
	cin => \io2|Add1~22\,
	sharein => \io2|Add1~23\,
	sumout => \io2|Add1~25_sumout\,
	cout => \io2|Add1~26\,
	shareout => \io2|Add1~27\);

-- Location: LABCELL_X43_Y41_N45
\io2|Add51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~9_sumout\ = SUM(( \io2|startAddr\(9) ) + ( GND ) + ( \io2|Add51~6\ ))
-- \io2|Add51~10\ = CARRY(( \io2|startAddr\(9) ) + ( GND ) + ( \io2|Add51~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_startAddr\(9),
	cin => \io2|Add51~6\,
	sumout => \io2|Add51~9_sumout\,
	cout => \io2|Add51~10\);

-- Location: LABCELL_X43_Y41_N48
\io2|Add51~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~13_sumout\ = SUM(( \io2|startAddr\(10) ) + ( GND ) + ( \io2|Add51~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(10),
	cin => \io2|Add51~10\,
	sumout => \io2|Add51~13_sumout\);

-- Location: FF_X43_Y41_N2
\io2|startAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~13_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(10));

-- Location: MLABCELL_X45_Y42_N9
\io2|Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~13_sumout\ = SUM(( \io2|charHoriz\(3) ) + ( GND ) + ( \io2|Add11~22\ ))
-- \io2|Add11~14\ = CARRY(( \io2|charHoriz\(3) ) + ( GND ) + ( \io2|Add11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charHoriz\(3),
	cin => \io2|Add11~22\,
	sumout => \io2|Add11~13_sumout\,
	cout => \io2|Add11~14\);

-- Location: FF_X45_Y42_N38
\io2|charHoriz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add11~13_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	sload => VCC,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(3));

-- Location: MLABCELL_X45_Y42_N12
\io2|Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~5_sumout\ = SUM(( \io2|charHoriz\(4) ) + ( GND ) + ( \io2|Add11~14\ ))
-- \io2|Add11~6\ = CARRY(( \io2|charHoriz\(4) ) + ( GND ) + ( \io2|Add11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(4),
	cin => \io2|Add11~14\,
	sumout => \io2|Add11~5_sumout\,
	cout => \io2|Add11~6\);

-- Location: FF_X43_Y42_N2
\io2|charHoriz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add11~5_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	sload => VCC,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(4));

-- Location: MLABCELL_X45_Y42_N15
\io2|Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~9_sumout\ = SUM(( \io2|charHoriz\(5) ) + ( GND ) + ( \io2|Add11~6\ ))
-- \io2|Add11~10\ = CARRY(( \io2|charHoriz\(5) ) + ( GND ) + ( \io2|Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(5),
	cin => \io2|Add11~6\,
	sumout => \io2|Add11~9_sumout\,
	cout => \io2|Add11~10\);

-- Location: FF_X45_Y42_N32
\io2|charHoriz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add11~9_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	sload => VCC,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(5));

-- Location: MLABCELL_X45_Y42_N18
\io2|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add11~1_sumout\ = SUM(( \io2|charHoriz\(6) ) + ( GND ) + ( \io2|Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(6),
	cin => \io2|Add11~10\,
	sumout => \io2|Add11~1_sumout\);

-- Location: FF_X45_Y42_N53
\io2|charHoriz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add11~1_sumout\,
	sclr => \io2|charHoriz~0_combout\,
	sload => VCC,
	ena => \io2|charHoriz[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|charHoriz\(6));

-- Location: LABCELL_X44_Y41_N0
\io2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~1_sumout\ = SUM(( \io2|charHoriz\(4) ) + ( \io2|Add1~1_sumout\ ) + ( !VCC ))
-- \io2|Add0~2\ = CARRY(( \io2|charHoriz\(4) ) + ( \io2|Add1~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add1~1_sumout\,
	datad => \io2|ALT_INV_charHoriz\(4),
	cin => GND,
	sumout => \io2|Add0~1_sumout\,
	cout => \io2|Add0~2\);

-- Location: LABCELL_X44_Y41_N3
\io2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~5_sumout\ = SUM(( \io2|charHoriz\(5) ) + ( \io2|Add1~5_sumout\ ) + ( \io2|Add0~2\ ))
-- \io2|Add0~6\ = CARRY(( \io2|charHoriz\(5) ) + ( \io2|Add1~5_sumout\ ) + ( \io2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add1~5_sumout\,
	datad => \io2|ALT_INV_charHoriz\(5),
	cin => \io2|Add0~2\,
	sumout => \io2|Add0~5_sumout\,
	cout => \io2|Add0~6\);

-- Location: LABCELL_X44_Y41_N6
\io2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~9_sumout\ = SUM(( \io2|Add1~9_sumout\ ) + ( \io2|charHoriz\(6) ) + ( \io2|Add0~6\ ))
-- \io2|Add0~10\ = CARRY(( \io2|Add1~9_sumout\ ) + ( \io2|charHoriz\(6) ) + ( \io2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(6),
	datad => \io2|ALT_INV_Add1~9_sumout\,
	cin => \io2|Add0~6\,
	sumout => \io2|Add0~9_sumout\,
	cout => \io2|Add0~10\);

-- Location: LABCELL_X44_Y41_N9
\io2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~13_sumout\ = SUM(( \io2|startAddr\(7) ) + ( \io2|Add1~13_sumout\ ) + ( \io2|Add0~10\ ))
-- \io2|Add0~14\ = CARRY(( \io2|startAddr\(7) ) + ( \io2|Add1~13_sumout\ ) + ( \io2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add1~13_sumout\,
	datad => \io2|ALT_INV_startAddr\(7),
	cin => \io2|Add0~10\,
	sumout => \io2|Add0~13_sumout\,
	cout => \io2|Add0~14\);

-- Location: LABCELL_X44_Y41_N12
\io2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~17_sumout\ = SUM(( \io2|Add1~17_sumout\ ) + ( \io2|startAddr\(8) ) + ( \io2|Add0~14\ ))
-- \io2|Add0~18\ = CARRY(( \io2|Add1~17_sumout\ ) + ( \io2|startAddr\(8) ) + ( \io2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add1~17_sumout\,
	dataf => \io2|ALT_INV_startAddr\(8),
	cin => \io2|Add0~14\,
	sumout => \io2|Add0~17_sumout\,
	cout => \io2|Add0~18\);

-- Location: LABCELL_X44_Y41_N15
\io2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~21_sumout\ = SUM(( \io2|Add1~21_sumout\ ) + ( \io2|startAddr\(9) ) + ( \io2|Add0~18\ ))
-- \io2|Add0~22\ = CARRY(( \io2|Add1~21_sumout\ ) + ( \io2|startAddr\(9) ) + ( \io2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(9),
	datad => \io2|ALT_INV_Add1~21_sumout\,
	cin => \io2|Add0~18\,
	sumout => \io2|Add0~21_sumout\,
	cout => \io2|Add0~22\);

-- Location: LABCELL_X44_Y41_N18
\io2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~25_sumout\ = SUM(( \io2|startAddr\(10) ) + ( \io2|Add1~25_sumout\ ) + ( \io2|Add0~22\ ))
-- \io2|Add0~26\ = CARRY(( \io2|startAddr\(10) ) + ( \io2|Add1~25_sumout\ ) + ( \io2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add1~25_sumout\,
	datad => \io2|ALT_INV_startAddr\(10),
	cin => \io2|Add0~22\,
	sumout => \io2|Add0~25_sumout\,
	cout => \io2|Add0~26\);

-- Location: LABCELL_X44_Y41_N21
\io2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~33_sumout\ = SUM(( \io2|Add1~29_sumout\ ) + ( GND ) + ( \io2|Add0~26\ ))
-- \io2|Add0~34\ = CARRY(( \io2|Add1~29_sumout\ ) + ( GND ) + ( \io2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add1~29_sumout\,
	cin => \io2|Add0~26\,
	sumout => \io2|Add0~33_sumout\,
	cout => \io2|Add0~34\);

-- Location: LABCELL_X44_Y42_N0
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ = SUM(( \io2|charHoriz\(2) ) + ( !VCC ) + ( !VCC ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ = CARRY(( \io2|charHoriz\(2) ) + ( !VCC ) + ( !VCC ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(2),
	cin => GND,
	sharein => GND,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~6\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~7\);

-- Location: LABCELL_X44_Y42_N3
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ = SUM(( !\io2|charHoriz\(3) ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ 
-- ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ = CARRY(( !\io2|charHoriz\(3) ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ = SHARE(\io2|charHoriz\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charHoriz\(3),
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~6\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~7\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~11\);

-- Location: LABCELL_X44_Y42_N6
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\ = SUM(( !\io2|Add0~1_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ = CARRY(( !\io2|Add0~1_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ = SHARE(\io2|Add0~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~1_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~11\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\);

-- Location: LABCELL_X44_Y42_N9
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ = SUM(( !\io2|Add0~5_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ = CARRY(( !\io2|Add0~5_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ = SHARE(\io2|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~5_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~15\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~18\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~19\);

-- Location: LABCELL_X44_Y42_N12
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\ = SUM(( \io2|Add0~9_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ = CARRY(( \io2|Add0~9_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~9_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~18\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~19\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~22\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~23\);

-- Location: LABCELL_X44_Y42_N15
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ = SUM(( !\io2|Add0~13_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ = CARRY(( !\io2|Add0~13_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ 
-- ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ = SHARE(\io2|Add0~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~13_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~22\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~23\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~26\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~27\);

-- Location: LABCELL_X44_Y42_N18
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\ = SUM(( \io2|Add0~17_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ = CARRY(( \io2|Add0~17_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~17_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~26\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~27\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~30\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~31\);

-- Location: LABCELL_X44_Y42_N21
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ = SUM(( \io2|Add0~21_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ = CARRY(( \io2|Add0~21_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~21_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~30\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~31\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~34\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~35\);

-- Location: LABCELL_X44_Y42_N24
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\ = SUM(( \io2|Add0~25_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ = CARRY(( \io2|Add0~25_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add0~25_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~34\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~35\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\);

-- Location: LABCELL_X44_Y42_N27
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ = SUM(( \io2|Add0~33_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ = CARRY(( \io2|Add0~33_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add0~33_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~38\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~39\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~46\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~47\);

-- Location: LABCELL_X44_Y42_N30
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\ = SUM(( \io2|Add0~29_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ = CARRY(( \io2|Add0~29_sumout\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ 
-- ))
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~29_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~46\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~47\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42\,
	shareout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\);

-- Location: LABCELL_X44_Y42_N33
\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ = SUM(( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ ) + ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~42\,
	sharein => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~43\,
	sumout => \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\);

-- Location: LABCELL_X43_Y42_N18
\io2|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|charHoriz\(2))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|charHoriz\(2))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charHoriz\(2),
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X45_Y42_N57
\io2|Mod0|auto_generated|divider|divider|StageOut[130]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ & ( \io2|charHoriz\(2) ) ) ) 
-- # ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ ) ) # ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( 
-- !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ & ( \io2|charHoriz\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charHoriz\(2),
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\);

-- Location: MLABCELL_X42_Y42_N15
\io2|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X39_Y42_N39
\io2|Mod0|auto_generated|divider|divider|StageOut[158]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\)) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\))) ) ) ) # ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|op_4~9_sumout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout\))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~13_sumout\ & ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[158]~3_combout\);

-- Location: LABCELL_X44_Y42_N57
\io2|Mod0|auto_generated|divider|divider|StageOut[131]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[131]~24_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[131]~24_combout\);

-- Location: LABCELL_X44_Y42_N36
\io2|Mod0|auto_generated|divider|divider|StageOut[131]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[131]~25_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|charHoriz\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_charHoriz\(3),
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[131]~25_combout\);

-- Location: LABCELL_X43_Y42_N21
\io2|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\io2|Mod0|auto_generated|divider|divider|StageOut[131]~25_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[131]~24_combout\) ) + ( VCC ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (\io2|Mod0|auto_generated|divider|divider|StageOut[131]~25_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[131]~24_combout\) ) + ( VCC ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~24_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~25_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X41_Y42_N36
\io2|Mod0|auto_generated|divider|divider|StageOut[131]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|charHoriz\(3) ) ) ) 
-- # ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|charHoriz\(3) ) ) ) # ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_charHoriz\(3),
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\);

-- Location: MLABCELL_X42_Y42_N18
\io2|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X39_Y42_N24
\io2|Mod0|auto_generated|divider|divider|StageOut[159]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\)) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\))) ) ) ) # ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|StageOut[131]~4_combout\))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[159]~5_combout\);

-- Location: LABCELL_X41_Y42_N48
\io2|Mod0|auto_generated|divider|divider|StageOut[132]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add0~1_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\);

-- Location: LABCELL_X41_Y42_N57
\io2|Mod0|auto_generated|divider|divider|StageOut[132]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\);

-- Location: LABCELL_X43_Y42_N24
\io2|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~1_sumout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~1_sumout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add0~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X42_Y42_N21
\io2|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X39_Y42_N12
\io2|Mod0|auto_generated|divider|divider|StageOut[160]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\))) ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|StageOut[132]~6_combout\)) 
-- # (\io2|Mod0|auto_generated|divider|divider|StageOut[132]~7_combout\))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[160]~8_combout\);

-- Location: LABCELL_X44_Y42_N51
\io2|Mod0|auto_generated|divider|divider|StageOut[133]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) # (\io2|Add0~5_sumout\) 
-- ) ) # ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ & ( (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & \io2|Add0~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|ALT_INV_Add0~5_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\);

-- Location: LABCELL_X44_Y42_N39
\io2|Mod0|auto_generated|divider|divider|StageOut[133]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout\ = ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout\);

-- Location: LABCELL_X44_Y42_N48
\io2|Mod0|auto_generated|divider|divider|StageOut[133]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[133]~27_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~5_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[133]~27_combout\);

-- Location: LABCELL_X43_Y42_N27
\io2|Mod0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~27_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~18\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~22\ = CARRY(( (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~27_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~26_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~27_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~18\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X42_Y42_N24
\io2|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X39_Y42_N54
\io2|Mod0|auto_generated|divider|divider|StageOut[161]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\)) ) ) ) # ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|StageOut[133]~9_combout\)) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~25_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[161]~10_combout\);

-- Location: LABCELL_X41_Y42_N33
\io2|Mod0|auto_generated|divider|divider|StageOut[134]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\);

-- Location: LABCELL_X43_Y42_N30
\io2|Mod0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~9_sumout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~22\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~9_sumout\)) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add0~9_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~22\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X45_Y42_N24
\io2|Mod0|auto_generated|divider|divider|StageOut[134]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|ALT_INV_Add0~9_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\);

-- Location: MLABCELL_X42_Y42_N27
\io2|Mod0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X41_Y42_N12
\io2|Mod0|auto_generated|divider|divider|StageOut[162]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[134]~12_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011010111110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[162]~13_combout\);

-- Location: LABCELL_X41_Y42_N21
\io2|Mod0|auto_generated|divider|divider|StageOut[135]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~13_sumout\ ) 
-- ) ) # ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~13_sumout\ ) ) ) # ( 
-- \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add0~13_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\);

-- Location: LABCELL_X43_Y42_N9
\io2|Mod0|auto_generated|divider|divider|StageOut[135]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[135]~28_combout\ = ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[135]~28_combout\);

-- Location: LABCELL_X43_Y42_N54
\io2|Mod0|auto_generated|divider|divider|StageOut[135]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[135]~29_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~13_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[135]~29_combout\);

-- Location: LABCELL_X43_Y42_N33
\io2|Mod0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (\io2|Mod0|auto_generated|divider|divider|StageOut[135]~29_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[135]~28_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~26\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~30\ = CARRY(( (\io2|Mod0|auto_generated|divider|divider|StageOut[135]~29_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[135]~28_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~29_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~26\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X42_Y42_N30
\io2|Mod0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~30\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~30\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X41_Y42_N0
\io2|Mod0|auto_generated|divider|divider|StageOut[163]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \io2|Mod0|auto_generated|divider|divider|StageOut[135]~14_combout\ ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_4~29_sumout\ 
-- ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~33_sumout\ ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[163]~15_combout\);

-- Location: LABCELL_X41_Y42_N9
\io2|Mod0|auto_generated|divider|divider|StageOut[136]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\);

-- Location: LABCELL_X41_Y42_N27
\io2|Mod0|auto_generated|divider|divider|StageOut[136]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add0~17_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\);

-- Location: LABCELL_X43_Y42_N36
\io2|Mod0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~17_sumout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~30\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~17_sumout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add0~17_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~30\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X42_Y42_N33
\io2|Mod0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~34\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~34\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X39_Y42_N0
\io2|Mod0|auto_generated|divider|divider|StageOut[164]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( ((!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\) ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( 
-- \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout\) # 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[136]~16_combout\))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \io2|Mod0|auto_generated|divider|divider|op_5~37_sumout\ ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[164]~18_combout\);

-- Location: MLABCELL_X42_Y42_N0
\io2|Mod0|auto_generated|divider|divider|StageOut[137]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) # 
-- (\io2|Add0~21_sumout\) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ & ( (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & \io2|Add0~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|ALT_INV_Add0~21_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\);

-- Location: LABCELL_X43_Y42_N6
\io2|Mod0|auto_generated|divider|divider|StageOut[137]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[137]~30_combout\ = ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[137]~30_combout\);

-- Location: LABCELL_X44_Y42_N42
\io2|Mod0|auto_generated|divider|divider|StageOut[137]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[137]~31_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~21_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[137]~31_combout\);

-- Location: LABCELL_X43_Y42_N39
\io2|Mod0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~31_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~30_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~34\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~38\ = CARRY(( (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~31_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~30_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~30_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~31_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~34\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X42_Y42_N36
\io2|Mod0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~38\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~38\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X39_Y42_N21
\io2|Mod0|auto_generated|divider|divider|StageOut[165]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\)) ) ) ) # ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|StageOut[137]~19_combout\)) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~41_sumout\ & ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[165]~20_combout\);

-- Location: LABCELL_X44_Y42_N45
\io2|Mod0|auto_generated|divider|divider|StageOut[138]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\);

-- Location: MLABCELL_X42_Y42_N54
\io2|Mod0|auto_generated|divider|divider|StageOut[138]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\ = ( \io2|Add0~25_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|ALT_INV_Add0~25_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\);

-- Location: LABCELL_X43_Y42_N42
\io2|Mod0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~25_sumout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~38\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\))) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add0~25_sumout\)) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add0~25_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~38\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X42_Y42_N39
\io2|Mod0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~42\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\))) ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~21_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~22_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~42\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X39_Y42_N42
\io2|Mod0|auto_generated|divider|divider|StageOut[166]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\))) ) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[138]~21_combout\))) ) ) ) # ( \io2|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( 
-- !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~21_combout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[138]~22_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[166]~23_combout\);

-- Location: LABCELL_X39_Y37_N3
\io2|display_store~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~2_combout\ = ( \io2|param1\(1) & ( \io2|param1\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_param1\(1),
	combout => \io2|display_store~2_combout\);

-- Location: MLABCELL_X37_Y39_N42
\io2|attInverse~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~1_combout\ = ( \io2|param1\(4) & ( \io2|param1\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param1\(3),
	datae => \io2|ALT_INV_param1\(4),
	combout => \io2|attInverse~1_combout\);

-- Location: MLABCELL_X37_Y39_N15
\io2|cursorVert~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~0_combout\ = ( !\io2|param1\(6) & ( !\io2|param1\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_param1\(6),
	dataf => \io2|ALT_INV_param1\(5),
	combout => \io2|cursorVert~0_combout\);

-- Location: MLABCELL_X37_Y39_N24
\io2|attInverse~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~2_combout\ = ( !\io2|param1\(2) & ( \io2|cursorVert~0_combout\ & ( (\io2|param1\(1) & (\io2|attInverse~1_combout\ & (\io2|param1\(0) & \io2|attInverse~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(1),
	datab => \io2|ALT_INV_attInverse~1_combout\,
	datac => \io2|ALT_INV_param1\(0),
	datad => \io2|ALT_INV_attInverse~q\,
	datae => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_cursorVert~0_combout\,
	combout => \io2|attInverse~2_combout\);

-- Location: LABCELL_X43_Y37_N0
\io2|Equal47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal47~2_combout\ = ( \io2|Equal47~1_combout\ & ( \io2|Equal47~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal47~0_combout\,
	dataf => \io2|ALT_INV_Equal47~1_combout\,
	combout => \io2|Equal47~2_combout\);

-- Location: LABCELL_X39_Y40_N42
\io2|attInverse~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~3_combout\ = ( \io2|attInverse~0_combout\ & ( (!\io2|attInverse~2_combout\ & (!\io2|Equal47~2_combout\ & \io2|attInverse~q\)) ) ) # ( !\io2|attInverse~0_combout\ & ( (!\io2|attInverse~2_combout\ & ((!\io2|attInverse~q\) # 
-- (\io2|Equal47~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100110011000000110000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_attInverse~2_combout\,
	datac => \io2|ALT_INV_Equal47~2_combout\,
	datad => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_attInverse~0_combout\,
	combout => \io2|attInverse~3_combout\);

-- Location: MLABCELL_X42_Y37_N45
\io2|attInverse~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~4_combout\ = ( !\io2|display_store~5_combout\ & ( (!\io2|dispState.idle~q\ & (\io2|display_store~35_combout\ & \n_reset~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_display_store~35_combout\,
	datad => \ALT_INV_n_reset~input_o\,
	dataf => \io2|ALT_INV_display_store~5_combout\,
	combout => \io2|attInverse~4_combout\);

-- Location: FF_X39_Y40_N44
\io2|attInverse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|attInverse~3_combout\,
	ena => \io2|attInverse~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|attInverse~q\);

-- Location: LABCELL_X39_Y37_N54
\io2|attInverse~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~0_combout\ = ( \io2|param1\(0) & ( \io2|param1\(4) ) ) # ( !\io2|param1\(0) & ( \io2|param1\(4) ) ) # ( \io2|param1\(0) & ( !\io2|param1\(4) & ( (!\io2|display_store~2_combout\) # (((!\io2|cursorVert~0_combout\) # (\io2|attInverse~q\)) # 
-- (\io2|param1\(3))) ) ) ) # ( !\io2|param1\(0) & ( !\io2|param1\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~2_combout\,
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_attInverse~q\,
	datad => \io2|ALT_INV_cursorVert~0_combout\,
	datae => \io2|ALT_INV_param1\(0),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|attInverse~0_combout\);

-- Location: LABCELL_X39_Y37_N39
\io2|display_store~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~4_combout\ = ( !\io2|param1\(4) & ( (\io2|param1\(6) & (\io2|param1\(5) & (!\io2|param1\(3) $ (!\io2|param1\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000000010000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(3),
	datab => \io2|ALT_INV_param1\(6),
	datac => \io2|ALT_INV_param1\(5),
	datad => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|display_store~4_combout\);

-- Location: MLABCELL_X37_Y40_N9
\io2|dispAttWRData~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~16_combout\ = ( \io2|display_store~4_combout\ & ( !\io2|attInverse~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_display_store~4_combout\,
	combout => \io2|dispAttWRData~16_combout\);

-- Location: LABCELL_X39_Y37_N42
\io2|dispAttWRData~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~21_combout\ = ( !\io2|param1\(6) & ( \io2|param1\(4) & ( (\io2|display_store~2_combout\ & (\io2|param1\(3) & (\io2|attInverse~q\ & !\io2|param1\(5)))) ) ) ) # ( !\io2|param1\(6) & ( !\io2|param1\(4) & ( (!\io2|display_store~2_combout\ & 
-- (!\io2|param1\(3) & (\io2|attInverse~q\ & \io2|param1\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~2_combout\,
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_attInverse~q\,
	datad => \io2|ALT_INV_param1\(5),
	datae => \io2|ALT_INV_param1\(6),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|dispAttWRData~21_combout\);

-- Location: LABCELL_X39_Y37_N24
\io2|dispAttWRData~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~1_combout\ = ( \io2|param1\(6) & ( \io2|param1\(4) & ( (!\io2|param1\(5) & (\io2|param1\(3) & ((\io2|param1\(2)) # (\io2|param1\(1))))) ) ) ) # ( \io2|param1\(6) & ( !\io2|param1\(4) & ( (!\io2|param1\(1) & (\io2|param1\(5) & 
-- (!\io2|param1\(3) & !\io2|param1\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(1),
	datab => \io2|ALT_INV_param1\(5),
	datac => \io2|ALT_INV_param1\(3),
	datad => \io2|ALT_INV_param1\(2),
	datae => \io2|ALT_INV_param1\(6),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|dispAttWRData~1_combout\);

-- Location: MLABCELL_X37_Y40_N12
\io2|dispAttWRData~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~17_combout\ = ( \io2|dispAttWRData~1_combout\ & ( \io2|attInverse~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_dispAttWRData~1_combout\,
	combout => \io2|dispAttWRData~17_combout\);

-- Location: LABCELL_X39_Y40_N54
\io2|dispAttWRData~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~23_combout\ = ( \io2|dispAttWRData\(1) & ( (\io2|attInverse~0_combout\ & (!\io2|attInverse~2_combout\ & (\io2|dispAttWRData\(5) & !\io2|Equal47~2_combout\))) ) ) # ( !\io2|dispAttWRData\(1) & ( (!\io2|attInverse~0_combout\) # 
-- (((\io2|dispAttWRData\(5) & !\io2|Equal47~2_combout\)) # (\io2|attInverse~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111011101111111011101100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_attInverse~0_combout\,
	datab => \io2|ALT_INV_attInverse~2_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(5),
	datad => \io2|ALT_INV_Equal47~2_combout\,
	dataf => \io2|ALT_INV_dispAttWRData\(1),
	combout => \io2|dispAttWRData~23_combout\);

-- Location: MLABCELL_X37_Y39_N33
\io2|dispAttWRData~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~0_combout\ = ( \io2|param1\(3) & ( \io2|param1\(5) & ( (!\io2|param1\(4) & !\io2|param1\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(4),
	datac => \io2|ALT_INV_param1\(6),
	datae => \io2|ALT_INV_param1\(3),
	dataf => \io2|ALT_INV_param1\(5),
	combout => \io2|dispAttWRData~0_combout\);

-- Location: MLABCELL_X37_Y40_N15
\io2|dispAttWRData~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~22_combout\ = ( \io2|dispAttWRData~0_combout\ & ( !\io2|attInverse~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_dispAttWRData~0_combout\,
	combout => \io2|dispAttWRData~22_combout\);

-- Location: MLABCELL_X37_Y40_N42
\io2|dispAttWRData~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~24_combout\ = ( \io2|dispAttWRData~23_combout\ & ( \io2|dispAttWRData~22_combout\ & ( !\io2|param1\(1) $ (((!\io2|dispAttWRData~17_combout\) # (\io2|dispAttWRData~16_combout\))) ) ) ) # ( !\io2|dispAttWRData~23_combout\ & ( 
-- \io2|dispAttWRData~22_combout\ & ( !\io2|param1\(1) $ (((!\io2|dispAttWRData~17_combout\) # (\io2|dispAttWRData~16_combout\))) ) ) ) # ( \io2|dispAttWRData~23_combout\ & ( !\io2|dispAttWRData~22_combout\ & ( (!\io2|dispAttWRData~16_combout\ & 
-- ((!\io2|param1\(1)) # ((!\io2|dispAttWRData~21_combout\ & !\io2|dispAttWRData~17_combout\)))) # (\io2|dispAttWRData~16_combout\ & (\io2|param1\(1))) ) ) ) # ( !\io2|dispAttWRData~23_combout\ & ( !\io2|dispAttWRData~22_combout\ & ( 
-- (!\io2|dispAttWRData~16_combout\ & (!\io2|param1\(1) & ((\io2|dispAttWRData~17_combout\) # (\io2|dispAttWRData~21_combout\)))) # (\io2|dispAttWRData~16_combout\ & (\io2|param1\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100110011001101110011001100100110011100110010011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~16_combout\,
	datab => \io2|ALT_INV_param1\(1),
	datac => \io2|ALT_INV_dispAttWRData~21_combout\,
	datad => \io2|ALT_INV_dispAttWRData~17_combout\,
	datae => \io2|ALT_INV_dispAttWRData~23_combout\,
	dataf => \io2|ALT_INV_dispAttWRData~22_combout\,
	combout => \io2|dispAttWRData~24_combout\);

-- Location: LABCELL_X39_Y37_N30
\io2|display_store~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~3_combout\ = ( !\io2|display_store~2_combout\ & ( \io2|param1\(5) & ( (!\io2|param1\(4) & (!\io2|param1\(6) & !\io2|param1\(3))) ) ) ) # ( \io2|display_store~2_combout\ & ( !\io2|param1\(5) & ( (\io2|param1\(4) & (!\io2|param1\(6) & 
-- \io2|param1\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(4),
	datab => \io2|ALT_INV_param1\(6),
	datac => \io2|ALT_INV_param1\(3),
	datae => \io2|ALT_INV_display_store~2_combout\,
	dataf => \io2|ALT_INV_param1\(5),
	combout => \io2|display_store~3_combout\);

-- Location: LABCELL_X39_Y40_N45
\io2|dispAttWRData~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~15_combout\ = ( \io2|dispAttWRData~0_combout\ & ( (!\io2|display_store~3_combout\ & \io2|attInverse~q\) ) ) # ( !\io2|dispAttWRData~0_combout\ & ( (!\io2|display_store~3_combout\) # (!\io2|attInverse~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~3_combout\,
	datac => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_dispAttWRData~0_combout\,
	combout => \io2|dispAttWRData~15_combout\);

-- Location: LABCELL_X39_Y40_N24
\io2|dispAttWRData~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~14_combout\ = ( \io2|dispAttWRData\(0) & ( (\io2|attInverse~0_combout\ & (!\io2|attInverse~2_combout\ & (\io2|dispAttWRData\(4) & !\io2|Equal47~2_combout\))) ) ) # ( !\io2|dispAttWRData\(0) & ( (!\io2|attInverse~0_combout\) # 
-- (((\io2|dispAttWRData\(4) & !\io2|Equal47~2_combout\)) # (\io2|attInverse~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111011101111111011101100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_attInverse~0_combout\,
	datab => \io2|ALT_INV_attInverse~2_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(4),
	datad => \io2|ALT_INV_Equal47~2_combout\,
	dataf => \io2|ALT_INV_dispAttWRData\(0),
	combout => \io2|dispAttWRData~14_combout\);

-- Location: LABCELL_X39_Y40_N48
\io2|dispAttWRData~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~18_combout\ = ( \io2|dispAttWRData~14_combout\ & ( ((!\io2|dispAttWRData~16_combout\ & (!\io2|dispAttWRData~17_combout\ & \io2|dispAttWRData~15_combout\))) # (\io2|param1\(0)) ) ) # ( !\io2|dispAttWRData~14_combout\ & ( (\io2|param1\(0) 
-- & (((!\io2|dispAttWRData~15_combout\) # (\io2|dispAttWRData~17_combout\)) # (\io2|dispAttWRData~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010101010101010001010101010101110101010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(0),
	datab => \io2|ALT_INV_dispAttWRData~16_combout\,
	datac => \io2|ALT_INV_dispAttWRData~17_combout\,
	datad => \io2|ALT_INV_dispAttWRData~15_combout\,
	dataf => \io2|ALT_INV_dispAttWRData~14_combout\,
	combout => \io2|dispAttWRData~18_combout\);

-- Location: FF_X44_Y39_N59
\io2|dispState.dispNextLoc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Selector33~2_combout\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.dispNextLoc~q\);

-- Location: FF_X45_Y39_N35
\io2|dispState.ins3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.ins2~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.ins3~q\);

-- Location: MLABCELL_X45_Y38_N42
\io2|cursorHoriz[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~6_combout\ = ( !\io2|dispState.del3~q\ & ( (!\io2|dispState.dispNextLoc~q\ & !\io2|dispState.ins3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispState.dispNextLoc~q\,
	datac => \io2|ALT_INV_dispState.ins3~q\,
	dataf => \io2|ALT_INV_dispState.del3~q\,
	combout => \io2|cursorHoriz[5]~6_combout\);

-- Location: MLABCELL_X45_Y38_N3
\io2|cursorHoriz[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~8_combout\ = ( \io2|LessThan43~1_combout\ & ( !\io2|cursorHoriz[5]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz[5]~6_combout\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|cursorHoriz[5]~8_combout\);

-- Location: FF_X45_Y39_N59
\io2|dispState.clearL2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.clearLine~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.clearL2~q\);

-- Location: LABCELL_X43_Y39_N3
\io2|cursorVert[4]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~22_combout\ = ( \io2|dispState.clearS2~q\ & ( !\io2|LessThan43~1_combout\ ) ) # ( !\io2|dispState.clearS2~q\ & ( (!\io2|LessThan43~1_combout\ & \io2|dispState.clearL2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_LessThan43~1_combout\,
	datad => \io2|ALT_INV_dispState.clearL2~q\,
	dataf => \io2|ALT_INV_dispState.clearS2~q\,
	combout => \io2|cursorVert[4]~22_combout\);

-- Location: LABCELL_X40_Y38_N54
\io2|display_store~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~30_combout\ = ( \io2|Equal35~0_combout\ & ( (!\io2|paramCount\(1) & (!\io2|paramCount\(2) & (\io2|paramCount\(0) & \io2|display_store~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(1),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_display_store~8_combout\,
	dataf => \io2|ALT_INV_Equal35~0_combout\,
	combout => \io2|display_store~30_combout\);

-- Location: LABCELL_X40_Y38_N24
\io2|cursorHoriz[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~7_combout\ = ( \io2|display_store~30_combout\ & ( \io2|cursorHoriz[5]~6_combout\ & ( (!\io2|cursorVert[4]~22_combout\ & (((!\io2|Equal47~2_combout\) # (\io2|LessThan43~1_combout\)) # (\io2|dispState.idle~q\))) ) ) ) # ( 
-- !\io2|display_store~30_combout\ & ( \io2|cursorHoriz[5]~6_combout\ & ( !\io2|cursorVert[4]~22_combout\ ) ) ) # ( \io2|display_store~30_combout\ & ( !\io2|cursorHoriz[5]~6_combout\ & ( (\io2|LessThan43~1_combout\ & !\io2|cursorVert[4]~22_combout\) ) ) ) # 
-- ( !\io2|display_store~30_combout\ & ( !\io2|cursorHoriz[5]~6_combout\ & ( (\io2|LessThan43~1_combout\ & !\io2|cursorVert[4]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011110000111100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_LessThan43~1_combout\,
	datac => \io2|ALT_INV_cursorVert[4]~22_combout\,
	datad => \io2|ALT_INV_Equal47~2_combout\,
	datae => \io2|ALT_INV_display_store~30_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~6_combout\,
	combout => \io2|cursorHoriz[5]~7_combout\);

-- Location: MLABCELL_X42_Y37_N18
\io2|cursorHoriz[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~9_combout\ = ( \io2|Equal35~0_combout\ & ( \io2|display_store~8_combout\ & ( (\io2|Equal44~1_combout\ & (\io2|paramCount\(0) & ((!\io2|cursorHoriz\(6)) # (\io2|LessThan43~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(6),
	datab => \io2|ALT_INV_Equal44~1_combout\,
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_LessThan43~0_combout\,
	datae => \io2|ALT_INV_Equal35~0_combout\,
	dataf => \io2|ALT_INV_display_store~8_combout\,
	combout => \io2|cursorHoriz[5]~9_combout\);

-- Location: LABCELL_X40_Y38_N48
\io2|cursorHoriz[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~11_combout\ = ( !\io2|Equal30~0_combout\ & ( \io2|Equal31~0_combout\ & ( (\io2|Equal47~0_combout\ & \io2|Equal47~1_combout\) ) ) ) # ( \io2|Equal30~0_combout\ & ( !\io2|Equal31~0_combout\ & ( (\io2|Equal47~0_combout\ & 
-- \io2|Equal47~1_combout\) ) ) ) # ( !\io2|Equal30~0_combout\ & ( !\io2|Equal31~0_combout\ & ( (\io2|Equal47~0_combout\ & \io2|Equal47~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_Equal47~1_combout\,
	datae => \io2|ALT_INV_Equal30~0_combout\,
	dataf => \io2|ALT_INV_Equal31~0_combout\,
	combout => \io2|cursorHoriz[5]~11_combout\);

-- Location: LABCELL_X41_Y37_N24
\io2|display_store~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~15_combout\ = ( \io2|dispByteLatch\(0) & ( \io2|Equal34~0_combout\ & ( (\io2|dispByteLatch\(2) & (\io2|paramCount\(0) & (!\io2|paramCount\(2) & !\io2|paramCount\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteLatch\(2),
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_paramCount\(2),
	datad => \io2|ALT_INV_paramCount\(1),
	datae => \io2|ALT_INV_dispByteLatch\(0),
	dataf => \io2|ALT_INV_Equal34~0_combout\,
	combout => \io2|display_store~15_combout\);

-- Location: LABCELL_X41_Y40_N45
\io2|escState~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|escState~10_combout\ = ( \io2|escState~9_combout\ & ( !\io2|display_store~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_display_store~35_combout\,
	dataf => \io2|ALT_INV_escState~9_combout\,
	combout => \io2|escState~10_combout\);

-- Location: LABCELL_X40_Y37_N42
\io2|display_store~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~40_combout\ = ( \io2|Equal35~1_combout\ & ( \io2|Equal35~0_combout\ & ( (\io2|paramCount\(0) & (!\io2|paramCount\(2) & (!\io2|paramCount\(1) & \io2|Equal47~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(0),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_paramCount\(1),
	datad => \io2|ALT_INV_Equal47~2_combout\,
	datae => \io2|ALT_INV_Equal35~1_combout\,
	dataf => \io2|ALT_INV_Equal35~0_combout\,
	combout => \io2|display_store~40_combout\);

-- Location: MLABCELL_X42_Y37_N9
\io2|Equal34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal34~2_combout\ = ( \io2|Equal34~0_combout\ & ( (!\io2|dispByteLatch\(0) & !\io2|dispByteLatch\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispByteLatch\(0),
	datad => \io2|ALT_INV_dispByteLatch\(2),
	dataf => \io2|ALT_INV_Equal34~0_combout\,
	combout => \io2|Equal34~2_combout\);

-- Location: LABCELL_X43_Y37_N48
\io2|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector34~0_combout\ = ( !\io2|escState.processingAdditionalParams~0_combout\ & ( !\io2|escState.processingAdditionalParams~1_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~5_combout\ & ((!\io2|Equal34~2_combout\) # 
-- (!\io2|display_store~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_Equal34~2_combout\,
	datac => \io2|ALT_INV_display_store~5_combout\,
	datad => \io2|ALT_INV_display_store~11_combout\,
	datae => \io2|ALT_INV_escState.processingAdditionalParams~0_combout\,
	dataf => \io2|ALT_INV_escState.processingAdditionalParams~1_combout\,
	combout => \io2|Selector34~0_combout\);

-- Location: MLABCELL_X42_Y38_N27
\io2|display_store~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~33_combout\ = ( \io2|display_store~6_combout\ & ( \io2|display_store~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~12_combout\,
	dataf => \io2|ALT_INV_display_store~6_combout\,
	combout => \io2|display_store~33_combout\);

-- Location: LABCELL_X44_Y37_N51
\io2|cursorVertRestore~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVertRestore~0_combout\ = ( \io2|display_store~33_combout\ & ( !\io2|display_store~36_combout\ & ( (!\io2|display_store~11_combout\ & !\io2|display_store~39_combout\) ) ) ) # ( !\io2|display_store~33_combout\ & ( !\io2|display_store~36_combout\ 
-- & ( (!\io2|display_store~39_combout\ & ((!\io2|display_store~11_combout\) # (!\io2|Equal36~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~11_combout\,
	datab => \io2|ALT_INV_display_store~39_combout\,
	datac => \io2|ALT_INV_Equal36~1_combout\,
	datae => \io2|ALT_INV_display_store~33_combout\,
	dataf => \io2|ALT_INV_display_store~36_combout\,
	combout => \io2|cursorVertRestore~0_combout\);

-- Location: LABCELL_X44_Y38_N15
\io2|dispState~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispState~33_combout\ = ( \io2|cursorVertRestore~0_combout\ & ( (!\io2|display_store~40_combout\ & (!\io2|dispState~32_combout\ & (!\io2|display_store~20_combout\ & \io2|Selector34~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~40_combout\,
	datab => \io2|ALT_INV_dispState~32_combout\,
	datac => \io2|ALT_INV_display_store~20_combout\,
	datad => \io2|ALT_INV_Selector34~0_combout\,
	dataf => \io2|ALT_INV_cursorVertRestore~0_combout\,
	combout => \io2|dispState~33_combout\);

-- Location: LABCELL_X44_Y38_N18
\io2|dispState~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispState~34_combout\ = ( \io2|dispState.dispWrite~q\ & ( \io2|dispState~33_combout\ & ( !\io2|display_store~15_combout\ ) ) ) # ( !\io2|dispState.dispWrite~q\ & ( \io2|dispState~33_combout\ & ( (!\io2|display_store~15_combout\ & 
-- \io2|escState~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_display_store~15_combout\,
	datad => \io2|ALT_INV_escState~10_combout\,
	datae => \io2|ALT_INV_dispState.dispWrite~q\,
	dataf => \io2|ALT_INV_dispState~33_combout\,
	combout => \io2|dispState~34_combout\);

-- Location: FF_X44_Y38_N20
\io2|dispState.dispWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispState~34_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.dispWrite~q\);

-- Location: LABCELL_X43_Y37_N12
\io2|cursorVertRestore[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVertRestore[1]~2_combout\ = ( \io2|display_store~14_combout\ & ( (!\io2|dispState.idle~q\) # ((\io2|dispState.dispWrite~q\ & \io2|Equal58~0_combout\)) ) ) # ( !\io2|display_store~14_combout\ & ( (\io2|dispState.dispWrite~q\ & 
-- \io2|Equal58~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispState.dispWrite~q\,
	datac => \io2|ALT_INV_Equal58~0_combout\,
	datad => \io2|ALT_INV_dispState.idle~q\,
	dataf => \io2|ALT_INV_display_store~14_combout\,
	combout => \io2|cursorVertRestore[1]~2_combout\);

-- Location: LABCELL_X43_Y37_N27
\io2|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector25~0_combout\ = ( !\io2|cursorVertRestore[1]~2_combout\ & ( !\io2|dispState.dispNextLoc~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.dispNextLoc~q\,
	dataf => \io2|ALT_INV_cursorVertRestore[1]~2_combout\,
	combout => \io2|Selector25~0_combout\);

-- Location: LABCELL_X40_Y37_N27
\io2|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector30~0_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(1),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector30~0_combout\);

-- Location: MLABCELL_X45_Y40_N48
\io2|cursorVertRestore[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVertRestore[0]~4_combout\ = ( \io2|LessThan51~0_combout\ & ( !\io2|dispCharWRData\(0) & ( (\io2|Equal57~0_combout\ & (\io2|dispCharWRData\(2) & (\io2|dispState.dispWrite~q\ & !\io2|dispCharWRData\(1)))) ) ) ) # ( !\io2|LessThan51~0_combout\ & ( 
-- !\io2|dispCharWRData\(0) & ( (\io2|Equal57~0_combout\ & (\io2|dispState.dispWrite~q\ & (!\io2|dispCharWRData\(2) $ (!\io2|dispCharWRData\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal57~0_combout\,
	datab => \io2|ALT_INV_dispCharWRData\(2),
	datac => \io2|ALT_INV_dispState.dispWrite~q\,
	datad => \io2|ALT_INV_dispCharWRData\(1),
	datae => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_dispCharWRData\(0),
	combout => \io2|cursorVertRestore[0]~4_combout\);

-- Location: LABCELL_X40_Y37_N45
\io2|display_store~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~41_combout\ = ( \io2|Equal36~0_combout\ & ( \io2|display_store~23_combout\ & ( (\io2|paramCount\(0) & (!\io2|paramCount\(2) & (\io2|Equal47~2_combout\ & !\io2|paramCount\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(0),
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_Equal47~2_combout\,
	datad => \io2|ALT_INV_paramCount\(1),
	datae => \io2|ALT_INV_Equal36~0_combout\,
	dataf => \io2|ALT_INV_display_store~23_combout\,
	combout => \io2|display_store~41_combout\);

-- Location: LABCELL_X40_Y37_N12
\io2|cursorVertRestore[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVertRestore[1]~3_combout\ = ( \io2|dispState~32_combout\ & ( \io2|display_store~18_combout\ & ( !\io2|display_store~40_combout\ ) ) ) # ( !\io2|dispState~32_combout\ & ( \io2|display_store~18_combout\ & ( !\io2|display_store~40_combout\ ) ) ) # 
-- ( \io2|dispState~32_combout\ & ( !\io2|display_store~18_combout\ & ( (!\io2|display_store~40_combout\ & ((\io2|display_store~41_combout\) # (\io2|cursorHoriz~3_combout\))) ) ) ) # ( !\io2|dispState~32_combout\ & ( !\io2|display_store~18_combout\ & ( 
-- (!\io2|display_store~40_combout\ & ((!\io2|escState~8_combout\) # ((\io2|display_store~41_combout\) # (\io2|cursorHoriz~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001100000011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_escState~8_combout\,
	datab => \io2|ALT_INV_display_store~40_combout\,
	datac => \io2|ALT_INV_cursorHoriz~3_combout\,
	datad => \io2|ALT_INV_display_store~41_combout\,
	datae => \io2|ALT_INV_dispState~32_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorVertRestore[1]~3_combout\);

-- Location: MLABCELL_X45_Y40_N24
\io2|Equal57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal57~1_combout\ = ( \io2|dispCharWRData\(0) & ( (\io2|Equal57~0_combout\ & (!\io2|dispCharWRData\(1) & \io2|dispCharWRData\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal57~0_combout\,
	datab => \io2|ALT_INV_dispCharWRData\(1),
	datac => \io2|ALT_INV_dispCharWRData\(2),
	dataf => \io2|ALT_INV_dispCharWRData\(0),
	combout => \io2|Equal57~1_combout\);

-- Location: LABCELL_X40_Y37_N54
\io2|cursorHorizRestore[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHorizRestore[6]~0_combout\ = ( \io2|Equal57~1_combout\ & ( \io2|Selector34~0_combout\ & ( (\n_reset~input_o\ & ((!\io2|cursorVertRestore[1]~3_combout\) # (\io2|cursorVertRestore[1]~1_combout\))) ) ) ) # ( !\io2|Equal57~1_combout\ & ( 
-- \io2|Selector34~0_combout\ & ( (\n_reset~input_o\ & (((!\io2|cursorVertRestore[1]~3_combout\) # (\io2|cursorVertRestore[0]~4_combout\)) # (\io2|cursorVertRestore[1]~1_combout\))) ) ) ) # ( \io2|Equal57~1_combout\ & ( !\io2|Selector34~0_combout\ & ( 
-- (\io2|cursorVertRestore[1]~1_combout\ & \n_reset~input_o\) ) ) ) # ( !\io2|Equal57~1_combout\ & ( !\io2|Selector34~0_combout\ & ( (\n_reset~input_o\ & ((\io2|cursorVertRestore[0]~4_combout\) # (\io2|cursorVertRestore[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100010001000100110011000100110011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVertRestore[1]~1_combout\,
	datab => \ALT_INV_n_reset~input_o\,
	datac => \io2|ALT_INV_cursorVertRestore[0]~4_combout\,
	datad => \io2|ALT_INV_cursorVertRestore[1]~3_combout\,
	datae => \io2|ALT_INV_Equal57~1_combout\,
	dataf => \io2|ALT_INV_Selector34~0_combout\,
	combout => \io2|cursorHorizRestore[6]~0_combout\);

-- Location: FF_X40_Y37_N28
\io2|cursorHorizRestore[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector30~0_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(1));

-- Location: MLABCELL_X45_Y39_N39
\io2|cursorVert[3]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~30_combout\ = ( \io2|LessThan51~0_combout\ & ( !\io2|dispState.clearL2~q\ ) ) # ( !\io2|LessThan51~0_combout\ & ( (!\io2|dispState.clearS2~q\ & !\io2|dispState.clearL2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.clearS2~q\,
	datad => \io2|ALT_INV_dispState.clearL2~q\,
	dataf => \io2|ALT_INV_LessThan51~0_combout\,
	combout => \io2|cursorVert[3]~30_combout\);

-- Location: LABCELL_X40_Y38_N0
\io2|cursorHoriz[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~13_combout\ = ( \io2|cursorHoriz[5]~7_combout\ & ( (\io2|LessThan43~1_combout\ & (!\io2|cursorHoriz[5]~12_combout\ & (!\io2|cursorHoriz[5]~8_combout\ & !\io2|cursorVert[3]~30_combout\))) ) ) # ( !\io2|cursorHoriz[5]~7_combout\ & ( 
-- (!\io2|cursorHoriz[5]~12_combout\ & !\io2|cursorHoriz[5]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan43~1_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~30_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~7_combout\,
	combout => \io2|cursorHoriz[5]~13_combout\);

-- Location: FF_X39_Y39_N19
\io2|savedCursorHoriz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(1),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(1));

-- Location: LABCELL_X40_Y38_N18
\io2|LessThan28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan28~1_combout\ = ( !\io2|LessThan28~0_combout\ & ( \io2|cursorHoriz\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(6),
	dataf => \io2|ALT_INV_LessThan28~0_combout\,
	combout => \io2|LessThan28~1_combout\);

-- Location: MLABCELL_X42_Y38_N9
\io2|Equal31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal31~1_combout\ = ( \io2|Equal31~0_combout\ & ( \io2|Equal30~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Equal30~0_combout\,
	dataf => \io2|ALT_INV_Equal31~0_combout\,
	combout => \io2|Equal31~1_combout\);

-- Location: LABCELL_X39_Y38_N0
\io2|cursorVert~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~17_combout\ = ( !\io2|cursorHoriz\(1) & ( (!\io2|cursorHoriz\(2) & (!\io2|cursorHoriz\(0) & (!\io2|cursorHoriz\(3) & !\io2|cursorHoriz\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(2),
	datab => \io2|ALT_INV_cursorHoriz\(0),
	datac => \io2|ALT_INV_cursorHoriz\(3),
	datad => \io2|ALT_INV_cursorHoriz\(6),
	dataf => \io2|ALT_INV_cursorHoriz\(1),
	combout => \io2|cursorVert~17_combout\);

-- Location: MLABCELL_X45_Y38_N39
\io2|cursorVert~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~18_combout\ = ( \io2|cursorVert~17_combout\ & ( \io2|LessThan28~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_cursorVert~17_combout\,
	dataf => \io2|ALT_INV_LessThan28~0_combout\,
	combout => \io2|cursorVert~18_combout\);

-- Location: LABCELL_X41_Y37_N9
\io2|cursorHoriz[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~23_combout\ = ( \io2|display_store~31_combout\ & ( \io2|Equal35~0_combout\ & ( (\io2|Equal44~0_combout\ & (\io2|display_store~8_combout\ & ((!\io2|LessThan43~1_combout\) # (!\io2|cursorVert~18_combout\)))) ) ) ) # ( 
-- !\io2|display_store~31_combout\ & ( \io2|Equal35~0_combout\ & ( (!\io2|LessThan43~1_combout\ & (\io2|Equal44~0_combout\ & \io2|display_store~8_combout\)) ) ) ) # ( \io2|display_store~31_combout\ & ( !\io2|Equal35~0_combout\ & ( (\io2|Equal44~0_combout\ & 
-- (!\io2|cursorVert~18_combout\ & \io2|display_store~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000000000001000100000000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan43~1_combout\,
	datab => \io2|ALT_INV_Equal44~0_combout\,
	datac => \io2|ALT_INV_cursorVert~18_combout\,
	datad => \io2|ALT_INV_display_store~8_combout\,
	datae => \io2|ALT_INV_display_store~31_combout\,
	dataf => \io2|ALT_INV_Equal35~0_combout\,
	combout => \io2|cursorHoriz[5]~23_combout\);

-- Location: LABCELL_X40_Y38_N36
\io2|cursorHoriz[2]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[2]~38_combout\ = ( \io2|cursorHoriz[5]~23_combout\ & ( \io2|display_store~18_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|display_store~19_combout\))) # (\io2|dispState.idle~q\ & (!\io2|cursorHoriz[5]~8_combout\)) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~23_combout\ & ( \io2|display_store~18_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|display_store~19_combout\))) # (\io2|dispState.idle~q\ & (!\io2|cursorHoriz[5]~8_combout\)) ) ) ) # ( \io2|cursorHoriz[5]~23_combout\ & ( 
-- !\io2|display_store~18_combout\ & ( (!\io2|dispState.idle~q\ & (!\io2|display_store~19_combout\ & ((!\io2|cursorHoriz[5]~8_combout\) # (!\io2|cursorHoriz[5]~11_combout\)))) # (\io2|dispState.idle~q\ & (!\io2|cursorHoriz[5]~8_combout\)) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~23_combout\ & ( !\io2|display_store~18_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|display_store~19_combout\))) # (\io2|dispState.idle~q\ & (!\io2|cursorHoriz[5]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000100111011000100010011101110010001001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~11_combout\,
	datad => \io2|ALT_INV_display_store~19_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~23_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorHoriz[2]~38_combout\);

-- Location: LABCELL_X39_Y39_N36
\io2|Selector13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector13~1_combout\ = ( \io2|cursorHoriz[2]~38_combout\ & ( (!\io2|display_store~18_combout\ & (((\io2|LessThan28~1_combout\ & \io2|Equal31~1_combout\)))) # (\io2|display_store~18_combout\ & (\io2|savedCursorHoriz\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000111010001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_savedCursorHoriz\(1),
	datab => \io2|ALT_INV_display_store~18_combout\,
	datac => \io2|ALT_INV_LessThan28~1_combout\,
	datad => \io2|ALT_INV_Equal31~1_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[2]~38_combout\,
	combout => \io2|Selector13~1_combout\);

-- Location: LABCELL_X43_Y38_N0
\io2|Add45~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~25_sumout\ = SUM(( \io2|cursorHoriz\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add45~26\ = CARRY(( \io2|cursorHoriz\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(0),
	cin => GND,
	sumout => \io2|Add45~25_sumout\,
	cout => \io2|Add45~26\);

-- Location: LABCELL_X43_Y38_N3
\io2|Add45~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~17_sumout\ = SUM(( \io2|cursorHoriz\(1) ) + ( GND ) + ( \io2|Add45~26\ ))
-- \io2|Add45~18\ = CARRY(( \io2|cursorHoriz\(1) ) + ( GND ) + ( \io2|Add45~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(1),
	cin => \io2|Add45~26\,
	sumout => \io2|Add45~17_sumout\,
	cout => \io2|Add45~18\);

-- Location: LABCELL_X41_Y39_N0
\io2|Add46~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~21_sumout\ = SUM(( \io2|param1\(0) ) + ( \io2|cursorHoriz\(0) ) + ( !VCC ))
-- \io2|Add46~22\ = CARRY(( \io2|param1\(0) ) + ( \io2|cursorHoriz\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_cursorHoriz\(0),
	cin => GND,
	sumout => \io2|Add46~21_sumout\,
	cout => \io2|Add46~22\);

-- Location: LABCELL_X41_Y39_N3
\io2|Add46~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~25_sumout\ = SUM(( \io2|param1\(1) ) + ( \io2|cursorHoriz\(1) ) + ( \io2|Add46~22\ ))
-- \io2|Add46~26\ = CARRY(( \io2|param1\(1) ) + ( \io2|cursorHoriz\(1) ) + ( \io2|Add46~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(1),
	datac => \io2|ALT_INV_param1\(1),
	cin => \io2|Add46~22\,
	sumout => \io2|Add46~25_sumout\,
	cout => \io2|Add46~26\);

-- Location: MLABCELL_X37_Y36_N0
\io2|Add50~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~25_sumout\ = SUM(( \io2|param2\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add50~26\ = CARRY(( \io2|param2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(0),
	cin => GND,
	sumout => \io2|Add50~25_sumout\,
	cout => \io2|Add50~26\);

-- Location: MLABCELL_X37_Y36_N3
\io2|Add50~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~17_sumout\ = SUM(( \io2|param2\(1) ) + ( VCC ) + ( \io2|Add50~26\ ))
-- \io2|Add50~18\ = CARRY(( \io2|param2\(1) ) + ( VCC ) + ( \io2|Add50~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(1),
	cin => \io2|Add50~26\,
	sumout => \io2|Add50~17_sumout\,
	cout => \io2|Add50~18\);

-- Location: LABCELL_X39_Y38_N30
\io2|Add48~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~25_sumout\ = SUM(( !\io2|param1\(0) $ (!\io2|cursorHoriz\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add48~26\ = CARRY(( !\io2|param1\(0) $ (!\io2|cursorHoriz\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add48~27\ = SHARE((!\io2|param1\(0)) # (\io2|cursorHoriz\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param1\(0),
	datad => \io2|ALT_INV_cursorHoriz\(0),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add48~25_sumout\,
	cout => \io2|Add48~26\,
	shareout => \io2|Add48~27\);

-- Location: LABCELL_X39_Y38_N33
\io2|Add48~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~17_sumout\ = SUM(( !\io2|cursorHoriz\(1) $ (\io2|param1\(1)) ) + ( \io2|Add48~27\ ) + ( \io2|Add48~26\ ))
-- \io2|Add48~18\ = CARRY(( !\io2|cursorHoriz\(1) $ (\io2|param1\(1)) ) + ( \io2|Add48~27\ ) + ( \io2|Add48~26\ ))
-- \io2|Add48~19\ = SHARE((\io2|cursorHoriz\(1) & !\io2|param1\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(1),
	datac => \io2|ALT_INV_param1\(1),
	cin => \io2|Add48~26\,
	sharein => \io2|Add48~27\,
	sumout => \io2|Add48~17_sumout\,
	cout => \io2|Add48~18\,
	shareout => \io2|Add48~19\);

-- Location: MLABCELL_X42_Y37_N6
\io2|display_store~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~32_combout\ = ( \io2|display_store~31_combout\ & ( (!\io2|paramCount\(2) & (\io2|display_store~8_combout\ & (\io2|paramCount\(0) & !\io2|paramCount\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_paramCount\(2),
	datab => \io2|ALT_INV_display_store~8_combout\,
	datac => \io2|ALT_INV_paramCount\(0),
	datad => \io2|ALT_INV_paramCount\(1),
	dataf => \io2|ALT_INV_display_store~31_combout\,
	combout => \io2|display_store~32_combout\);

-- Location: LABCELL_X40_Y37_N33
\io2|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector26~0_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(5),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector26~0_combout\);

-- Location: FF_X40_Y37_N35
\io2|cursorHorizRestore[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector26~0_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(5));

-- Location: LABCELL_X41_Y38_N12
\io2|Add47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~5_sumout\ = SUM(( \io2|cursorHoriz\(4) ) + ( VCC ) + ( \io2|Add47~14\ ))
-- \io2|Add47~6\ = CARRY(( \io2|cursorHoriz\(4) ) + ( VCC ) + ( \io2|Add47~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(4),
	cin => \io2|Add47~14\,
	sumout => \io2|Add47~5_sumout\,
	cout => \io2|Add47~6\);

-- Location: LABCELL_X41_Y38_N15
\io2|Add47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~9_sumout\ = SUM(( \io2|cursorHoriz\(5) ) + ( VCC ) + ( \io2|Add47~6\ ))
-- \io2|Add47~10\ = CARRY(( \io2|cursorHoriz\(5) ) + ( VCC ) + ( \io2|Add47~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(5),
	cin => \io2|Add47~6\,
	sumout => \io2|Add47~9_sumout\,
	cout => \io2|Add47~10\);

-- Location: LABCELL_X40_Y38_N15
\io2|cursorHoriz[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~15_combout\ = ( !\io2|cursorHoriz[5]~13_combout\ & ( \io2|cursorHoriz[5]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	combout => \io2|cursorHoriz[5]~15_combout\);

-- Location: MLABCELL_X42_Y38_N54
\io2|cursorHoriz[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~24_combout\ = ( \io2|display_store~33_combout\ & ( \io2|Equal34~2_combout\ & ( (!\io2|Equal44~0_combout\ & (\io2|Equal47~0_combout\ & (\io2|Equal47~1_combout\ & !\io2|Equal31~1_combout\))) ) ) ) # ( !\io2|display_store~33_combout\ & ( 
-- \io2|Equal34~2_combout\ & ( (!\io2|Equal44~0_combout\ & (\io2|Equal47~0_combout\ & (\io2|Equal47~1_combout\ & !\io2|Equal31~1_combout\))) ) ) ) # ( \io2|display_store~33_combout\ & ( !\io2|Equal34~2_combout\ & ( (!\io2|Equal44~0_combout\ & 
-- (\io2|Equal47~0_combout\ & (\io2|Equal47~1_combout\ & !\io2|Equal31~1_combout\))) ) ) ) # ( !\io2|display_store~33_combout\ & ( !\io2|Equal34~2_combout\ & ( (\io2|Equal47~0_combout\ & (\io2|Equal47~1_combout\ & !\io2|Equal31~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal44~0_combout\,
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_Equal47~1_combout\,
	datad => \io2|ALT_INV_Equal31~1_combout\,
	datae => \io2|ALT_INV_display_store~33_combout\,
	dataf => \io2|ALT_INV_Equal34~2_combout\,
	combout => \io2|cursorHoriz[5]~24_combout\);

-- Location: LABCELL_X43_Y38_N30
\io2|cursorHoriz[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~25_combout\ = ( \io2|Equal34~2_combout\ & ( \io2|Equal31~1_combout\ & ( \io2|LessThan28~1_combout\ ) ) ) # ( !\io2|Equal34~2_combout\ & ( \io2|Equal31~1_combout\ & ( \io2|LessThan28~1_combout\ ) ) ) # ( \io2|Equal34~2_combout\ & ( 
-- !\io2|Equal31~1_combout\ & ( (\io2|Equal44~0_combout\ & (\io2|Equal47~1_combout\ & \io2|Equal47~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal44~0_combout\,
	datab => \io2|ALT_INV_Equal47~1_combout\,
	datac => \io2|ALT_INV_Equal47~0_combout\,
	datad => \io2|ALT_INV_LessThan28~1_combout\,
	datae => \io2|ALT_INV_Equal34~2_combout\,
	dataf => \io2|ALT_INV_Equal31~1_combout\,
	combout => \io2|cursorHoriz[5]~25_combout\);

-- Location: MLABCELL_X42_Y38_N51
\io2|cursorHoriz[5]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~26_combout\ = ( \io2|cursorHoriz[5]~24_combout\ & ( \io2|cursorHoriz[5]~25_combout\ & ( (!\io2|cursorHoriz[5]~8_combout\ & (!\io2|display_store~18_combout\ & ((\io2|dispState.idle~q\) # (\io2|cursorHoriz[5]~23_combout\)))) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~24_combout\ & ( \io2|cursorHoriz[5]~25_combout\ & ( (!\io2|cursorHoriz[5]~8_combout\ & (!\io2|display_store~18_combout\ & \io2|dispState.idle~q\)) ) ) ) # ( \io2|cursorHoriz[5]~24_combout\ & ( !\io2|cursorHoriz[5]~25_combout\ & ( 
-- (!\io2|display_store~18_combout\ & ((!\io2|cursorHoriz[5]~8_combout\) # ((!\io2|cursorHoriz[5]~23_combout\ & !\io2|dispState.idle~q\)))) ) ) ) # ( !\io2|cursorHoriz[5]~24_combout\ & ( !\io2|cursorHoriz[5]~25_combout\ & ( (!\io2|display_store~18_combout\ & 
-- ((!\io2|cursorHoriz[5]~8_combout\) # (!\io2|dispState.idle~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110010001000100000000000100010000000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datab => \io2|ALT_INV_display_store~18_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~23_combout\,
	datad => \io2|ALT_INV_dispState.idle~q\,
	datae => \io2|ALT_INV_cursorHoriz[5]~24_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~25_combout\,
	combout => \io2|cursorHoriz[5]~26_combout\);

-- Location: LABCELL_X43_Y38_N6
\io2|Add45~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~21_sumout\ = SUM(( \io2|cursorHoriz\(2) ) + ( GND ) + ( \io2|Add45~18\ ))
-- \io2|Add45~22\ = CARRY(( \io2|cursorHoriz\(2) ) + ( GND ) + ( \io2|Add45~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(2),
	cin => \io2|Add45~18\,
	sumout => \io2|Add45~21_sumout\,
	cout => \io2|Add45~22\);

-- Location: LABCELL_X43_Y38_N9
\io2|Add45~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~13_sumout\ = SUM(( \io2|cursorHoriz\(3) ) + ( GND ) + ( \io2|Add45~22\ ))
-- \io2|Add45~14\ = CARRY(( \io2|cursorHoriz\(3) ) + ( GND ) + ( \io2|Add45~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(3),
	cin => \io2|Add45~22\,
	sumout => \io2|Add45~13_sumout\,
	cout => \io2|Add45~14\);

-- Location: LABCELL_X43_Y38_N12
\io2|Add45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~5_sumout\ = SUM(( \io2|cursorHoriz\(4) ) + ( GND ) + ( \io2|Add45~14\ ))
-- \io2|Add45~6\ = CARRY(( \io2|cursorHoriz\(4) ) + ( GND ) + ( \io2|Add45~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(4),
	cin => \io2|Add45~14\,
	sumout => \io2|Add45~5_sumout\,
	cout => \io2|Add45~6\);

-- Location: LABCELL_X43_Y38_N15
\io2|Add45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~9_sumout\ = SUM(( \io2|cursorHoriz\(5) ) + ( GND ) + ( \io2|Add45~6\ ))
-- \io2|Add45~10\ = CARRY(( \io2|cursorHoriz\(5) ) + ( GND ) + ( \io2|Add45~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(5),
	cin => \io2|Add45~6\,
	sumout => \io2|Add45~9_sumout\,
	cout => \io2|Add45~10\);

-- Location: MLABCELL_X42_Y38_N45
\io2|cursorHoriz[5]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~36_combout\ = ( \io2|Equal31~1_combout\ & ( \io2|LessThan28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_LessThan28~1_combout\,
	dataf => \io2|ALT_INV_Equal31~1_combout\,
	combout => \io2|cursorHoriz[5]~36_combout\);

-- Location: LABCELL_X43_Y38_N24
\io2|cursorHoriz[5]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~37_combout\ = ( \io2|display_store~18_combout\ & ( !\io2|Equal31~1_combout\ & ( (!\io2|dispState.idle~q\ & \io2|display_store~19_combout\) ) ) ) # ( !\io2|display_store~18_combout\ & ( !\io2|Equal31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_display_store~19_combout\,
	datae => \io2|ALT_INV_display_store~18_combout\,
	dataf => \io2|ALT_INV_Equal31~1_combout\,
	combout => \io2|cursorHoriz[5]~37_combout\);

-- Location: LABCELL_X43_Y38_N54
\io2|Selector9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector9~4_combout\ = ( !\io2|cursorHoriz[5]~12_combout\ & ( (!\io2|cursorHoriz[5]~8_combout\ & (!\io2|cursorHoriz[5]~37_combout\ & (!\io2|cursorHoriz\(5) $ (((!\io2|cursorHoriz\(4)) # (!\io2|cursorHoriz\(3))))))) ) ) # ( 
-- \io2|cursorHoriz[5]~12_combout\ & ( (!\io2|cursorHoriz[5]~36_combout\ & (!\io2|cursorHoriz[5]~37_combout\ & (!\io2|cursorHoriz\(5) $ (((!\io2|cursorHoriz\(4)) # (!\io2|cursorHoriz\(3))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000001100000001100000110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(4),
	datab => \io2|ALT_INV_cursorHoriz\(5),
	datac => \io2|ALT_INV_cursorHoriz[5]~36_combout\,
	datad => \io2|ALT_INV_cursorHoriz\(3),
	datae => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~37_combout\,
	datag => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	combout => \io2|Selector9~4_combout\);

-- Location: MLABCELL_X37_Y36_N6
\io2|Add50~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~21_sumout\ = SUM(( \io2|param2\(2) ) + ( VCC ) + ( \io2|Add50~18\ ))
-- \io2|Add50~22\ = CARRY(( \io2|param2\(2) ) + ( VCC ) + ( \io2|Add50~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(2),
	cin => \io2|Add50~18\,
	sumout => \io2|Add50~21_sumout\,
	cout => \io2|Add50~22\);

-- Location: MLABCELL_X37_Y36_N9
\io2|Add50~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~13_sumout\ = SUM(( \io2|param2\(3) ) + ( VCC ) + ( \io2|Add50~22\ ))
-- \io2|Add50~14\ = CARRY(( \io2|param2\(3) ) + ( VCC ) + ( \io2|Add50~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(3),
	cin => \io2|Add50~22\,
	sumout => \io2|Add50~13_sumout\,
	cout => \io2|Add50~14\);

-- Location: MLABCELL_X37_Y36_N12
\io2|Add50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~5_sumout\ = SUM(( \io2|param2\(4) ) + ( VCC ) + ( \io2|Add50~14\ ))
-- \io2|Add50~6\ = CARRY(( \io2|param2\(4) ) + ( VCC ) + ( \io2|Add50~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(4),
	cin => \io2|Add50~14\,
	sumout => \io2|Add50~5_sumout\,
	cout => \io2|Add50~6\);

-- Location: MLABCELL_X37_Y36_N15
\io2|Add50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~9_sumout\ = SUM(( \io2|param2\(5) ) + ( VCC ) + ( \io2|Add50~6\ ))
-- \io2|Add50~10\ = CARRY(( \io2|param2\(5) ) + ( VCC ) + ( \io2|Add50~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(5),
	cin => \io2|Add50~6\,
	sumout => \io2|Add50~9_sumout\,
	cout => \io2|Add50~10\);

-- Location: LABCELL_X39_Y38_N36
\io2|Add48~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~21_sumout\ = SUM(( !\io2|cursorHoriz\(2) $ (\io2|param1\(2)) ) + ( \io2|Add48~19\ ) + ( \io2|Add48~18\ ))
-- \io2|Add48~22\ = CARRY(( !\io2|cursorHoriz\(2) $ (\io2|param1\(2)) ) + ( \io2|Add48~19\ ) + ( \io2|Add48~18\ ))
-- \io2|Add48~23\ = SHARE((\io2|cursorHoriz\(2) & !\io2|param1\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(2),
	datad => \io2|ALT_INV_param1\(2),
	cin => \io2|Add48~18\,
	sharein => \io2|Add48~19\,
	sumout => \io2|Add48~21_sumout\,
	cout => \io2|Add48~22\,
	shareout => \io2|Add48~23\);

-- Location: LABCELL_X39_Y38_N39
\io2|Add48~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~13_sumout\ = SUM(( !\io2|cursorHoriz\(3) $ (\io2|param1\(3)) ) + ( \io2|Add48~23\ ) + ( \io2|Add48~22\ ))
-- \io2|Add48~14\ = CARRY(( !\io2|cursorHoriz\(3) $ (\io2|param1\(3)) ) + ( \io2|Add48~23\ ) + ( \io2|Add48~22\ ))
-- \io2|Add48~15\ = SHARE((\io2|cursorHoriz\(3) & !\io2|param1\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000001001100110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(3),
	datab => \io2|ALT_INV_param1\(3),
	cin => \io2|Add48~22\,
	sharein => \io2|Add48~23\,
	sumout => \io2|Add48~13_sumout\,
	cout => \io2|Add48~14\,
	shareout => \io2|Add48~15\);

-- Location: LABCELL_X39_Y38_N42
\io2|Add48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~5_sumout\ = SUM(( !\io2|cursorHoriz\(4) $ (\io2|param1\(4)) ) + ( \io2|Add48~15\ ) + ( \io2|Add48~14\ ))
-- \io2|Add48~6\ = CARRY(( !\io2|cursorHoriz\(4) $ (\io2|param1\(4)) ) + ( \io2|Add48~15\ ) + ( \io2|Add48~14\ ))
-- \io2|Add48~7\ = SHARE((\io2|cursorHoriz\(4) & !\io2|param1\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(4),
	datac => \io2|ALT_INV_param1\(4),
	cin => \io2|Add48~14\,
	sharein => \io2|Add48~15\,
	sumout => \io2|Add48~5_sumout\,
	cout => \io2|Add48~6\,
	shareout => \io2|Add48~7\);

-- Location: LABCELL_X39_Y38_N45
\io2|Add48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~9_sumout\ = SUM(( !\io2|cursorHoriz\(5) $ (\io2|param1\(5)) ) + ( \io2|Add48~7\ ) + ( \io2|Add48~6\ ))
-- \io2|Add48~10\ = CARRY(( !\io2|cursorHoriz\(5) $ (\io2|param1\(5)) ) + ( \io2|Add48~7\ ) + ( \io2|Add48~6\ ))
-- \io2|Add48~11\ = SHARE((\io2|cursorHoriz\(5) & !\io2|param1\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(5),
	datac => \io2|ALT_INV_param1\(5),
	cin => \io2|Add48~6\,
	sharein => \io2|Add48~7\,
	sumout => \io2|Add48~9_sumout\,
	cout => \io2|Add48~10\,
	shareout => \io2|Add48~11\);

-- Location: MLABCELL_X42_Y38_N12
\io2|cursorHoriz[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~22_combout\ = ( \io2|display_store~19_combout\ & ( \io2|cursorHoriz[5]~12_combout\ & ( (!\io2|LessThan28~1_combout\ & \io2|Equal31~1_combout\) ) ) ) # ( !\io2|display_store~19_combout\ & ( \io2|cursorHoriz[5]~12_combout\ & ( 
-- (!\io2|Equal31~1_combout\ & ((\io2|display_store~18_combout\))) # (\io2|Equal31~1_combout\ & (!\io2|LessThan28~1_combout\)) ) ) ) # ( \io2|display_store~19_combout\ & ( !\io2|cursorHoriz[5]~12_combout\ & ( (!\io2|cursorHoriz[5]~8_combout\ & 
-- ((\io2|Equal31~1_combout\) # (\io2|display_store~18_combout\))) ) ) ) # ( !\io2|display_store~19_combout\ & ( !\io2|cursorHoriz[5]~12_combout\ & ( (!\io2|cursorHoriz[5]~8_combout\ & ((\io2|Equal31~1_combout\) # (\io2|display_store~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000111010001110100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan28~1_combout\,
	datab => \io2|ALT_INV_display_store~18_combout\,
	datac => \io2|ALT_INV_Equal31~1_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datae => \io2|ALT_INV_display_store~19_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	combout => \io2|cursorHoriz[5]~22_combout\);

-- Location: LABCELL_X41_Y39_N6
\io2|Add46~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~29_sumout\ = SUM(( \io2|param1\(2) ) + ( \io2|cursorHoriz\(2) ) + ( \io2|Add46~26\ ))
-- \io2|Add46~30\ = CARRY(( \io2|param1\(2) ) + ( \io2|cursorHoriz\(2) ) + ( \io2|Add46~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(2),
	datac => \io2|ALT_INV_cursorHoriz\(2),
	cin => \io2|Add46~26\,
	sumout => \io2|Add46~29_sumout\,
	cout => \io2|Add46~30\);

-- Location: LABCELL_X41_Y39_N9
\io2|Add46~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~17_sumout\ = SUM(( \io2|param1\(3) ) + ( \io2|cursorHoriz\(3) ) + ( \io2|Add46~30\ ))
-- \io2|Add46~18\ = CARRY(( \io2|param1\(3) ) + ( \io2|cursorHoriz\(3) ) + ( \io2|Add46~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(3),
	datad => \io2|ALT_INV_param1\(3),
	cin => \io2|Add46~30\,
	sumout => \io2|Add46~17_sumout\,
	cout => \io2|Add46~18\);

-- Location: LABCELL_X41_Y39_N12
\io2|Add46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~9_sumout\ = SUM(( \io2|param1\(4) ) + ( \io2|cursorHoriz\(4) ) + ( \io2|Add46~18\ ))
-- \io2|Add46~10\ = CARRY(( \io2|param1\(4) ) + ( \io2|cursorHoriz\(4) ) + ( \io2|Add46~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(4),
	datac => \io2|ALT_INV_param1\(4),
	cin => \io2|Add46~18\,
	sumout => \io2|Add46~9_sumout\,
	cout => \io2|Add46~10\);

-- Location: LABCELL_X41_Y39_N15
\io2|Add46~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~13_sumout\ = SUM(( \io2|param1\(5) ) + ( \io2|cursorHoriz\(5) ) + ( \io2|Add46~10\ ))
-- \io2|Add46~14\ = CARRY(( \io2|param1\(5) ) + ( \io2|cursorHoriz\(5) ) + ( \io2|Add46~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(5),
	datad => \io2|ALT_INV_param1\(5),
	cin => \io2|Add46~10\,
	sumout => \io2|Add46~13_sumout\,
	cout => \io2|Add46~14\);

-- Location: MLABCELL_X42_Y39_N36
\io2|Selector8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~1_combout\ = ( \io2|Equal42~1_combout\ & ( (!\io2|display_store~20_combout\ & (!\io2|display_store~15_combout\ & ((!\io2|display_store~13_combout\) # (!\io2|Equal47~0_combout\)))) ) ) # ( !\io2|Equal42~1_combout\ & ( 
-- (!\io2|display_store~20_combout\ & !\io2|display_store~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~13_combout\,
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_display_store~20_combout\,
	datad => \io2|ALT_INV_display_store~15_combout\,
	dataf => \io2|ALT_INV_Equal42~1_combout\,
	combout => \io2|Selector8~1_combout\);

-- Location: LABCELL_X39_Y38_N21
\io2|LessThan46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan46~0_combout\ = ( !\io2|param1\(5) & ( \io2|cursorHoriz\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(5),
	dataf => \io2|ALT_INV_param1\(5),
	combout => \io2|LessThan46~0_combout\);

-- Location: LABCELL_X39_Y38_N24
\io2|LessThan46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan46~2_combout\ = ( \io2|param1\(1) & ( \io2|cursorHoriz\(1) & ( (!\io2|param1\(2) & (((!\io2|param1\(0) & \io2|cursorHoriz\(0))) # (\io2|cursorHoriz\(2)))) # (\io2|param1\(2) & (\io2|cursorHoriz\(2) & (!\io2|param1\(0) & 
-- \io2|cursorHoriz\(0)))) ) ) ) # ( !\io2|param1\(1) & ( \io2|cursorHoriz\(1) & ( (!\io2|param1\(2)) # (\io2|cursorHoriz\(2)) ) ) ) # ( \io2|param1\(1) & ( !\io2|cursorHoriz\(1) & ( (!\io2|param1\(2) & \io2|cursorHoriz\(2)) ) ) ) # ( !\io2|param1\(1) & ( 
-- !\io2|cursorHoriz\(1) & ( (!\io2|param1\(2) & (((!\io2|param1\(0) & \io2|cursorHoriz\(0))) # (\io2|cursorHoriz\(2)))) # (\io2|param1\(2) & (\io2|cursorHoriz\(2) & (!\io2|param1\(0) & \io2|cursorHoriz\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010110010001000100010001010111011101110110010001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(2),
	datab => \io2|ALT_INV_cursorHoriz\(2),
	datac => \io2|ALT_INV_param1\(0),
	datad => \io2|ALT_INV_cursorHoriz\(0),
	datae => \io2|ALT_INV_param1\(1),
	dataf => \io2|ALT_INV_cursorHoriz\(1),
	combout => \io2|LessThan46~2_combout\);

-- Location: LABCELL_X39_Y38_N3
\io2|LessThan46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan46~1_combout\ = ( \io2|cursorHoriz\(5) & ( !\io2|param1\(5) ) ) # ( !\io2|cursorHoriz\(5) & ( \io2|param1\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param1\(5),
	dataf => \io2|ALT_INV_cursorHoriz\(5),
	combout => \io2|LessThan46~1_combout\);

-- Location: LABCELL_X39_Y38_N54
\io2|LessThan46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan46~3_combout\ = ( !\io2|LessThan46~1_combout\ & ( \io2|param1\(3) & ( (!\io2|cursorHoriz\(4) & (\io2|LessThan46~2_combout\ & (!\io2|param1\(4) & \io2|cursorHoriz\(3)))) # (\io2|cursorHoriz\(4) & ((!\io2|param1\(4)) # 
-- ((\io2|LessThan46~2_combout\ & \io2|cursorHoriz\(3))))) ) ) ) # ( !\io2|LessThan46~1_combout\ & ( !\io2|param1\(3) & ( (!\io2|cursorHoriz\(4) & (!\io2|param1\(4) & ((\io2|cursorHoriz\(3)) # (\io2|LessThan46~2_combout\)))) # (\io2|cursorHoriz\(4) & 
-- (((!\io2|param1\(4)) # (\io2|cursorHoriz\(3))) # (\io2|LessThan46~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111110011000000000000000000110000011100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan46~2_combout\,
	datab => \io2|ALT_INV_cursorHoriz\(4),
	datac => \io2|ALT_INV_param1\(4),
	datad => \io2|ALT_INV_cursorHoriz\(3),
	datae => \io2|ALT_INV_LessThan46~1_combout\,
	dataf => \io2|ALT_INV_param1\(3),
	combout => \io2|LessThan46~3_combout\);

-- Location: MLABCELL_X37_Y36_N36
\io2|LessThan50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan50~0_combout\ = ( \io2|param2\(3) & ( \io2|param2\(4) ) ) # ( !\io2|param2\(3) & ( \io2|param2\(4) & ( ((\io2|param2\(0)) # (\io2|param2\(1))) # (\io2|param2\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param2\(2),
	datab => \io2|ALT_INV_param2\(1),
	datac => \io2|ALT_INV_param2\(0),
	datae => \io2|ALT_INV_param2\(3),
	dataf => \io2|ALT_INV_param2\(4),
	combout => \io2|LessThan50~0_combout\);

-- Location: LABCELL_X41_Y39_N36
\io2|cursorHoriz[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~18_combout\ = ( \io2|display_store~8_combout\ & ( \io2|display_store~31_combout\ & ( (!\io2|Equal44~0_combout\ & (\io2|param2\(6) & ((\io2|LessThan50~0_combout\) # (\io2|param2\(5))))) ) ) ) # ( !\io2|display_store~8_combout\ & ( 
-- \io2|display_store~31_combout\ & ( (\io2|param2\(6) & ((\io2|LessThan50~0_combout\) # (\io2|param2\(5)))) ) ) ) # ( \io2|display_store~8_combout\ & ( !\io2|display_store~31_combout\ & ( (\io2|param2\(6) & ((\io2|LessThan50~0_combout\) # 
-- (\io2|param2\(5)))) ) ) ) # ( !\io2|display_store~8_combout\ & ( !\io2|display_store~31_combout\ & ( (\io2|param2\(6) & ((\io2|LessThan50~0_combout\) # (\io2|param2\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000010111110000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param2\(5),
	datab => \io2|ALT_INV_Equal44~0_combout\,
	datac => \io2|ALT_INV_LessThan50~0_combout\,
	datad => \io2|ALT_INV_param2\(6),
	datae => \io2|ALT_INV_display_store~8_combout\,
	dataf => \io2|ALT_INV_display_store~31_combout\,
	combout => \io2|cursorHoriz[5]~18_combout\);

-- Location: LABCELL_X41_Y39_N54
\io2|cursorHoriz[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~19_combout\ = ( !\io2|cursorHoriz[5]~18_combout\ & ( \io2|display_store~32_combout\ & ( (!\io2|param1\(6) & (((\io2|LessThan46~3_combout\) # (\io2|cursorHoriz\(6))) # (\io2|LessThan46~0_combout\))) # (\io2|param1\(6) & 
-- (\io2|cursorHoriz\(6) & ((\io2|LessThan46~3_combout\) # (\io2|LessThan46~0_combout\)))) ) ) ) # ( !\io2|cursorHoriz[5]~18_combout\ & ( !\io2|display_store~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000101011101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(6),
	datab => \io2|ALT_INV_LessThan46~0_combout\,
	datac => \io2|ALT_INV_cursorHoriz\(6),
	datad => \io2|ALT_INV_LessThan46~3_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~18_combout\,
	dataf => \io2|ALT_INV_display_store~32_combout\,
	combout => \io2|cursorHoriz[5]~19_combout\);

-- Location: LABCELL_X41_Y39_N42
\io2|cursorHoriz[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~21_combout\ = ( \io2|cursorHoriz[5]~19_combout\ & ( \io2|display_store~18_combout\ & ( !\io2|display_store~32_combout\ ) ) ) # ( !\io2|cursorHoriz[5]~19_combout\ & ( \io2|display_store~18_combout\ & ( !\io2|display_store~32_combout\ ) 
-- ) ) # ( \io2|cursorHoriz[5]~19_combout\ & ( !\io2|display_store~18_combout\ & ( (!\io2|display_store~32_combout\ & (\io2|Selector8~1_combout\ & ((!\io2|display_store~30_combout\) # (\io2|cursorHoriz[5]~17_combout\)))) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~19_combout\ & ( !\io2|display_store~18_combout\ & ( (!\io2|display_store~32_combout\ & (\io2|cursorHoriz[5]~17_combout\ & (\io2|display_store~30_combout\ & \io2|Selector8~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000001010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~32_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~17_combout\,
	datac => \io2|ALT_INV_display_store~30_combout\,
	datad => \io2|ALT_INV_Selector8~1_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~19_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorHoriz[5]~21_combout\);

-- Location: LABCELL_X43_Y38_N36
\io2|Selector9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector9~1_combout\ = ( \io2|cursorHoriz[5]~20_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~22_combout\ & \io2|Add46~13_sumout\) ) ) ) # ( !\io2|cursorHoriz[5]~20_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( 
-- (\io2|Add50~9_sumout\ & !\io2|cursorHoriz[5]~22_combout\) ) ) ) # ( \io2|cursorHoriz[5]~20_combout\ & ( !\io2|cursorHoriz[5]~21_combout\ & ( (\io2|Add48~9_sumout\ & !\io2|cursorHoriz[5]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000001010000010100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add50~9_sumout\,
	datab => \io2|ALT_INV_Add48~9_sumout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~22_combout\,
	datad => \io2|ALT_INV_Add46~13_sumout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	combout => \io2|Selector9~1_combout\);

-- Location: FF_X42_Y38_N32
\io2|savedCursorHoriz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(5),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(5));

-- Location: MLABCELL_X42_Y38_N30
\io2|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector9~0_combout\ = ( \io2|savedCursorHoriz\(5) & ( !\io2|cursorHoriz[5]~26_combout\ & ( (!\io2|cursorHoriz[5]~37_combout\ & ((!\io2|cursorHoriz[5]~12_combout\ & (!\io2|cursorHoriz[5]~8_combout\)) # (\io2|cursorHoriz[5]~12_combout\ & 
-- ((!\io2|cursorHoriz[5]~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~36_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~37_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	datae => \io2|ALT_INV_savedCursorHoriz\(5),
	dataf => \io2|ALT_INV_cursorHoriz[5]~26_combout\,
	combout => \io2|Selector9~0_combout\);

-- Location: LABCELL_X43_Y38_N48
\io2|Selector9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector9~2_combout\ = ( \io2|Selector9~1_combout\ & ( \io2|Selector9~0_combout\ & ( (!\io2|Add45~9_sumout\ & \io2|cursorHoriz[5]~13_combout\) ) ) ) # ( !\io2|Selector9~1_combout\ & ( \io2|Selector9~0_combout\ & ( (!\io2|Add45~9_sumout\ & 
-- \io2|cursorHoriz[5]~13_combout\) ) ) ) # ( \io2|Selector9~1_combout\ & ( !\io2|Selector9~0_combout\ & ( (!\io2|cursorHoriz[5]~13_combout\ & (!\io2|cursorHoriz[5]~26_combout\)) # (\io2|cursorHoriz[5]~13_combout\ & ((!\io2|Add45~9_sumout\))) ) ) ) # ( 
-- !\io2|Selector9~1_combout\ & ( !\io2|Selector9~0_combout\ & ( (!\io2|cursorHoriz[5]~13_combout\ & ((!\io2|cursorHoriz[5]~26_combout\) # ((!\io2|Selector9~4_combout\)))) # (\io2|cursorHoriz[5]~13_combout\ & (((!\io2|Add45~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001100101010101100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~26_combout\,
	datab => \io2|ALT_INV_Add45~9_sumout\,
	datac => \io2|ALT_INV_Selector9~4_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	datae => \io2|ALT_INV_Selector9~1_combout\,
	dataf => \io2|ALT_INV_Selector9~0_combout\,
	combout => \io2|Selector9~2_combout\);

-- Location: LABCELL_X43_Y38_N42
\io2|Selector9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector9~3_combout\ = ( \io2|cursorHoriz[5]~15_combout\ & ( \io2|Selector9~2_combout\ & ( (\io2|Add47~9_sumout\ & !\io2|cursorHoriz[5]~5_combout\) ) ) ) # ( !\io2|cursorHoriz[5]~15_combout\ & ( \io2|Selector9~2_combout\ & ( 
-- (\io2|cursorHorizRestore\(5) & (\io2|cursorHoriz[5]~14_combout\ & !\io2|cursorHoriz[5]~5_combout\)) ) ) ) # ( \io2|cursorHoriz[5]~15_combout\ & ( !\io2|Selector9~2_combout\ & ( (\io2|Add47~9_sumout\ & !\io2|cursorHoriz[5]~5_combout\) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~15_combout\ & ( !\io2|Selector9~2_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~14_combout\) # (\io2|cursorHorizRestore\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100110000000000000101000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHorizRestore\(5),
	datab => \io2|ALT_INV_Add47~9_sumout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~15_combout\,
	dataf => \io2|ALT_INV_Selector9~2_combout\,
	combout => \io2|Selector9~3_combout\);

-- Location: MLABCELL_X42_Y37_N33
\io2|cursorHoriz[5]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~30_combout\ = ( \io2|Equal31~0_combout\ & ( (!\io2|Equal30~0_combout\ & !\io2|dispState.idle~q\) ) ) # ( !\io2|Equal31~0_combout\ & ( !\io2|dispState.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Equal30~0_combout\,
	datad => \io2|ALT_INV_dispState.idle~q\,
	dataf => \io2|ALT_INV_Equal31~0_combout\,
	combout => \io2|cursorHoriz[5]~30_combout\);

-- Location: LABCELL_X43_Y39_N45
\io2|cursorVert~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~47_combout\ = ( \io2|display_store~29_combout\ & ( \io2|cursorVert\(1) ) ) # ( !\io2|display_store~29_combout\ & ( (\io2|cursorVert\(1) & \io2|display_store~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert\(1),
	datad => \io2|ALT_INV_display_store~20_combout\,
	dataf => \io2|ALT_INV_display_store~29_combout\,
	combout => \io2|cursorVert~47_combout\);

-- Location: LABCELL_X43_Y39_N33
\io2|cursorVert~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~56_combout\ = ( !\io2|display_store~14_combout\ & ( !\io2|display_store~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~18_combout\,
	dataf => \io2|ALT_INV_display_store~14_combout\,
	combout => \io2|cursorVert~56_combout\);

-- Location: FF_X42_Y37_N2
\io2|savedCursorVert[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorVert\(1),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorVert\(1));

-- Location: MLABCELL_X42_Y37_N36
\io2|cursorVert~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~57_combout\ = ( \io2|cursorHoriz~2_combout\ & ( \io2|cursorVert\(1) ) ) # ( !\io2|cursorHoriz~2_combout\ & ( (!\io2|display_store~18_combout\ & (((\io2|cursorHoriz~3_combout\ & \io2|cursorVert\(1))))) # (\io2|display_store~18_combout\ & 
-- (\io2|savedCursorVert\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_savedCursorVert\(1),
	datab => \io2|ALT_INV_cursorHoriz~3_combout\,
	datac => \io2|ALT_INV_cursorVert\(1),
	datad => \io2|ALT_INV_display_store~18_combout\,
	dataf => \io2|ALT_INV_cursorHoriz~2_combout\,
	combout => \io2|cursorVert~57_combout\);

-- Location: LABCELL_X43_Y39_N30
\io2|cursorVert~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~12_combout\ = ( !\io2|escState.processingAdditionalParams~0_combout\ & ( (!\io2|escState.processingAdditionalParams~1_combout\ & !\io2|display_store~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_escState.processingAdditionalParams~1_combout\,
	datad => \io2|ALT_INV_display_store~5_combout\,
	dataf => \io2|ALT_INV_escState.processingAdditionalParams~0_combout\,
	combout => \io2|cursorVert~12_combout\);

-- Location: LABCELL_X43_Y39_N39
\io2|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~0_combout\ = ( \io2|cursorVert~12_combout\ & ( (!\io2|dispState.idle~q\ & !\io2|display_store~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.idle~q\,
	datad => \io2|ALT_INV_display_store~19_combout\,
	dataf => \io2|ALT_INV_cursorVert~12_combout\,
	combout => \io2|Selector19~0_combout\);

-- Location: LABCELL_X44_Y40_N21
\io2|cursorVert~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~48_combout\ = ( \io2|cursorVert\(0) & ( !\io2|cursorVert\(1) $ (!\io2|LessThan51~0_combout\) ) ) # ( !\io2|cursorVert\(0) & ( \io2|cursorVert\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(1),
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_cursorVert\(0),
	combout => \io2|cursorVert~48_combout\);

-- Location: LABCELL_X40_Y41_N45
\io2|Add43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add43~1_combout\ = ( !\io2|cursorVert\(0) & ( \io2|cursorVert\(1) ) ) # ( \io2|cursorVert\(0) & ( !\io2|cursorVert\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_cursorVert\(0),
	dataf => \io2|ALT_INV_cursorVert\(1),
	combout => \io2|Add43~1_combout\);

-- Location: MLABCELL_X42_Y40_N0
\io2|Add44~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~25_sumout\ = SUM(( \io2|param1\(0) ) + ( \io2|cursorVert\(0) ) + ( !VCC ))
-- \io2|Add44~26\ = CARRY(( \io2|param1\(0) ) + ( \io2|cursorVert\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_param1\(0),
	cin => GND,
	sumout => \io2|Add44~25_sumout\,
	cout => \io2|Add44~26\);

-- Location: MLABCELL_X42_Y40_N3
\io2|Add44~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~29_sumout\ = SUM(( \io2|cursorVert\(1) ) + ( \io2|param1\(1) ) + ( \io2|Add44~26\ ))
-- \io2|Add44~30\ = CARRY(( \io2|cursorVert\(1) ) + ( \io2|param1\(1) ) + ( \io2|Add44~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(1),
	datad => \io2|ALT_INV_cursorVert\(1),
	cin => \io2|Add44~26\,
	sumout => \io2|Add44~29_sumout\,
	cout => \io2|Add44~30\);

-- Location: MLABCELL_X42_Y40_N18
\io2|Add44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~5_sumout\ = SUM(( \io2|param1\(6) ) + ( GND ) + ( \io2|Add44~14\ ))
-- \io2|Add44~6\ = CARRY(( \io2|param1\(6) ) + ( GND ) + ( \io2|Add44~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param1\(6),
	cin => \io2|Add44~14\,
	sumout => \io2|Add44~5_sumout\,
	cout => \io2|Add44~6\);

-- Location: MLABCELL_X42_Y40_N21
\io2|Add44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~9_sumout\ = SUM(( GND ) + ( GND ) + ( \io2|Add44~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Add44~6\,
	sumout => \io2|Add44~9_sumout\);

-- Location: MLABCELL_X42_Y40_N15
\io2|Add44~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~13_sumout\ = SUM(( \io2|param1\(5) ) + ( GND ) + ( \io2|Add44~22\ ))
-- \io2|Add44~14\ = CARRY(( \io2|param1\(5) ) + ( GND ) + ( \io2|Add44~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_param1\(5),
	cin => \io2|Add44~22\,
	sumout => \io2|Add44~13_sumout\,
	cout => \io2|Add44~14\);

-- Location: MLABCELL_X42_Y40_N12
\io2|Add44~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~21_sumout\ = SUM(( \io2|cursorVert\(4) ) + ( \io2|param1\(4) ) + ( \io2|Add44~18\ ))
-- \io2|Add44~22\ = CARRY(( \io2|cursorVert\(4) ) + ( \io2|param1\(4) ) + ( \io2|Add44~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param1\(4),
	datad => \io2|ALT_INV_cursorVert\(4),
	cin => \io2|Add44~18\,
	sumout => \io2|Add44~21_sumout\,
	cout => \io2|Add44~22\);

-- Location: MLABCELL_X42_Y40_N6
\io2|Add44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~1_sumout\ = SUM(( \io2|cursorVert\(2) ) + ( \io2|param1\(2) ) + ( \io2|Add44~30\ ))
-- \io2|Add44~2\ = CARRY(( \io2|cursorVert\(2) ) + ( \io2|param1\(2) ) + ( \io2|Add44~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(2),
	datac => \io2|ALT_INV_cursorVert\(2),
	cin => \io2|Add44~30\,
	sumout => \io2|Add44~1_sumout\,
	cout => \io2|Add44~2\);

-- Location: MLABCELL_X42_Y40_N9
\io2|Add44~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add44~17_sumout\ = SUM(( \io2|cursorVert\(3) ) + ( \io2|param1\(3) ) + ( \io2|Add44~2\ ))
-- \io2|Add44~18\ = CARRY(( \io2|cursorVert\(3) ) + ( \io2|param1\(3) ) + ( \io2|Add44~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(3),
	datac => \io2|ALT_INV_param1\(3),
	cin => \io2|Add44~2\,
	sumout => \io2|Add44~17_sumout\,
	cout => \io2|Add44~18\);

-- Location: MLABCELL_X42_Y40_N48
\io2|LessThan42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan42~1_combout\ = ( \io2|Add44~17_sumout\ & ( (!\io2|Add44~13_sumout\ & (!\io2|Add44~5_sumout\ & !\io2|Add44~21_sumout\)) ) ) # ( !\io2|Add44~17_sumout\ & ( (!\io2|Add44~13_sumout\ & !\io2|Add44~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add44~13_sumout\,
	datac => \io2|ALT_INV_Add44~5_sumout\,
	datad => \io2|ALT_INV_Add44~21_sumout\,
	dataf => \io2|ALT_INV_Add44~17_sumout\,
	combout => \io2|LessThan42~1_combout\);

-- Location: MLABCELL_X42_Y39_N48
\io2|display_store~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~17_combout\ = ( \io2|LessThan51~0_combout\ & ( (\io2|Equal47~0_combout\ & \io2|Equal47~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_Equal47~1_combout\,
	dataf => \io2|ALT_INV_LessThan51~0_combout\,
	combout => \io2|display_store~17_combout\);

-- Location: LABCELL_X41_Y40_N0
\io2|cursorVert~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~49_combout\ = ( \io2|display_store~17_combout\ & ( \io2|display_store~16_combout\ & ( \io2|Add43~1_combout\ ) ) ) # ( !\io2|display_store~17_combout\ & ( \io2|display_store~16_combout\ & ( (\io2|Add44~29_sumout\ & (!\io2|Add44~9_sumout\ & 
-- \io2|LessThan42~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add43~1_combout\,
	datab => \io2|ALT_INV_Add44~29_sumout\,
	datac => \io2|ALT_INV_Add44~9_sumout\,
	datad => \io2|ALT_INV_LessThan42~1_combout\,
	datae => \io2|ALT_INV_display_store~17_combout\,
	dataf => \io2|ALT_INV_display_store~16_combout\,
	combout => \io2|cursorVert~49_combout\);

-- Location: LABCELL_X41_Y40_N15
\io2|cursorVert~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~52_combout\ = ( \io2|display_store~9_combout\ & ( (\io2|display_store~35_combout\ & \io2|cursorVert\(1)) ) ) # ( !\io2|display_store~9_combout\ & ( (\io2|cursorVert\(1) & (((!\io2|display_store~16_combout\ & 
-- !\io2|display_store~22_combout\)) # (\io2|display_store~35_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001111000000001000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~16_combout\,
	datab => \io2|ALT_INV_display_store~22_combout\,
	datac => \io2|ALT_INV_display_store~35_combout\,
	datad => \io2|ALT_INV_cursorVert\(1),
	dataf => \io2|ALT_INV_display_store~9_combout\,
	combout => \io2|cursorVert~52_combout\);

-- Location: LABCELL_X44_Y39_N3
\io2|display_store~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~10_combout\ = ( \io2|Equal47~0_combout\ & ( (!\io2|LessThan53~0_combout\ & \io2|Equal47~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan53~0_combout\,
	datac => \io2|ALT_INV_Equal47~1_combout\,
	dataf => \io2|ALT_INV_Equal47~0_combout\,
	combout => \io2|display_store~10_combout\);

-- Location: LABCELL_X40_Y40_N0
\io2|Add42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add42~5_sumout\ = SUM(( !\io2|cursorVert\(0) $ (!\io2|param1\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add42~6\ = CARRY(( !\io2|cursorVert\(0) $ (!\io2|param1\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add42~7\ = SHARE((!\io2|param1\(0)) # (\io2|cursorVert\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(0),
	datac => \io2|ALT_INV_param1\(0),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add42~5_sumout\,
	cout => \io2|Add42~6\,
	shareout => \io2|Add42~7\);

-- Location: LABCELL_X40_Y40_N3
\io2|Add42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add42~9_sumout\ = SUM(( !\io2|param1\(1) $ (\io2|cursorVert\(1)) ) + ( \io2|Add42~7\ ) + ( \io2|Add42~6\ ))
-- \io2|Add42~10\ = CARRY(( !\io2|param1\(1) $ (\io2|cursorVert\(1)) ) + ( \io2|Add42~7\ ) + ( \io2|Add42~6\ ))
-- \io2|Add42~11\ = SHARE((!\io2|param1\(1) & \io2|cursorVert\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(1),
	datac => \io2|ALT_INV_cursorVert\(1),
	cin => \io2|Add42~6\,
	sharein => \io2|Add42~7\,
	sumout => \io2|Add42~9_sumout\,
	cout => \io2|Add42~10\,
	shareout => \io2|Add42~11\);

-- Location: LABCELL_X40_Y40_N54
\io2|cursorVert~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~51_combout\ = ( \io2|cursorVert~6_combout\ & ( (!\io2|display_store~10_combout\ & (\io2|Add42~9_sumout\)) # (\io2|display_store~10_combout\ & ((!\io2|Add43~1_combout\))) ) ) # ( !\io2|cursorVert~6_combout\ & ( 
-- (\io2|display_store~10_combout\ & !\io2|Add43~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111111000011000011111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_display_store~10_combout\,
	datac => \io2|ALT_INV_Add42~9_sumout\,
	datad => \io2|ALT_INV_Add43~1_combout\,
	dataf => \io2|ALT_INV_cursorVert~6_combout\,
	combout => \io2|cursorVert~51_combout\);

-- Location: LABCELL_X39_Y37_N18
\io2|cursorVert~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~4_combout\ = ( \io2|cursorVert~0_combout\ & ( \io2|param1\(1) & ( (!\io2|param1\(3)) # (!\io2|param1\(4)) ) ) ) # ( \io2|cursorVert~0_combout\ & ( !\io2|param1\(1) & ( (!\io2|param1\(3) & (((\io2|param1\(2)) # (\io2|param1\(4))) # 
-- (\io2|param1\(0)))) # (\io2|param1\(3) & (((!\io2|param1\(4)) # (!\io2|param1\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111101000000000000000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(3),
	datab => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_param1\(4),
	datad => \io2|ALT_INV_param1\(2),
	datae => \io2|ALT_INV_cursorVert~0_combout\,
	dataf => \io2|ALT_INV_param1\(1),
	combout => \io2|cursorVert~4_combout\);

-- Location: LABCELL_X41_Y40_N12
\io2|cursorVert~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~50_combout\ = ( \io2|param1\(1) & ( (!\io2|display_store~16_combout\ & (\io2|display_store~22_combout\ & (\io2|cursorVert~4_combout\ & \io2|param1\(0)))) ) ) # ( !\io2|param1\(1) & ( (!\io2|display_store~16_combout\ & 
-- (\io2|display_store~22_combout\ & (\io2|cursorVert~4_combout\ & !\io2|param1\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~16_combout\,
	datab => \io2|ALT_INV_display_store~22_combout\,
	datac => \io2|ALT_INV_cursorVert~4_combout\,
	datad => \io2|ALT_INV_param1\(0),
	dataf => \io2|ALT_INV_param1\(1),
	combout => \io2|cursorVert~50_combout\);

-- Location: LABCELL_X41_Y40_N54
\io2|cursorVert~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~53_combout\ = ( \io2|cursorVert~51_combout\ & ( \io2|cursorVert~50_combout\ & ( (\io2|display_store~35_combout\ & !\io2|cursorVert~52_combout\) ) ) ) # ( !\io2|cursorVert~51_combout\ & ( \io2|cursorVert~50_combout\ & ( 
-- (!\io2|cursorVert~52_combout\ & ((\io2|display_store~9_combout\) # (\io2|display_store~35_combout\))) ) ) ) # ( \io2|cursorVert~51_combout\ & ( !\io2|cursorVert~50_combout\ & ( (!\io2|cursorVert~52_combout\ & (((!\io2|cursorVert~49_combout\ & 
-- !\io2|display_store~9_combout\)) # (\io2|display_store~35_combout\))) ) ) ) # ( !\io2|cursorVert~51_combout\ & ( !\io2|cursorVert~50_combout\ & ( (!\io2|cursorVert~52_combout\ & ((!\io2|cursorVert~49_combout\) # ((\io2|display_store~9_combout\) # 
-- (\io2|display_store~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100000000101100110000000000111111000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~49_combout\,
	datab => \io2|ALT_INV_display_store~35_combout\,
	datac => \io2|ALT_INV_display_store~9_combout\,
	datad => \io2|ALT_INV_cursorVert~52_combout\,
	datae => \io2|ALT_INV_cursorVert~51_combout\,
	dataf => \io2|ALT_INV_cursorVert~50_combout\,
	combout => \io2|cursorVert~53_combout\);

-- Location: MLABCELL_X42_Y37_N0
\io2|cursorVert~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~54_combout\ = ( !\io2|display_store~29_combout\ & ( (!\io2|cursorHoriz~3_combout\ & !\io2|cursorHoriz~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz~3_combout\,
	datac => \io2|ALT_INV_cursorHoriz~2_combout\,
	dataf => \io2|ALT_INV_display_store~29_combout\,
	combout => \io2|cursorVert~54_combout\);

-- Location: LABCELL_X41_Y40_N48
\io2|cursorVert~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~55_combout\ = ( \io2|cursorVert~53_combout\ & ( \io2|cursorVert~54_combout\ & ( (!\io2|display_store~20_combout\ & (((\io2|cursorVert~48_combout\ & \io2|display_store~15_combout\)))) # (\io2|display_store~20_combout\ & 
-- (\io2|LessThan51~0_combout\)) ) ) ) # ( !\io2|cursorVert~53_combout\ & ( \io2|cursorVert~54_combout\ & ( (!\io2|display_store~20_combout\ & (((!\io2|display_store~15_combout\) # (\io2|cursorVert~48_combout\)))) # (\io2|display_store~20_combout\ & 
-- (\io2|LessThan51~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000110110001000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~20_combout\,
	datab => \io2|ALT_INV_LessThan51~0_combout\,
	datac => \io2|ALT_INV_cursorVert~48_combout\,
	datad => \io2|ALT_INV_display_store~15_combout\,
	datae => \io2|ALT_INV_cursorVert~53_combout\,
	dataf => \io2|ALT_INV_cursorVert~54_combout\,
	combout => \io2|cursorVert~55_combout\);

-- Location: LABCELL_X44_Y39_N0
\io2|cursorVert~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~19_combout\ = ( \io2|cursorVert~18_combout\ & ( (!\io2|LessThan53~0_combout\ & \io2|display_store~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan53~0_combout\,
	datac => \io2|ALT_INV_display_store~28_combout\,
	dataf => \io2|ALT_INV_cursorVert~18_combout\,
	combout => \io2|cursorVert~19_combout\);

-- Location: LABCELL_X44_Y37_N0
\io2|cursorVert[3]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~33_combout\ = ( \io2|Equal57~0_combout\ & ( (!\io2|dispCharWRData\(0) & (!\io2|dispCharWRData\(2) $ (!\io2|dispCharWRData\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispCharWRData\(2),
	datac => \io2|ALT_INV_dispCharWRData\(0),
	datad => \io2|ALT_INV_dispCharWRData\(1),
	dataf => \io2|ALT_INV_Equal57~0_combout\,
	combout => \io2|cursorVert[3]~33_combout\);

-- Location: LABCELL_X44_Y40_N57
\io2|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~0_combout\ = ( \io2|cursorVert[3]~33_combout\ & ( !\io2|Equal57~1_combout\ ) ) # ( !\io2|cursorVert[3]~33_combout\ & ( (\io2|cursorVert~19_combout\ & !\io2|Equal57~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert~19_combout\,
	datad => \io2|ALT_INV_Equal57~1_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~33_combout\,
	combout => \io2|Selector18~0_combout\);

-- Location: LABCELL_X40_Y37_N6
\io2|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector24~0_combout\ = ( !\io2|cursorVertRestore[1]~2_combout\ & ( \io2|cursorVert\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert\(0),
	dataf => \io2|ALT_INV_cursorVertRestore[1]~2_combout\,
	combout => \io2|Selector24~0_combout\);

-- Location: LABCELL_X40_Y37_N24
\io2|cursorVertRestore[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVertRestore[0]~5_combout\ = ( \io2|Selector34~0_combout\ & ( (\n_reset~input_o\ & (((!\io2|cursorVertRestore[1]~3_combout\) # (\io2|cursorVertRestore[0]~4_combout\)) # (\io2|cursorVertRestore[1]~1_combout\))) ) ) # ( !\io2|Selector34~0_combout\ 
-- & ( (\n_reset~input_o\ & ((\io2|cursorVertRestore[0]~4_combout\) # (\io2|cursorVertRestore[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVertRestore[1]~1_combout\,
	datab => \io2|ALT_INV_cursorVertRestore[1]~3_combout\,
	datac => \io2|ALT_INV_cursorVertRestore[0]~4_combout\,
	datad => \ALT_INV_n_reset~input_o\,
	dataf => \io2|ALT_INV_Selector34~0_combout\,
	combout => \io2|cursorVertRestore[0]~5_combout\);

-- Location: FF_X40_Y37_N8
\io2|cursorVertRestore[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector24~0_combout\,
	ena => \io2|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVertRestore\(0));

-- Location: LABCELL_X40_Y37_N36
\io2|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector22~0_combout\ = ( !\io2|cursorVertRestore[1]~2_combout\ & ( \io2|cursorVert\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert\(2),
	dataf => \io2|ALT_INV_cursorVertRestore[1]~2_combout\,
	combout => \io2|Selector22~0_combout\);

-- Location: FF_X40_Y37_N38
\io2|cursorVertRestore[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector22~0_combout\,
	ena => \io2|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVertRestore\(2));

-- Location: LABCELL_X40_Y37_N39
\io2|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector23~0_combout\ = ( !\io2|cursorVertRestore[1]~2_combout\ & ( \io2|cursorVert\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(1),
	dataf => \io2|ALT_INV_cursorVertRestore[1]~2_combout\,
	combout => \io2|Selector23~0_combout\);

-- Location: FF_X40_Y37_N41
\io2|cursorVertRestore[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector23~0_combout\,
	ena => \io2|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVertRestore\(1));

-- Location: LABCELL_X44_Y38_N27
\io2|Add52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add52~0_combout\ = ( \io2|cursorVertRestore\(1) & ( (\io2|cursorVertRestore\(0) & \io2|cursorVertRestore\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVertRestore\(0),
	datac => \io2|ALT_INV_cursorVertRestore\(2),
	datae => \io2|ALT_INV_cursorVertRestore\(1),
	combout => \io2|Add52~0_combout\);

-- Location: LABCELL_X40_Y37_N51
\io2|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector20~0_combout\ = ( !\io2|cursorVertRestore[1]~2_combout\ & ( \io2|cursorVert\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVertRestore[1]~2_combout\,
	combout => \io2|Selector20~0_combout\);

-- Location: FF_X40_Y37_N53
\io2|cursorVertRestore[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector20~0_combout\,
	ena => \io2|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVertRestore\(4));

-- Location: LABCELL_X44_Y38_N6
\io2|Equal63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal63~0_combout\ = ( \io2|cursorVertRestore\(1) & ( \io2|cursorVert\(2) & ( (!\io2|cursorVert\(0) & (!\io2|cursorVertRestore\(2) & (\io2|cursorVertRestore\(0) & !\io2|cursorVert\(1)))) # (\io2|cursorVert\(0) & (\io2|cursorVertRestore\(2) & 
-- (!\io2|cursorVertRestore\(0) & \io2|cursorVert\(1)))) ) ) ) # ( !\io2|cursorVertRestore\(1) & ( \io2|cursorVert\(2) & ( (\io2|cursorVertRestore\(2) & ((!\io2|cursorVert\(0) & (\io2|cursorVertRestore\(0) & \io2|cursorVert\(1))) # (\io2|cursorVert\(0) & 
-- (!\io2|cursorVertRestore\(0) & !\io2|cursorVert\(1))))) ) ) ) # ( \io2|cursorVertRestore\(1) & ( !\io2|cursorVert\(2) & ( (!\io2|cursorVert\(0) & (\io2|cursorVertRestore\(2) & (\io2|cursorVertRestore\(0) & !\io2|cursorVert\(1)))) # (\io2|cursorVert\(0) & 
-- (!\io2|cursorVertRestore\(2) & (!\io2|cursorVertRestore\(0) & \io2|cursorVert\(1)))) ) ) ) # ( !\io2|cursorVertRestore\(1) & ( !\io2|cursorVert\(2) & ( (!\io2|cursorVertRestore\(2) & ((!\io2|cursorVert\(0) & (\io2|cursorVertRestore\(0) & 
-- \io2|cursorVert\(1))) # (\io2|cursorVert\(0) & (!\io2|cursorVertRestore\(0) & !\io2|cursorVert\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000001000000000100100000000010000000000100000100000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_cursorVertRestore\(2),
	datac => \io2|ALT_INV_cursorVertRestore\(0),
	datad => \io2|ALT_INV_cursorVert\(1),
	datae => \io2|ALT_INV_cursorVertRestore\(1),
	dataf => \io2|ALT_INV_cursorVert\(2),
	combout => \io2|Equal63~0_combout\);

-- Location: LABCELL_X40_Y37_N48
\io2|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector21~0_combout\ = ( !\io2|cursorVertRestore[1]~2_combout\ & ( \io2|cursorVert\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert\(3),
	dataf => \io2|ALT_INV_cursorVertRestore[1]~2_combout\,
	combout => \io2|Selector21~0_combout\);

-- Location: FF_X40_Y37_N50
\io2|cursorVertRestore[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector21~0_combout\,
	ena => \io2|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVertRestore\(3));

-- Location: LABCELL_X44_Y38_N36
\io2|Equal63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal63~1_combout\ = ( \io2|cursorVert\(4) & ( \io2|cursorVertRestore\(3) & ( (\io2|Equal63~0_combout\ & ((!\io2|Add52~0_combout\ & (\io2|cursorVert\(3) & \io2|cursorVertRestore\(4))) # (\io2|Add52~0_combout\ & (!\io2|cursorVert\(3) & 
-- !\io2|cursorVertRestore\(4))))) ) ) ) # ( !\io2|cursorVert\(4) & ( \io2|cursorVertRestore\(3) & ( (!\io2|Add52~0_combout\ & (\io2|cursorVert\(3) & (!\io2|cursorVertRestore\(4) & \io2|Equal63~0_combout\))) ) ) ) # ( \io2|cursorVert\(4) & ( 
-- !\io2|cursorVertRestore\(3) & ( (\io2|cursorVertRestore\(4) & (\io2|Equal63~0_combout\ & (!\io2|Add52~0_combout\ $ (\io2|cursorVert\(3))))) ) ) ) # ( !\io2|cursorVert\(4) & ( !\io2|cursorVertRestore\(3) & ( (!\io2|cursorVertRestore\(4) & 
-- (\io2|Equal63~0_combout\ & (!\io2|Add52~0_combout\ $ (\io2|cursorVert\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010000000000000000100100000000001000000000000001000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add52~0_combout\,
	datab => \io2|ALT_INV_cursorVert\(3),
	datac => \io2|ALT_INV_cursorVertRestore\(4),
	datad => \io2|ALT_INV_Equal63~0_combout\,
	datae => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVertRestore\(3),
	combout => \io2|Equal63~1_combout\);

-- Location: MLABCELL_X45_Y38_N33
\io2|cursorVert[3]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~31_combout\ = ( \io2|Equal63~1_combout\ & ( \io2|dispState.ins3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.ins3~q\,
	dataf => \io2|ALT_INV_Equal63~1_combout\,
	combout => \io2|cursorVert[3]~31_combout\);

-- Location: MLABCELL_X45_Y39_N54
\io2|Selector19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~8_combout\ = ( !\io2|cursorVert[3]~31_combout\ & ( \io2|cursorVert[3]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert[3]~30_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~31_combout\,
	combout => \io2|Selector19~8_combout\);

-- Location: LABCELL_X44_Y40_N54
\io2|Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~1_combout\ = ( \io2|cursorVert\(0) & ( (!\io2|dispState.dispNextLoc~q\ & (!\io2|cursorVert\(1) & (\io2|LessThan51~0_combout\ & \io2|dispState.clearS2~q\))) # (\io2|dispState.dispNextLoc~q\ & (!\io2|cursorVert\(1) $ 
-- ((!\io2|LessThan51~0_combout\)))) ) ) # ( !\io2|cursorVert\(0) & ( (\io2|cursorVert\(1) & (((\io2|LessThan51~0_combout\ & \io2|dispState.clearS2~q\)) # (\io2|dispState.dispNextLoc~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010011000100010001001100010100000111000001010000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.dispNextLoc~q\,
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_LessThan51~0_combout\,
	datad => \io2|ALT_INV_dispState.clearS2~q\,
	dataf => \io2|ALT_INV_cursorVert\(0),
	combout => \io2|Selector18~1_combout\);

-- Location: MLABCELL_X45_Y38_N24
\io2|Selector19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~3_combout\ = ( !\io2|Equal63~1_combout\ & ( \io2|dispState.ins3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.ins3~q\,
	dataf => \io2|ALT_INV_Equal63~1_combout\,
	combout => \io2|Selector19~3_combout\);

-- Location: LABCELL_X44_Y40_N24
\io2|Selector18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~2_combout\ = ( \io2|Selector19~3_combout\ & ( (\io2|cursorVert\(1) & !\io2|Selector18~1_combout\) ) ) # ( !\io2|Selector19~3_combout\ & ( (!\io2|Selector18~1_combout\ & ((!\io2|dispState.del3~q\) # (\io2|cursorVert\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_dispState.del3~q\,
	datad => \io2|ALT_INV_Selector18~1_combout\,
	dataf => \io2|ALT_INV_Selector19~3_combout\,
	combout => \io2|Selector18~2_combout\);

-- Location: MLABCELL_X45_Y40_N33
\io2|Selector33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector33~1_combout\ = ( \io2|dispCharWRData\(0) & ( (\io2|dispState.dispWrite~q\ & (((!\io2|dispCharWRData\(2)) # (!\io2|Equal57~0_combout\)) # (\io2|dispCharWRData\(1)))) ) ) # ( !\io2|dispCharWRData\(0) & ( (\io2|dispState.dispWrite~q\ & 
-- ((!\io2|Equal57~0_combout\) # (!\io2|dispCharWRData\(1) $ (\io2|dispCharWRData\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000001010101010100000101010101010100010101010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.dispWrite~q\,
	datab => \io2|ALT_INV_dispCharWRData\(1),
	datac => \io2|ALT_INV_dispCharWRData\(2),
	datad => \io2|ALT_INV_Equal57~0_combout\,
	dataf => \io2|ALT_INV_dispCharWRData\(0),
	combout => \io2|Selector33~1_combout\);

-- Location: LABCELL_X44_Y40_N6
\io2|Selector18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~3_combout\ = ( \io2|Selector33~1_combout\ & ( (!\io2|dispState.deleteLine~q\ & (!\io2|cursorVert~19_combout\ & ((!\io2|dispState.ins3~q\) # (\io2|LessThan43~1_combout\)))) ) ) # ( !\io2|Selector33~1_combout\ & ( 
-- (!\io2|dispState.deleteLine~q\ & ((!\io2|dispState.ins3~q\) # (\io2|LessThan43~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.ins3~q\,
	datab => \io2|ALT_INV_dispState.deleteLine~q\,
	datac => \io2|ALT_INV_LessThan43~1_combout\,
	datad => \io2|ALT_INV_cursorVert~19_combout\,
	dataf => \io2|ALT_INV_Selector33~1_combout\,
	combout => \io2|Selector18~3_combout\);

-- Location: LABCELL_X44_Y40_N18
\io2|cursorVert[3]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~26_combout\ = ( \io2|LessThan43~1_combout\ & ( !\io2|dispState.insertLine~q\ ) ) # ( !\io2|LessThan43~1_combout\ & ( (!\io2|dispState.insertLine~q\ & !\io2|dispState.del3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispState.insertLine~q\,
	datac => \io2|ALT_INV_dispState.del3~q\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|cursorVert[3]~26_combout\);

-- Location: LABCELL_X44_Y40_N42
\io2|Selector18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~4_combout\ = ( \io2|Add43~1_combout\ & ( \io2|cursorVert[3]~26_combout\ & ( (!\io2|cursorVert~48_combout\) # ((!\io2|cursorHoriz[5]~4_combout\) # (\io2|Equal57~1_combout\)) ) ) ) # ( !\io2|Add43~1_combout\ & ( 
-- \io2|cursorVert[3]~26_combout\ & ( (\io2|Selector18~3_combout\ & ((!\io2|cursorVert~48_combout\) # ((!\io2|cursorHoriz[5]~4_combout\) # (\io2|Equal57~1_combout\)))) ) ) ) # ( !\io2|Add43~1_combout\ & ( !\io2|cursorVert[3]~26_combout\ & ( 
-- (\io2|Selector18~3_combout\ & ((!\io2|cursorVert~48_combout\) # ((!\io2|cursorHoriz[5]~4_combout\) # (\io2|Equal57~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000000000000000000000111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~48_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~4_combout\,
	datac => \io2|ALT_INV_Equal57~1_combout\,
	datad => \io2|ALT_INV_Selector18~3_combout\,
	datae => \io2|ALT_INV_Add43~1_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~26_combout\,
	combout => \io2|Selector18~4_combout\);

-- Location: LABCELL_X44_Y40_N36
\io2|Selector18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~5_combout\ = ( \io2|Selector18~4_combout\ & ( (!\io2|LessThan43~1_combout\) # ((\io2|Selector18~2_combout\ & ((!\io2|cursorVertRestore\(1)) # (\io2|Selector19~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011011100111111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector19~8_combout\,
	datab => \io2|ALT_INV_LessThan43~1_combout\,
	datac => \io2|ALT_INV_Selector18~2_combout\,
	datad => \io2|ALT_INV_cursorVertRestore\(1),
	dataf => \io2|ALT_INV_Selector18~4_combout\,
	combout => \io2|Selector18~5_combout\);

-- Location: LABCELL_X44_Y39_N15
\io2|Selector19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~1_combout\ = ( !\io2|LessThan43~1_combout\ & ( ((\io2|dispState.clearL2~q\) # (\io2|dispState.dispNextLoc~q\)) # (\io2|dispState.clearS2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispState.clearS2~q\,
	datac => \io2|ALT_INV_dispState.dispNextLoc~q\,
	datad => \io2|ALT_INV_dispState.clearL2~q\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|Selector19~1_combout\);

-- Location: LABCELL_X44_Y39_N24
\io2|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector38~0_combout\ = (\io2|display_store~28_combout\ & \io2|Selector33~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~28_combout\,
	datad => \io2|ALT_INV_Selector33~1_combout\,
	combout => \io2|Selector38~0_combout\);

-- Location: FF_X44_Y39_N26
\io2|dispState.clearChar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector38~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.clearChar~q\);

-- Location: MLABCELL_X45_Y39_N0
\io2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|WideOr3~0_combout\ = ( !\io2|dispState.del2~q\ & ( (!\io2|dispState.clearLine~q\ & (!\io2|dispState.clearScreen~q\ & (!\io2|dispState.clearChar~q\ & !\io2|dispState.ins2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearLine~q\,
	datab => \io2|ALT_INV_dispState.clearScreen~q\,
	datac => \io2|ALT_INV_dispState.clearChar~q\,
	datad => \io2|ALT_INV_dispState.ins2~q\,
	dataf => \io2|ALT_INV_dispState.del2~q\,
	combout => \io2|WideOr3~0_combout\);

-- Location: FF_X44_Y39_N23
\io2|dispState.clearC2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.clearChar~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.clearC2~q\);

-- Location: LABCELL_X43_Y39_N18
\io2|Selector19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~2_combout\ = ( \io2|cursorVert~12_combout\ & ( (!\io2|Selector19~1_combout\ & (\io2|WideOr3~0_combout\ & !\io2|dispState.clearC2~q\)) ) ) # ( !\io2|cursorVert~12_combout\ & ( (!\io2|Selector19~1_combout\ & (\io2|WideOr3~0_combout\ & 
-- (\io2|dispState.idle~q\ & !\io2|dispState.clearC2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector19~1_combout\,
	datab => \io2|ALT_INV_WideOr3~0_combout\,
	datac => \io2|ALT_INV_dispState.idle~q\,
	datad => \io2|ALT_INV_dispState.clearC2~q\,
	dataf => \io2|ALT_INV_cursorVert~12_combout\,
	combout => \io2|Selector19~2_combout\);

-- Location: LABCELL_X44_Y40_N27
\io2|Selector18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~6_combout\ = ( \io2|Selector19~2_combout\ & ( (\io2|Selector18~5_combout\ & ((!\io2|cursorVert\(1)) # ((!\io2|dispState.dispWrite~q\) # (\io2|Selector18~0_combout\)))) ) ) # ( !\io2|Selector19~2_combout\ & ( (!\io2|cursorVert\(1) & 
-- \io2|Selector18~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(1),
	datab => \io2|ALT_INV_Selector18~0_combout\,
	datac => \io2|ALT_INV_dispState.dispWrite~q\,
	datad => \io2|ALT_INV_Selector18~5_combout\,
	dataf => \io2|ALT_INV_Selector19~2_combout\,
	combout => \io2|Selector18~6_combout\);

-- Location: MLABCELL_X42_Y40_N54
\io2|Selector18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector18~7_combout\ = ( \io2|cursorVert~55_combout\ & ( \io2|Selector18~6_combout\ & ( (\io2|Selector19~0_combout\ & ((\io2|cursorVert~57_combout\) # (\io2|cursorVert~56_combout\))) ) ) ) # ( !\io2|cursorVert~55_combout\ & ( 
-- \io2|Selector18~6_combout\ & ( (\io2|Selector19~0_combout\ & (((\io2|cursorVert~47_combout\ & \io2|cursorVert~56_combout\)) # (\io2|cursorVert~57_combout\))) ) ) ) # ( \io2|cursorVert~55_combout\ & ( !\io2|Selector18~6_combout\ ) ) # ( 
-- !\io2|cursorVert~55_combout\ & ( !\io2|Selector18~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~47_combout\,
	datab => \io2|ALT_INV_cursorVert~56_combout\,
	datac => \io2|ALT_INV_cursorVert~57_combout\,
	datad => \io2|ALT_INV_Selector19~0_combout\,
	datae => \io2|ALT_INV_cursorVert~55_combout\,
	dataf => \io2|ALT_INV_Selector18~6_combout\,
	combout => \io2|Selector18~7_combout\);

-- Location: FF_X42_Y40_N56
\io2|cursorVert[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector18~7_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVert\(1));

-- Location: LABCELL_X43_Y40_N18
\io2|cursorVert[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~9_combout\ = ( \io2|cursorVert[3]~5_combout\ & ( \io2|cursorVert[3]~7_combout\ & ( (!\io2|display_store~19_combout\ & \io2|display_store~18_combout\) ) ) ) # ( !\io2|cursorVert[3]~5_combout\ & ( \io2|cursorVert[3]~7_combout\ & ( 
-- (!\io2|display_store~19_combout\ & (((\io2|display_store~16_combout\ & \io2|cursorHoriz[5]~0_combout\)) # (\io2|display_store~18_combout\))) ) ) ) # ( \io2|cursorVert[3]~5_combout\ & ( !\io2|cursorVert[3]~7_combout\ & ( (!\io2|display_store~19_combout\ & 
-- \io2|display_store~18_combout\) ) ) ) # ( !\io2|cursorVert[3]~5_combout\ & ( !\io2|cursorVert[3]~7_combout\ & ( (!\io2|display_store~19_combout\ & \io2|display_store~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100010011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~16_combout\,
	datab => \io2|ALT_INV_display_store~19_combout\,
	datac => \io2|ALT_INV_display_store~18_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~0_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~5_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~7_combout\,
	combout => \io2|cursorVert[3]~9_combout\);

-- Location: MLABCELL_X42_Y41_N21
\io2|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector17~0_combout\ = ( !\io2|cursorVert[3]~10_combout\ & ( (\io2|Add44~1_sumout\ & \io2|cursorVert[3]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add44~1_sumout\,
	datad => \io2|ALT_INV_cursorVert[3]~9_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~10_combout\,
	combout => \io2|Selector17~0_combout\);

-- Location: LABCELL_X43_Y39_N0
\io2|cursorVert[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~16_combout\ = ( \io2|display_store~18_combout\ & ( (!\io2|dispState.idle~q\ & (\io2|cursorHoriz~2_combout\ & !\io2|display_store~19_combout\)) ) ) # ( !\io2|display_store~18_combout\ & ( (!\io2|dispState.idle~q\ & 
-- (!\io2|display_store~19_combout\ & ((\io2|cursorHoriz~2_combout\) # (\io2|cursorHoriz~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000001010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_cursorHoriz~3_combout\,
	datac => \io2|ALT_INV_cursorHoriz~2_combout\,
	datad => \io2|ALT_INV_display_store~19_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorVert[4]~16_combout\);

-- Location: LABCELL_X44_Y39_N45
\io2|cursorVert[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~21_combout\ = ( !\io2|Equal59~0_combout\ & ( (\io2|dispState.dispWrite~q\ & (\io2|Equal58~0_combout\ & !\io2|cursorVert~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispState.dispWrite~q\,
	datac => \io2|ALT_INV_Equal58~0_combout\,
	datad => \io2|ALT_INV_cursorVert~19_combout\,
	dataf => \io2|ALT_INV_Equal59~0_combout\,
	combout => \io2|cursorVert[3]~21_combout\);

-- Location: LABCELL_X43_Y39_N48
\io2|cursorVert[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~23_combout\ = ( \io2|dispState.dispNextLoc~q\ & ( !\io2|cursorVert[3]~21_combout\ & ( (!\io2|cursorVert[4]~22_combout\ & (\io2|LessThan43~1_combout\ & (\io2|LessThan51~0_combout\ & \n_reset~input_o\))) ) ) ) # ( 
-- !\io2|dispState.dispNextLoc~q\ & ( !\io2|cursorVert[3]~21_combout\ & ( (!\io2|cursorVert[4]~22_combout\ & \n_reset~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[4]~22_combout\,
	datab => \io2|ALT_INV_LessThan43~1_combout\,
	datac => \io2|ALT_INV_LessThan51~0_combout\,
	datad => \ALT_INV_n_reset~input_o\,
	datae => \io2|ALT_INV_dispState.dispNextLoc~q\,
	dataf => \io2|ALT_INV_cursorVert[3]~21_combout\,
	combout => \io2|cursorVert[4]~23_combout\);

-- Location: LABCELL_X43_Y39_N15
\io2|cursorVert[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~14_combout\ = ( !\io2|display_store~18_combout\ & ( (!\io2|display_store~14_combout\ & (!\io2|dispState.idle~q\ & !\io2|display_store~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~14_combout\,
	datac => \io2|ALT_INV_dispState.idle~q\,
	datad => \io2|ALT_INV_display_store~19_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorVert[3]~14_combout\);

-- Location: LABCELL_X43_Y39_N36
\io2|cursorVert[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~15_combout\ = ( \io2|cursorVert[3]~14_combout\ & ( (!\io2|escState~8_combout\ & (!\io2|display_store~9_combout\ & (!\io2|display_store~22_combout\ & !\io2|display_store~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_escState~8_combout\,
	datab => \io2|ALT_INV_display_store~9_combout\,
	datac => \io2|ALT_INV_display_store~22_combout\,
	datad => \io2|ALT_INV_display_store~16_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~14_combout\,
	combout => \io2|cursorVert[3]~15_combout\);

-- Location: LABCELL_X43_Y39_N57
\io2|cursorVert[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~13_combout\ = ( \io2|cursorVert~12_combout\ & ( (!\io2|dispState.clearC2~q\ & \io2|WideOr3~0_combout\) ) ) # ( !\io2|cursorVert~12_combout\ & ( (!\io2|dispState.clearC2~q\ & (\io2|WideOr3~0_combout\ & \io2|dispState.idle~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearC2~q\,
	datac => \io2|ALT_INV_WideOr3~0_combout\,
	datad => \io2|ALT_INV_dispState.idle~q\,
	dataf => \io2|ALT_INV_cursorVert~12_combout\,
	combout => \io2|cursorVert[4]~13_combout\);

-- Location: LABCELL_X44_Y39_N54
\io2|cursorVert[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~20_combout\ = ( \io2|cursorVert~19_combout\ & ( (\io2|dispState.dispWrite~q\ & (!\io2|Equal58~0_combout\ & !\io2|LessThan51~0_combout\)) ) ) # ( !\io2|cursorVert~19_combout\ & ( (\io2|dispState.dispWrite~q\ & 
-- (!\io2|LessThan51~0_combout\ & ((!\io2|Equal58~0_combout\) # (!\io2|Equal59~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000000000010001000000000001010100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.dispWrite~q\,
	datab => \io2|ALT_INV_Equal58~0_combout\,
	datac => \io2|ALT_INV_Equal59~0_combout\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	datae => \io2|ALT_INV_cursorVert~19_combout\,
	combout => \io2|cursorVert[3]~20_combout\);

-- Location: LABCELL_X43_Y39_N27
\io2|cursorVert[4]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~24_combout\ = ( \io2|cursorVert[3]~14_combout\ & ( ((!\io2|LessThan51~0_combout\ & \io2|escState~8_combout\)) # (\io2|display_store~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~29_combout\,
	datac => \io2|ALT_INV_LessThan51~0_combout\,
	datad => \io2|ALT_INV_escState~8_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~14_combout\,
	combout => \io2|cursorVert[4]~24_combout\);

-- Location: LABCELL_X43_Y39_N6
\io2|cursorVert[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~25_combout\ = ( !\io2|cursorVert[3]~20_combout\ & ( !\io2|cursorVert[4]~24_combout\ & ( (!\io2|cursorVert[4]~16_combout\ & (\io2|cursorVert[4]~23_combout\ & (!\io2|cursorVert[3]~15_combout\ & \io2|cursorVert[4]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[4]~16_combout\,
	datab => \io2|ALT_INV_cursorVert[4]~23_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~15_combout\,
	datad => \io2|ALT_INV_cursorVert[4]~13_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~20_combout\,
	dataf => \io2|ALT_INV_cursorVert[4]~24_combout\,
	combout => \io2|cursorVert[4]~25_combout\);

-- Location: MLABCELL_X45_Y38_N48
\io2|cursorVert[3]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~32_combout\ = ( \io2|cursorVert[3]~30_combout\ & ( \io2|LessThan43~1_combout\ & ( !\io2|cursorVert[3]~31_combout\ ) ) ) # ( \io2|cursorVert[3]~30_combout\ & ( !\io2|LessThan43~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert[3]~31_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~30_combout\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|cursorVert[3]~32_combout\);

-- Location: LABCELL_X44_Y38_N33
\io2|Selector17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector17~3_combout\ = (!\io2|cursorVert[3]~32_combout\ & \io2|cursorVertRestore\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~32_combout\,
	datac => \io2|ALT_INV_cursorVertRestore\(2),
	combout => \io2|Selector17~3_combout\);

-- Location: MLABCELL_X42_Y41_N3
\io2|Add43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add43~0_combout\ = ( \io2|cursorVert\(0) & ( !\io2|cursorVert\(2) $ (!\io2|cursorVert\(1)) ) ) # ( !\io2|cursorVert\(0) & ( \io2|cursorVert\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(2),
	datad => \io2|ALT_INV_cursorVert\(1),
	dataf => \io2|ALT_INV_cursorVert\(0),
	combout => \io2|Add43~0_combout\);

-- Location: LABCELL_X43_Y41_N57
\io2|Add41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add41~0_combout\ = ( \io2|cursorVert\(2) & ( (!\io2|cursorVert\(1) & !\io2|cursorVert\(0)) ) ) # ( !\io2|cursorVert\(2) & ( (\io2|cursorVert\(0)) # (\io2|cursorVert\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_cursorVert\(0),
	dataf => \io2|ALT_INV_cursorVert\(2),
	combout => \io2|Add41~0_combout\);

-- Location: MLABCELL_X45_Y38_N54
\io2|cursorVert[3]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~34_combout\ = ( \io2|LessThan43~1_combout\ & ( (!\io2|Equal63~1_combout\ & \io2|dispState.ins3~q\) ) ) # ( !\io2|LessThan43~1_combout\ & ( \io2|dispState.ins3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal63~1_combout\,
	datac => \io2|ALT_INV_dispState.ins3~q\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|cursorVert[3]~34_combout\);

-- Location: MLABCELL_X45_Y42_N45
\io2|Selector17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector17~4_combout\ = ( \io2|cursorVert[3]~34_combout\ & ( \io2|LessThan43~1_combout\ & ( (!\io2|cursorVert\(2) $ (\io2|cursorVert\(1))) # (\io2|dispState.del3~q\) ) ) ) # ( !\io2|cursorVert[3]~34_combout\ & ( \io2|LessThan43~1_combout\ & ( 
-- (\io2|dispState.del3~q\ & (!\io2|cursorVert\(2) $ (!\io2|cursorVert\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010010000100101011011110110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(2),
	datab => \io2|ALT_INV_dispState.del3~q\,
	datac => \io2|ALT_INV_cursorVert\(1),
	datae => \io2|ALT_INV_cursorVert[3]~34_combout\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|Selector17~4_combout\);

-- Location: LABCELL_X44_Y40_N15
\io2|cursorVert[3]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~28_combout\ = ( !\io2|dispState.dispNextLoc~q\ & ( (!\io2|cursorHoriz[5]~4_combout\ & ((!\io2|dispState.clearS2~q\) # (!\io2|LessThan51~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearS2~q\,
	datac => \io2|ALT_INV_cursorHoriz[5]~4_combout\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_dispState.dispNextLoc~q\,
	combout => \io2|cursorVert[3]~28_combout\);

-- Location: MLABCELL_X42_Y39_N57
\io2|cursorVert[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~27_combout\ = ( !\io2|display_store~14_combout\ & ( (\io2|display_store~16_combout\ & (\io2|display_store~17_combout\ & !\io2|display_store~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~16_combout\,
	datab => \io2|ALT_INV_display_store~17_combout\,
	datac => \io2|ALT_INV_display_store~19_combout\,
	dataf => \io2|ALT_INV_display_store~14_combout\,
	combout => \io2|cursorVert[3]~27_combout\);

-- Location: MLABCELL_X42_Y39_N6
\io2|cursorVert[3]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~29_combout\ = ( \io2|display_store~15_combout\ & ( (\io2|cursorVert[3]~26_combout\ & (\io2|dispState.idle~q\ & \io2|cursorVert[3]~28_combout\)) ) ) # ( !\io2|display_store~15_combout\ & ( (\io2|cursorVert[3]~26_combout\ & 
-- (\io2|cursorVert[3]~28_combout\ & ((!\io2|cursorVert[3]~27_combout\) # (\io2|dispState.idle~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000001000001010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~26_combout\,
	datab => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_cursorVert[3]~28_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~27_combout\,
	dataf => \io2|ALT_INV_display_store~15_combout\,
	combout => \io2|cursorVert[3]~29_combout\);

-- Location: LABCELL_X44_Y39_N42
\io2|cursorVert[3]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~35_combout\ = ( \io2|LessThan43~1_combout\ & ( (!\io2|dispState.deleteLine~q\ & ((!\io2|dispState.dispWrite~q\) # (\io2|cursorVert[3]~33_combout\))) ) ) # ( !\io2|LessThan43~1_combout\ & ( (!\io2|cursorVert[3]~34_combout\ & 
-- (!\io2|dispState.deleteLine~q\ & ((!\io2|dispState.dispWrite~q\) # (\io2|cursorVert[3]~33_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~34_combout\,
	datab => \io2|ALT_INV_dispState.dispWrite~q\,
	datac => \io2|ALT_INV_cursorVert[3]~33_combout\,
	datad => \io2|ALT_INV_dispState.deleteLine~q\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|cursorVert[3]~35_combout\);

-- Location: MLABCELL_X42_Y39_N54
\io2|cursorVert[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~2_combout\ = ( !\io2|display_store~15_combout\ & ( (!\io2|display_store~16_combout\) # ((!\io2|display_store~17_combout\) # (\io2|display_store~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111011111110111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~16_combout\,
	datab => \io2|ALT_INV_display_store~17_combout\,
	datac => \io2|ALT_INV_display_store~14_combout\,
	dataf => \io2|ALT_INV_display_store~15_combout\,
	combout => \io2|cursorVert[3]~2_combout\);

-- Location: MLABCELL_X42_Y39_N18
\io2|cursorVert[3]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~36_combout\ = ( \io2|cursorVert[3]~2_combout\ & ( \io2|cursorVert[3]~1_combout\ & ( (\io2|cursorVert[3]~35_combout\ & ((!\io2|display_store~10_combout\) # ((!\io2|display_store~9_combout\) # (\io2|dispState.idle~q\)))) ) ) ) # ( 
-- !\io2|cursorVert[3]~2_combout\ & ( \io2|cursorVert[3]~1_combout\ & ( (\io2|cursorVert[3]~35_combout\ & ((!\io2|display_store~10_combout\) # ((!\io2|display_store~9_combout\) # (\io2|dispState.idle~q\)))) ) ) ) # ( \io2|cursorVert[3]~2_combout\ & ( 
-- !\io2|cursorVert[3]~1_combout\ & ( (\io2|cursorVert[3]~35_combout\ & ((!\io2|display_store~10_combout\) # ((!\io2|display_store~9_combout\) # (\io2|dispState.idle~q\)))) ) ) ) # ( !\io2|cursorVert[3]~2_combout\ & ( !\io2|cursorVert[3]~1_combout\ & ( 
-- \io2|cursorVert[3]~35_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100100011001100110010001100110011001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~10_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~35_combout\,
	datac => \io2|ALT_INV_display_store~9_combout\,
	datad => \io2|ALT_INV_dispState.idle~q\,
	datae => \io2|ALT_INV_cursorVert[3]~2_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~1_combout\,
	combout => \io2|cursorVert[3]~36_combout\);

-- Location: LABCELL_X43_Y41_N3
\io2|Selector17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector17~5_combout\ = ( \io2|cursorVert[3]~29_combout\ & ( \io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector17~3_combout\ & !\io2|Selector17~4_combout\) ) ) ) # ( !\io2|cursorVert[3]~29_combout\ & ( \io2|cursorVert[3]~36_combout\ & ( 
-- (!\io2|Selector17~3_combout\ & (!\io2|Add43~0_combout\ & !\io2|Selector17~4_combout\)) ) ) ) # ( \io2|cursorVert[3]~29_combout\ & ( !\io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector17~3_combout\ & (\io2|Add41~0_combout\ & !\io2|Selector17~4_combout\)) ) 
-- ) ) # ( !\io2|cursorVert[3]~29_combout\ & ( !\io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector17~3_combout\ & (!\io2|Add43~0_combout\ & (\io2|Add41~0_combout\ & !\io2|Selector17~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010100000000010001000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector17~3_combout\,
	datab => \io2|ALT_INV_Add43~0_combout\,
	datac => \io2|ALT_INV_Add41~0_combout\,
	datad => \io2|ALT_INV_Selector17~4_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~29_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~36_combout\,
	combout => \io2|Selector17~5_combout\);

-- Location: MLABCELL_X42_Y41_N18
\io2|cursorVert[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~3_combout\ = ( \io2|cursorVert[3]~2_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|display_store~10_combout\) # ((!\io2|display_store~9_combout\) # (\io2|cursorVert[3]~1_combout\)))) ) ) # ( !\io2|cursorVert[3]~2_combout\ & ( 
-- (!\io2|dispState.idle~q\ & \io2|cursorVert[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100100011001100110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~10_combout\,
	datab => \io2|ALT_INV_dispState.idle~q\,
	datac => \io2|ALT_INV_cursorVert[3]~1_combout\,
	datad => \io2|ALT_INV_display_store~9_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~2_combout\,
	combout => \io2|cursorVert[3]~3_combout\);

-- Location: LABCELL_X40_Y40_N6
\io2|Add42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add42~1_sumout\ = SUM(( !\io2|cursorVert\(2) $ (\io2|param1\(2)) ) + ( \io2|Add42~11\ ) + ( \io2|Add42~10\ ))
-- \io2|Add42~2\ = CARRY(( !\io2|cursorVert\(2) $ (\io2|param1\(2)) ) + ( \io2|Add42~11\ ) + ( \io2|Add42~10\ ))
-- \io2|Add42~3\ = SHARE((\io2|cursorVert\(2) & !\io2|param1\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(2),
	datac => \io2|ALT_INV_param1\(2),
	cin => \io2|Add42~10\,
	sharein => \io2|Add42~11\,
	sumout => \io2|Add42~1_sumout\,
	cout => \io2|Add42~2\,
	shareout => \io2|Add42~3\);

-- Location: LABCELL_X40_Y38_N3
\io2|Add49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add49~0_combout\ = ( \io2|param1\(2) & ( \io2|Equal47~1_combout\ ) ) # ( !\io2|param1\(2) & ( !\io2|Equal47~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Equal47~1_combout\,
	dataf => \io2|ALT_INV_param1\(2),
	combout => \io2|Add49~0_combout\);

-- Location: LABCELL_X43_Y40_N51
\io2|Selector17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector17~1_combout\ = ( \io2|cursorVert[3]~5_combout\ & ( \io2|cursorVert[3]~7_combout\ & ( (!\io2|cursorHoriz[5]~0_combout\ & (((!\io2|Add49~0_combout\)))) # (\io2|cursorHoriz[5]~0_combout\ & ((!\io2|display_store~18_combout\ & 
-- ((!\io2|Add49~0_combout\))) # (\io2|display_store~18_combout\ & (\io2|Add42~1_sumout\)))) ) ) ) # ( !\io2|cursorVert[3]~5_combout\ & ( \io2|cursorVert[3]~7_combout\ & ( (!\io2|cursorHoriz[5]~0_combout\ & ((!\io2|Add49~0_combout\))) # 
-- (\io2|cursorHoriz[5]~0_combout\ & (\io2|Add42~1_sumout\)) ) ) ) # ( \io2|cursorVert[3]~5_combout\ & ( !\io2|cursorVert[3]~7_combout\ & ( (!\io2|cursorHoriz[5]~0_combout\ & (((!\io2|Add49~0_combout\)))) # (\io2|cursorHoriz[5]~0_combout\ & 
-- ((!\io2|display_store~18_combout\ & ((!\io2|Add49~0_combout\))) # (\io2|display_store~18_combout\ & (\io2|Add42~1_sumout\)))) ) ) ) # ( !\io2|cursorVert[3]~5_combout\ & ( !\io2|cursorVert[3]~7_combout\ & ( (!\io2|cursorHoriz[5]~0_combout\ & 
-- (((!\io2|Add49~0_combout\)))) # (\io2|cursorHoriz[5]~0_combout\ & ((!\io2|display_store~18_combout\ & ((!\io2|Add49~0_combout\))) # (\io2|display_store~18_combout\ & (\io2|Add42~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000101110011001100010111000101110001011100110011000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add42~1_sumout\,
	datab => \io2|ALT_INV_Add49~0_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~0_combout\,
	datad => \io2|ALT_INV_display_store~18_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~5_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~7_combout\,
	combout => \io2|Selector17~1_combout\);

-- Location: FF_X43_Y40_N32
\io2|savedCursorVert[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorVert\(2),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorVert\(2));

-- Location: LABCELL_X43_Y40_N30
\io2|Selector17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector17~2_combout\ = ( \io2|savedCursorVert\(2) & ( \io2|cursorVert[3]~11_combout\ & ( (\io2|cursorVert[3]~10_combout\ & ((\io2|Selector17~1_combout\) # (\io2|cursorVert[3]~9_combout\))) ) ) ) # ( !\io2|savedCursorVert\(2) & ( 
-- \io2|cursorVert[3]~11_combout\ & ( (!\io2|cursorVert[3]~9_combout\ & (\io2|Selector17~1_combout\ & \io2|cursorVert[3]~10_combout\)) ) ) ) # ( \io2|savedCursorVert\(2) & ( !\io2|cursorVert[3]~11_combout\ & ( (\io2|cursorVert[3]~10_combout\ & 
-- ((\io2|display_store~20_combout\) # (\io2|cursorVert[3]~9_combout\))) ) ) ) # ( !\io2|savedCursorVert\(2) & ( !\io2|cursorVert[3]~11_combout\ & ( (!\io2|cursorVert[3]~9_combout\ & (\io2|display_store~20_combout\ & \io2|cursorVert[3]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000111011100000000000010100000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~9_combout\,
	datab => \io2|ALT_INV_display_store~20_combout\,
	datac => \io2|ALT_INV_Selector17~1_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~10_combout\,
	datae => \io2|ALT_INV_savedCursorVert\(2),
	dataf => \io2|ALT_INV_cursorVert[3]~11_combout\,
	combout => \io2|Selector17~2_combout\);

-- Location: MLABCELL_X42_Y41_N6
\io2|cursorVert[2]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[2]~37_combout\ = ( \io2|cursorVert\(2) & ( \io2|Selector17~2_combout\ & ( (!\io2|cursorVert[4]~25_combout\) # ((!\io2|Selector17~5_combout\) # (\io2|cursorVert[3]~3_combout\)) ) ) ) # ( !\io2|cursorVert\(2) & ( \io2|Selector17~2_combout\ & 
-- ( (\io2|cursorVert[4]~25_combout\ & ((!\io2|Selector17~5_combout\) # (\io2|cursorVert[3]~3_combout\))) ) ) ) # ( \io2|cursorVert\(2) & ( !\io2|Selector17~2_combout\ & ( (!\io2|cursorVert[4]~25_combout\) # ((!\io2|Selector17~5_combout\) # 
-- ((\io2|Selector17~0_combout\ & \io2|cursorVert[3]~3_combout\))) ) ) ) # ( !\io2|cursorVert\(2) & ( !\io2|Selector17~2_combout\ & ( (\io2|cursorVert[4]~25_combout\ & ((!\io2|Selector17~5_combout\) # ((\io2|Selector17~0_combout\ & 
-- \io2|cursorVert[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110001111111001111110100110000001100111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector17~0_combout\,
	datab => \io2|ALT_INV_cursorVert[4]~25_combout\,
	datac => \io2|ALT_INV_Selector17~5_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~3_combout\,
	datae => \io2|ALT_INV_cursorVert\(2),
	dataf => \io2|ALT_INV_Selector17~2_combout\,
	combout => \io2|cursorVert[2]~37_combout\);

-- Location: FF_X42_Y41_N8
\io2|cursorVert[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|cursorVert[2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVert\(2));

-- Location: LABCELL_X40_Y40_N30
\io2|LessThan53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan53~0_combout\ = ( !\io2|cursorVert\(3) & ( (!\io2|cursorVert\(2) & (!\io2|cursorVert\(1) & (!\io2|cursorVert\(0) & !\io2|cursorVert\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(2),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|LessThan53~0_combout\);

-- Location: LABCELL_X44_Y39_N18
\io2|cursorHoriz[5]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~32_combout\ = ( \io2|dispState.dispWrite~q\ & ( \io2|dispCharWRData\(1) & ( (\io2|Equal57~0_combout\ & (!\io2|dispCharWRData\(0) & (!\io2|dispCharWRData\(2) & \io2|LessThan51~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal57~0_combout\,
	datab => \io2|ALT_INV_dispCharWRData\(0),
	datac => \io2|ALT_INV_dispCharWRData\(2),
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	datae => \io2|ALT_INV_dispState.dispWrite~q\,
	dataf => \io2|ALT_INV_dispCharWRData\(1),
	combout => \io2|cursorHoriz[5]~32_combout\);

-- Location: LABCELL_X44_Y39_N36
\io2|cursorHoriz[5]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~31_combout\ = ( \io2|Equal30~0_combout\ & ( (!\io2|dispState.idle~q\ & \io2|Equal30~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datad => \io2|ALT_INV_Equal30~1_combout\,
	dataf => \io2|ALT_INV_Equal30~0_combout\,
	combout => \io2|cursorHoriz[5]~31_combout\);

-- Location: MLABCELL_X45_Y39_N30
\io2|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|WideOr2~0_combout\ = ( !\io2|dispState.clearL2~q\ & ( !\io2|dispState.ins3~q\ & ( (!\io2|dispState.dispNextLoc~q\ & (!\io2|dispState.clearS2~q\ & !\io2|dispState.del3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.dispNextLoc~q\,
	datab => \io2|ALT_INV_dispState.clearS2~q\,
	datac => \io2|ALT_INV_dispState.del3~q\,
	datae => \io2|ALT_INV_dispState.clearL2~q\,
	dataf => \io2|ALT_INV_dispState.ins3~q\,
	combout => \io2|WideOr2~0_combout\);

-- Location: LABCELL_X43_Y37_N3
\io2|cursorHoriz[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[6]~33_combout\ = ( \io2|display_store~5_combout\ & ( (\io2|dispState.idle~q\ & (\n_reset~input_o\ & ((!\io2|WideOr2~0_combout\) # (\io2|dispState.dispWrite~q\)))) ) ) # ( !\io2|display_store~5_combout\ & ( (\n_reset~input_o\ & 
-- ((!\io2|dispState.idle~q\) # ((!\io2|WideOr2~0_combout\) # (\io2|dispState.dispWrite~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111100000000010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_WideOr2~0_combout\,
	datac => \io2|ALT_INV_dispState.dispWrite~q\,
	datad => \ALT_INV_n_reset~input_o\,
	dataf => \io2|ALT_INV_display_store~5_combout\,
	combout => \io2|cursorHoriz[6]~33_combout\);

-- Location: LABCELL_X44_Y39_N30
\io2|cursorHoriz[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[6]~34_combout\ = ( !\io2|cursorHoriz[5]~31_combout\ & ( \io2|cursorHoriz[6]~33_combout\ & ( (!\io2|cursorHoriz[5]~32_combout\ & ((!\io2|LessThan53~0_combout\) # ((!\io2|Selector33~1_combout\) # (!\io2|cursorVert~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan53~0_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~32_combout\,
	datac => \io2|ALT_INV_Selector33~1_combout\,
	datad => \io2|ALT_INV_cursorVert~18_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~31_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[6]~33_combout\,
	combout => \io2|cursorHoriz[6]~34_combout\);

-- Location: LABCELL_X40_Y39_N42
\io2|cursorHoriz[5]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~28_combout\ = ( \io2|display_store~22_combout\ & ( \io2|cursorHoriz[5]~27_combout\ & ( (!\io2|escState~8_combout\ & (((\io2|Equal44~0_combout\ & \io2|cursorVert[3]~8_combout\)) # (\io2|display_store~35_combout\))) ) ) ) # ( 
-- !\io2|display_store~22_combout\ & ( \io2|cursorHoriz[5]~27_combout\ & ( (!\io2|escState~8_combout\ & (((\io2|Equal44~0_combout\ & \io2|cursorVert[3]~8_combout\)) # (\io2|display_store~35_combout\))) ) ) ) # ( \io2|display_store~22_combout\ & ( 
-- !\io2|cursorHoriz[5]~27_combout\ & ( (!\io2|escState~8_combout\ & (((\io2|Equal44~0_combout\ & \io2|cursorVert[3]~8_combout\)) # (\io2|display_store~35_combout\))) ) ) ) # ( !\io2|display_store~22_combout\ & ( !\io2|cursorHoriz[5]~27_combout\ & ( 
-- !\io2|escState~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000100001111000000010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal44~0_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~8_combout\,
	datac => \io2|ALT_INV_escState~8_combout\,
	datad => \io2|ALT_INV_display_store~35_combout\,
	datae => \io2|ALT_INV_display_store~22_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~27_combout\,
	combout => \io2|cursorHoriz[5]~28_combout\);

-- Location: LABCELL_X40_Y39_N24
\io2|cursorHoriz[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~29_combout\ = ( !\io2|cursorHoriz~2_combout\ & ( \io2|cursorHoriz[5]~28_combout\ & ( ((\io2|display_store~14_combout\ & !\io2|cursorHoriz~3_combout\)) # (\io2|display_store~18_combout\) ) ) ) # ( !\io2|cursorHoriz~2_combout\ & ( 
-- !\io2|cursorHoriz[5]~28_combout\ & ( ((!\io2|cursorHoriz~3_combout\ & ((!\io2|display_store~29_combout\) # (\io2|display_store~14_combout\)))) # (\io2|display_store~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110011000000000000000001110111001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~14_combout\,
	datab => \io2|ALT_INV_display_store~18_combout\,
	datac => \io2|ALT_INV_display_store~29_combout\,
	datad => \io2|ALT_INV_cursorHoriz~3_combout\,
	datae => \io2|ALT_INV_cursorHoriz~2_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~28_combout\,
	combout => \io2|cursorHoriz[5]~29_combout\);

-- Location: LABCELL_X40_Y39_N12
\io2|cursorHoriz[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[6]~35_combout\ = ( \io2|cursorHoriz[6]~34_combout\ & ( \io2|cursorHoriz[5]~29_combout\ & ( (!\io2|Selector33~2_combout\ & ((!\io2|cursorHoriz[5]~30_combout\) # (!\io2|escState.processingAdditionalParams~0_combout\))) ) ) ) # ( 
-- \io2|cursorHoriz[6]~34_combout\ & ( !\io2|cursorHoriz[5]~29_combout\ & ( (!\io2|Selector33~2_combout\ & ((!\io2|cursorHoriz[5]~30_combout\) # ((!\io2|escState.processingAdditionalParams~0_combout\ & \io2|display_store~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001010100000000000000000001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector33~2_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~30_combout\,
	datac => \io2|ALT_INV_escState.processingAdditionalParams~0_combout\,
	datad => \io2|ALT_INV_display_store~19_combout\,
	datae => \io2|ALT_INV_cursorHoriz[6]~34_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~29_combout\,
	combout => \io2|cursorHoriz[6]~35_combout\);

-- Location: FF_X43_Y38_N44
\io2|cursorHoriz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector9~3_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(5));

-- Location: LABCELL_X41_Y39_N18
\io2|Add46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~1_sumout\ = SUM(( \io2|param1\(6) ) + ( \io2|cursorHoriz\(6) ) + ( \io2|Add46~14\ ))
-- \io2|Add46~2\ = CARRY(( \io2|param1\(6) ) + ( \io2|cursorHoriz\(6) ) + ( \io2|Add46~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(6),
	datac => \io2|ALT_INV_cursorHoriz\(6),
	cin => \io2|Add46~14\,
	sumout => \io2|Add46~1_sumout\,
	cout => \io2|Add46~2\);

-- Location: LABCELL_X41_Y39_N24
\io2|cursorHoriz[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~16_combout\ = ( \io2|Add46~29_sumout\ & ( (\io2|Add46~25_sumout\ & \io2|Add46~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add46~25_sumout\,
	datad => \io2|ALT_INV_Add46~21_sumout\,
	dataf => \io2|ALT_INV_Add46~29_sumout\,
	combout => \io2|cursorHoriz[5]~16_combout\);

-- Location: LABCELL_X41_Y39_N21
\io2|Add46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add46~5_sumout\ = SUM(( GND ) + ( GND ) + ( \io2|Add46~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Add46~2\,
	sumout => \io2|Add46~5_sumout\);

-- Location: LABCELL_X41_Y39_N30
\io2|cursorHoriz[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~17_combout\ = ( !\io2|Add46~5_sumout\ & ( \io2|Add46~17_sumout\ & ( (!\io2|Add46~1_sumout\) # ((!\io2|Add46~9_sumout\ & (!\io2|cursorHoriz[5]~16_combout\ & !\io2|Add46~13_sumout\))) ) ) ) # ( !\io2|Add46~5_sumout\ & ( 
-- !\io2|Add46~17_sumout\ & ( (!\io2|Add46~1_sumout\) # ((!\io2|Add46~9_sumout\ & !\io2|Add46~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010101010000000000000000011101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add46~1_sumout\,
	datab => \io2|ALT_INV_Add46~9_sumout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~16_combout\,
	datad => \io2|ALT_INV_Add46~13_sumout\,
	datae => \io2|ALT_INV_Add46~5_sumout\,
	dataf => \io2|ALT_INV_Add46~17_sumout\,
	combout => \io2|cursorHoriz[5]~17_combout\);

-- Location: LABCELL_X41_Y39_N48
\io2|cursorHoriz[5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~20_combout\ = ( \io2|cursorHoriz[5]~19_combout\ & ( \io2|display_store~18_combout\ & ( (\io2|display_store~30_combout\) # (\io2|display_store~32_combout\) ) ) ) # ( !\io2|cursorHoriz[5]~19_combout\ & ( \io2|display_store~18_combout\ & 
-- ( (\io2|display_store~30_combout\) # (\io2|display_store~32_combout\) ) ) ) # ( \io2|cursorHoriz[5]~19_combout\ & ( !\io2|display_store~18_combout\ & ( (\io2|Selector8~1_combout\ & ((!\io2|display_store~30_combout\ & (\io2|display_store~32_combout\)) # 
-- (\io2|display_store~30_combout\ & ((\io2|cursorHoriz[5]~17_combout\))))) ) ) ) # ( !\io2|cursorHoriz[5]~19_combout\ & ( !\io2|display_store~18_combout\ & ( (\io2|cursorHoriz[5]~17_combout\ & (\io2|display_store~30_combout\ & \io2|Selector8~1_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000101001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~32_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~17_combout\,
	datac => \io2|ALT_INV_display_store~30_combout\,
	datad => \io2|ALT_INV_Selector8~1_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~19_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorHoriz[5]~20_combout\);

-- Location: LABCELL_X41_Y37_N30
\io2|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~0_combout\ = ( !\io2|display_store~32_combout\ & ( \io2|Equal42~1_combout\ & ( (!\io2|display_store~15_combout\ & (!\io2|display_store~20_combout\ & ((!\io2|display_store~13_combout\) # (!\io2|Equal47~0_combout\)))) ) ) ) # ( 
-- !\io2|display_store~32_combout\ & ( !\io2|Equal42~1_combout\ & ( (!\io2|display_store~15_combout\ & !\io2|display_store~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000011100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~13_combout\,
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_display_store~15_combout\,
	datad => \io2|ALT_INV_display_store~20_combout\,
	datae => \io2|ALT_INV_display_store~32_combout\,
	dataf => \io2|ALT_INV_Equal42~1_combout\,
	combout => \io2|Selector8~0_combout\);

-- Location: LABCELL_X39_Y39_N18
\io2|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector13~0_combout\ = ( \io2|cursorHoriz[5]~21_combout\ & ( \io2|Selector8~0_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & ((\io2|Add50~17_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~25_sumout\)) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~21_combout\ & ( \io2|Selector8~0_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\) # (\io2|Add48~17_sumout\) ) ) ) # ( \io2|cursorHoriz[5]~21_combout\ & ( !\io2|Selector8~0_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & 
-- ((\io2|Add50~17_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~25_sumout\)) ) ) ) # ( !\io2|cursorHoriz[5]~21_combout\ & ( !\io2|Selector8~0_combout\ & ( (\io2|Add48~17_sumout\ & \io2|cursorHoriz[5]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add46~25_sumout\,
	datab => \io2|ALT_INV_Add50~17_sumout\,
	datac => \io2|ALT_INV_Add48~17_sumout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	dataf => \io2|ALT_INV_Selector8~0_combout\,
	combout => \io2|Selector13~0_combout\);

-- Location: LABCELL_X39_Y39_N39
\io2|Selector14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector14~1_combout\ = ( \io2|cursorHoriz[2]~38_combout\ & ( (!\io2|display_store~18_combout\ & !\io2|Equal31~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_display_store~18_combout\,
	datad => \io2|ALT_INV_Equal31~1_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[2]~38_combout\,
	combout => \io2|Selector14~1_combout\);

-- Location: LABCELL_X39_Y39_N12
\io2|Selector13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector13~2_combout\ = ( \io2|cursorHoriz[5]~13_combout\ & ( !\io2|cursorHoriz[5]~14_combout\ & ( \io2|Add45~17_sumout\ ) ) ) # ( !\io2|cursorHoriz[5]~13_combout\ & ( !\io2|cursorHoriz[5]~14_combout\ & ( ((\io2|Selector13~0_combout\ & 
-- \io2|Selector14~1_combout\)) # (\io2|Selector13~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector13~1_combout\,
	datab => \io2|ALT_INV_Add45~17_sumout\,
	datac => \io2|ALT_INV_Selector13~0_combout\,
	datad => \io2|ALT_INV_Selector14~1_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	combout => \io2|Selector13~2_combout\);

-- Location: LABCELL_X41_Y38_N0
\io2|Add47~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~25_sumout\ = SUM(( \io2|cursorHoriz\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add47~26\ = CARRY(( \io2|cursorHoriz\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(0),
	cin => GND,
	sumout => \io2|Add47~25_sumout\,
	cout => \io2|Add47~26\);

-- Location: LABCELL_X41_Y38_N3
\io2|Add47~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~17_sumout\ = SUM(( \io2|cursorHoriz\(1) ) + ( VCC ) + ( \io2|Add47~26\ ))
-- \io2|Add47~18\ = CARRY(( \io2|cursorHoriz\(1) ) + ( VCC ) + ( \io2|Add47~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(1),
	cin => \io2|Add47~26\,
	sumout => \io2|Add47~17_sumout\,
	cout => \io2|Add47~18\);

-- Location: LABCELL_X39_Y39_N30
\io2|Selector13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector13~3_combout\ = ( !\io2|cursorHoriz[5]~13_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~14_combout\ & ((\io2|Selector13~2_combout\))) # (\io2|cursorHoriz[5]~14_combout\ & (\io2|Add47~17_sumout\))))) # 
-- (\io2|Selector14~0_combout\) ) ) # ( \io2|cursorHoriz[5]~13_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & (((\io2|cursorHorizRestore\(1) & \io2|cursorHoriz[5]~14_combout\)) # (\io2|Selector13~2_combout\)))) # (\io2|Selector14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101011101010101010101110111011101010111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector14~0_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datac => \io2|ALT_INV_cursorHorizRestore\(1),
	datad => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_Selector13~2_combout\,
	datag => \io2|ALT_INV_Add47~17_sumout\,
	combout => \io2|Selector13~3_combout\);

-- Location: FF_X39_Y39_N32
\io2|cursorHoriz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector13~3_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(1));

-- Location: LABCELL_X41_Y38_N6
\io2|Add47~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~21_sumout\ = SUM(( \io2|cursorHoriz\(2) ) + ( VCC ) + ( \io2|Add47~18\ ))
-- \io2|Add47~22\ = CARRY(( \io2|cursorHoriz\(2) ) + ( VCC ) + ( \io2|Add47~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(2),
	cin => \io2|Add47~18\,
	sumout => \io2|Add47~21_sumout\,
	cout => \io2|Add47~22\);

-- Location: LABCELL_X41_Y38_N9
\io2|Add47~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~13_sumout\ = SUM(( \io2|cursorHoriz\(3) ) + ( VCC ) + ( \io2|Add47~22\ ))
-- \io2|Add47~14\ = CARRY(( \io2|cursorHoriz\(3) ) + ( VCC ) + ( \io2|Add47~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(3),
	cin => \io2|Add47~22\,
	sumout => \io2|Add47~13_sumout\,
	cout => \io2|Add47~14\);

-- Location: LABCELL_X40_Y39_N36
\io2|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector28~0_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(3),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector28~0_combout\);

-- Location: FF_X40_Y39_N37
\io2|cursorHorizRestore[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector28~0_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(3));

-- Location: FF_X40_Y39_N1
\io2|savedCursorHoriz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(3),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(3));

-- Location: LABCELL_X40_Y39_N54
\io2|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector11~0_combout\ = ( \io2|cursorHoriz[5]~21_combout\ & ( \io2|Selector8~0_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & ((\io2|Add50~13_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~17_sumout\)) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~21_combout\ & ( \io2|Selector8~0_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\) # (\io2|Add48~13_sumout\) ) ) ) # ( \io2|cursorHoriz[5]~21_combout\ & ( !\io2|Selector8~0_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & 
-- ((\io2|Add50~13_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~17_sumout\)) ) ) ) # ( !\io2|cursorHoriz[5]~21_combout\ & ( !\io2|Selector8~0_combout\ & ( (\io2|Add48~13_sumout\ & \io2|cursorHoriz[5]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add46~17_sumout\,
	datab => \io2|ALT_INV_Add50~13_sumout\,
	datac => \io2|ALT_INV_Add48~13_sumout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	dataf => \io2|ALT_INV_Selector8~0_combout\,
	combout => \io2|Selector11~0_combout\);

-- Location: MLABCELL_X42_Y38_N36
\io2|Selector8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~3_combout\ = ( \io2|Equal31~1_combout\ & ( !\io2|dispState.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.idle~q\,
	dataf => \io2|ALT_INV_Equal31~1_combout\,
	combout => \io2|Selector8~3_combout\);

-- Location: LABCELL_X40_Y39_N0
\io2|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector11~1_combout\ = ( \io2|cursorHoriz[5]~26_combout\ & ( \io2|cursorHoriz[5]~22_combout\ & ( !\io2|cursorHoriz\(3) ) ) ) # ( !\io2|cursorHoriz[5]~26_combout\ & ( \io2|cursorHoriz[5]~22_combout\ & ( \io2|savedCursorHoriz\(3) ) ) ) # ( 
-- \io2|cursorHoriz[5]~26_combout\ & ( !\io2|cursorHoriz[5]~22_combout\ & ( \io2|Selector11~0_combout\ ) ) ) # ( !\io2|cursorHoriz[5]~26_combout\ & ( !\io2|cursorHoriz[5]~22_combout\ & ( \io2|Selector8~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(3),
	datab => \io2|ALT_INV_savedCursorHoriz\(3),
	datac => \io2|ALT_INV_Selector11~0_combout\,
	datad => \io2|ALT_INV_Selector8~3_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~26_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~22_combout\,
	combout => \io2|Selector11~1_combout\);

-- Location: LABCELL_X40_Y39_N6
\io2|Selector11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector11~2_combout\ = ( \io2|Selector11~1_combout\ & ( \io2|cursorHoriz[5]~14_combout\ & ( (\io2|cursorHoriz[5]~13_combout\ & \io2|cursorHorizRestore\(3)) ) ) ) # ( !\io2|Selector11~1_combout\ & ( \io2|cursorHoriz[5]~14_combout\ & ( 
-- (\io2|cursorHoriz[5]~13_combout\ & \io2|cursorHorizRestore\(3)) ) ) ) # ( \io2|Selector11~1_combout\ & ( !\io2|cursorHoriz[5]~14_combout\ & ( (!\io2|cursorHoriz[5]~13_combout\) # (\io2|Add45~13_sumout\) ) ) ) # ( !\io2|Selector11~1_combout\ & ( 
-- !\io2|cursorHoriz[5]~14_combout\ & ( (\io2|Add45~13_sumout\ & \io2|cursorHoriz[5]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add45~13_sumout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	datad => \io2|ALT_INV_cursorHorizRestore\(3),
	datae => \io2|ALT_INV_Selector11~1_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	combout => \io2|Selector11~2_combout\);

-- Location: LABCELL_X40_Y39_N48
\io2|Selector11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector11~3_combout\ = ( \io2|cursorHoriz[5]~15_combout\ & ( \io2|Selector11~2_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\) # (\io2|Selector14~0_combout\) ) ) ) # ( !\io2|cursorHoriz[5]~15_combout\ & ( \io2|Selector11~2_combout\ & ( 
-- (!\io2|cursorHoriz[5]~5_combout\) # (\io2|Selector14~0_combout\) ) ) ) # ( \io2|cursorHoriz[5]~15_combout\ & ( !\io2|Selector11~2_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & \io2|Add47~13_sumout\)) # (\io2|Selector14~0_combout\) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~15_combout\ & ( !\io2|Selector11~2_combout\ & ( \io2|Selector14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datac => \io2|ALT_INV_Add47~13_sumout\,
	datad => \io2|ALT_INV_Selector14~0_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~15_combout\,
	dataf => \io2|ALT_INV_Selector11~2_combout\,
	combout => \io2|Selector11~3_combout\);

-- Location: FF_X40_Y39_N50
\io2|cursorHoriz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector11~3_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(3));

-- Location: LABCELL_X40_Y37_N30
\io2|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector27~0_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(4),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector27~0_combout\);

-- Location: FF_X40_Y37_N31
\io2|cursorHorizRestore[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector27~0_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(4));

-- Location: MLABCELL_X42_Y38_N0
\io2|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector10~1_combout\ = ( \io2|cursorHoriz[5]~36_combout\ & ( !\io2|cursorHoriz[5]~37_combout\ & ( (!\io2|cursorHoriz[5]~12_combout\ & (!\io2|cursorHoriz[5]~8_combout\ & (!\io2|cursorHoriz\(4) $ (!\io2|cursorHoriz\(3))))) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~36_combout\ & ( !\io2|cursorHoriz[5]~37_combout\ & ( (!\io2|cursorHoriz[5]~12_combout\ & (!\io2|cursorHoriz[5]~8_combout\ & (!\io2|cursorHoriz\(4) $ (!\io2|cursorHoriz\(3))))) # (\io2|cursorHoriz[5]~12_combout\ & 
-- (!\io2|cursorHoriz\(4) $ (((!\io2|cursorHoriz\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000110100010010000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(4),
	datab => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datad => \io2|ALT_INV_cursorHoriz\(3),
	datae => \io2|ALT_INV_cursorHoriz[5]~36_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~37_combout\,
	combout => \io2|Selector10~1_combout\);

-- Location: LABCELL_X41_Y38_N54
\io2|Selector10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector10~2_combout\ = ( \io2|cursorHoriz[5]~20_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( (\io2|Add46~9_sumout\ & !\io2|cursorHoriz[5]~22_combout\) ) ) ) # ( !\io2|cursorHoriz[5]~20_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( 
-- (\io2|Add50~5_sumout\ & !\io2|cursorHoriz[5]~22_combout\) ) ) ) # ( \io2|cursorHoriz[5]~20_combout\ & ( !\io2|cursorHoriz[5]~21_combout\ & ( (\io2|Add48~5_sumout\ & !\io2|cursorHoriz[5]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000110011000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add48~5_sumout\,
	datab => \io2|ALT_INV_Add50~5_sumout\,
	datac => \io2|ALT_INV_Add46~9_sumout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~22_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	combout => \io2|Selector10~2_combout\);

-- Location: FF_X42_Y38_N35
\io2|savedCursorHoriz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(4),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(4));

-- Location: MLABCELL_X42_Y38_N33
\io2|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector10~0_combout\ = ( \io2|savedCursorHoriz\(4) & ( !\io2|cursorHoriz[5]~26_combout\ & ( (!\io2|cursorHoriz[5]~37_combout\ & ((!\io2|cursorHoriz[5]~12_combout\ & (!\io2|cursorHoriz[5]~8_combout\)) # (\io2|cursorHoriz[5]~12_combout\ & 
-- ((!\io2|cursorHoriz[5]~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~36_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~37_combout\,
	datae => \io2|ALT_INV_savedCursorHoriz\(4),
	dataf => \io2|ALT_INV_cursorHoriz[5]~26_combout\,
	combout => \io2|Selector10~0_combout\);

-- Location: LABCELL_X41_Y38_N48
\io2|Selector10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector10~3_combout\ = ( \io2|Selector10~2_combout\ & ( \io2|Selector10~0_combout\ & ( (!\io2|Add45~5_sumout\ & \io2|cursorHoriz[5]~13_combout\) ) ) ) # ( !\io2|Selector10~2_combout\ & ( \io2|Selector10~0_combout\ & ( (!\io2|Add45~5_sumout\ & 
-- \io2|cursorHoriz[5]~13_combout\) ) ) ) # ( \io2|Selector10~2_combout\ & ( !\io2|Selector10~0_combout\ & ( (!\io2|cursorHoriz[5]~13_combout\ & (!\io2|cursorHoriz[5]~26_combout\)) # (\io2|cursorHoriz[5]~13_combout\ & ((!\io2|Add45~5_sumout\))) ) ) ) # ( 
-- !\io2|Selector10~2_combout\ & ( !\io2|Selector10~0_combout\ & ( (!\io2|cursorHoriz[5]~13_combout\ & ((!\io2|cursorHoriz[5]~26_combout\) # ((!\io2|Selector10~1_combout\)))) # (\io2|cursorHoriz[5]~13_combout\ & (((!\io2|Add45~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001100101010101100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~26_combout\,
	datab => \io2|ALT_INV_Add45~5_sumout\,
	datac => \io2|ALT_INV_Selector10~1_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	datae => \io2|ALT_INV_Selector10~2_combout\,
	dataf => \io2|ALT_INV_Selector10~0_combout\,
	combout => \io2|Selector10~3_combout\);

-- Location: LABCELL_X41_Y38_N42
\io2|Selector10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector10~4_combout\ = ( \io2|cursorHoriz[5]~14_combout\ & ( \io2|Selector10~3_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~15_combout\ & ((\io2|cursorHorizRestore\(4)))) # (\io2|cursorHoriz[5]~15_combout\ & 
-- (\io2|Add47~5_sumout\)))) ) ) ) # ( !\io2|cursorHoriz[5]~14_combout\ & ( \io2|Selector10~3_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\ & (\io2|Add47~5_sumout\ & \io2|cursorHoriz[5]~15_combout\)) ) ) ) # ( \io2|cursorHoriz[5]~14_combout\ & ( 
-- !\io2|Selector10~3_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~15_combout\ & ((\io2|cursorHorizRestore\(4)))) # (\io2|cursorHoriz[5]~15_combout\ & (\io2|Add47~5_sumout\)))) ) ) ) # ( !\io2|cursorHoriz[5]~14_combout\ & ( 
-- !\io2|Selector10~3_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~15_combout\) # (\io2|Add47~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100010000010100010001000000000001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datab => \io2|ALT_INV_Add47~5_sumout\,
	datac => \io2|ALT_INV_cursorHorizRestore\(4),
	datad => \io2|ALT_INV_cursorHoriz[5]~15_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	dataf => \io2|ALT_INV_Selector10~3_combout\,
	combout => \io2|Selector10~4_combout\);

-- Location: FF_X41_Y38_N44
\io2|cursorHoriz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector10~4_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(4));

-- Location: LABCELL_X39_Y38_N18
\io2|LessThan28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan28~0_combout\ = ( !\io2|cursorHoriz\(5) & ( !\io2|cursorHoriz\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_cursorHoriz\(4),
	dataf => \io2|ALT_INV_cursorHoriz\(5),
	combout => \io2|LessThan28~0_combout\);

-- Location: LABCELL_X40_Y38_N9
\io2|cursorHoriz[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~10_combout\ = ( \io2|display_store~8_combout\ & ( \io2|display_store~31_combout\ & ( (\io2|paramCount\(0) & (\io2|Equal44~1_combout\ & ((!\io2|LessThan28~0_combout\) # (!\io2|cursorVert~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan28~0_combout\,
	datab => \io2|ALT_INV_paramCount\(0),
	datac => \io2|ALT_INV_cursorVert~17_combout\,
	datad => \io2|ALT_INV_Equal44~1_combout\,
	datae => \io2|ALT_INV_display_store~8_combout\,
	dataf => \io2|ALT_INV_display_store~31_combout\,
	combout => \io2|cursorHoriz[5]~10_combout\);

-- Location: LABCELL_X41_Y38_N24
\io2|cursorHoriz[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~12_combout\ = ( \io2|cursorHoriz[5]~11_combout\ & ( \io2|cursorHoriz[5]~10_combout\ & ( (!\io2|dispState.idle~q\ & ((\io2|display_store~18_combout\) # (\io2|display_store~19_combout\))) ) ) ) # ( !\io2|cursorHoriz[5]~11_combout\ & ( 
-- \io2|cursorHoriz[5]~10_combout\ & ( !\io2|dispState.idle~q\ ) ) ) # ( \io2|cursorHoriz[5]~11_combout\ & ( !\io2|cursorHoriz[5]~10_combout\ & ( (!\io2|dispState.idle~q\ & (((!\io2|cursorHoriz[5]~9_combout\) # (\io2|display_store~18_combout\)) # 
-- (\io2|display_store~19_combout\))) ) ) ) # ( !\io2|cursorHoriz[5]~11_combout\ & ( !\io2|cursorHoriz[5]~10_combout\ & ( !\io2|dispState.idle~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000101010101010101010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_display_store~19_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~9_combout\,
	datad => \io2|ALT_INV_display_store~18_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~11_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~10_combout\,
	combout => \io2|cursorHoriz[5]~12_combout\);

-- Location: LABCELL_X40_Y38_N33
\io2|cursorHoriz[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~14_combout\ = ( !\io2|cursorHoriz[5]~12_combout\ & ( (!\io2|cursorHoriz[5]~8_combout\ & \io2|cursorHoriz[5]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~8_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~7_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~12_combout\,
	combout => \io2|cursorHoriz[5]~14_combout\);

-- Location: LABCELL_X40_Y39_N21
\io2|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector31~0_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(0),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector31~0_combout\);

-- Location: FF_X40_Y39_N23
\io2|cursorHorizRestore[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector31~0_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(0));

-- Location: FF_X39_Y39_N2
\io2|savedCursorHoriz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(0),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(0));

-- Location: LABCELL_X39_Y39_N0
\io2|Selector14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector14~3_combout\ = ( \io2|cursorHoriz[2]~38_combout\ & ( (!\io2|display_store~18_combout\ & (\io2|LessThan28~1_combout\ & (\io2|Equal31~1_combout\))) # (\io2|display_store~18_combout\ & (((\io2|savedCursorHoriz\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100001101110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan28~1_combout\,
	datab => \io2|ALT_INV_display_store~18_combout\,
	datac => \io2|ALT_INV_Equal31~1_combout\,
	datad => \io2|ALT_INV_savedCursorHoriz\(0),
	dataf => \io2|ALT_INV_cursorHoriz[2]~38_combout\,
	combout => \io2|Selector14~3_combout\);

-- Location: LABCELL_X39_Y39_N48
\io2|Selector14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector14~2_combout\ = ( \io2|Selector8~0_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & ((\io2|Add50~25_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~21_sumout\)) ) ) ) # ( 
-- !\io2|Selector8~0_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & ((\io2|Add50~25_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~21_sumout\)) ) ) ) # ( \io2|Selector8~0_combout\ & ( 
-- !\io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\) # (\io2|Add48~25_sumout\) ) ) ) # ( !\io2|Selector8~0_combout\ & ( !\io2|cursorHoriz[5]~21_combout\ & ( (\io2|Add48~25_sumout\ & \io2|cursorHoriz[5]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add48~25_sumout\,
	datab => \io2|ALT_INV_Add46~21_sumout\,
	datac => \io2|ALT_INV_Add50~25_sumout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	datae => \io2|ALT_INV_Selector8~0_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	combout => \io2|Selector14~2_combout\);

-- Location: LABCELL_X39_Y39_N54
\io2|Selector14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector14~4_combout\ = ( \io2|cursorHoriz[5]~13_combout\ & ( \io2|Selector14~2_combout\ & ( (\io2|Add45~25_sumout\ & !\io2|cursorHoriz[5]~14_combout\) ) ) ) # ( !\io2|cursorHoriz[5]~13_combout\ & ( \io2|Selector14~2_combout\ & ( 
-- (!\io2|cursorHoriz[5]~14_combout\ & ((\io2|Selector14~1_combout\) # (\io2|Selector14~3_combout\))) ) ) ) # ( \io2|cursorHoriz[5]~13_combout\ & ( !\io2|Selector14~2_combout\ & ( (\io2|Add45~25_sumout\ & !\io2|cursorHoriz[5]~14_combout\) ) ) ) # ( 
-- !\io2|cursorHoriz[5]~13_combout\ & ( !\io2|Selector14~2_combout\ & ( (!\io2|cursorHoriz[5]~14_combout\ & \io2|Selector14~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000100010000001100110011000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add45~25_sumout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	datac => \io2|ALT_INV_Selector14~3_combout\,
	datad => \io2|ALT_INV_Selector14~1_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_Selector14~2_combout\,
	combout => \io2|Selector14~4_combout\);

-- Location: LABCELL_X40_Y39_N30
\io2|Selector14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector14~5_combout\ = ( !\io2|cursorHoriz[5]~13_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~14_combout\ & ((\io2|Selector14~4_combout\))) # (\io2|cursorHoriz[5]~14_combout\ & (\io2|Add47~25_sumout\))))) # 
-- (\io2|Selector14~0_combout\) ) ) # ( \io2|cursorHoriz[5]~13_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & (((\io2|cursorHoriz[5]~14_combout\ & \io2|cursorHorizRestore\(0))) # (\io2|Selector14~4_combout\)))) # (\io2|Selector14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010011111111000001001111111110001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datac => \io2|ALT_INV_cursorHorizRestore\(0),
	datad => \io2|ALT_INV_Selector14~0_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_Selector14~4_combout\,
	datag => \io2|ALT_INV_Add47~25_sumout\,
	combout => \io2|Selector14~5_combout\);

-- Location: FF_X40_Y39_N32
\io2|cursorHoriz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector14~5_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(0));

-- Location: LABCELL_X40_Y43_N6
\io2|Mod1|auto_generated|divider|divider|op_5~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~54_cout\);

-- Location: LABCELL_X40_Y43_N9
\io2|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \io2|cursorHoriz\(0) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~54_cout\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( \io2|cursorHoriz\(0) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_cursorHoriz\(0),
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~54_cout\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X42_Y41_N0
\io2|Add4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add4~2_combout\ = ( \io2|cursorVert\(3) & ( (!\io2|cursorVert\(1) & (\io2|cursorVert\(2) & ((\io2|cursorVert\(0)) # (\io2|cursorVert\(4))))) # (\io2|cursorVert\(1) & (((\io2|cursorVert\(4))) # (\io2|cursorVert\(2)))) ) ) # ( !\io2|cursorVert\(3) & ( 
-- (\io2|cursorVert\(2) & (((\io2|cursorVert\(1) & \io2|cursorVert\(0))) # (\io2|cursorVert\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100010111001101110001011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(1),
	datab => \io2|ALT_INV_cursorVert\(2),
	datac => \io2|ALT_INV_cursorVert\(4),
	datad => \io2|ALT_INV_cursorVert\(0),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|Add4~2_combout\);

-- Location: MLABCELL_X42_Y41_N15
\io2|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add4~1_combout\ = ( \io2|cursorVert\(3) & ( !\io2|cursorVert\(4) $ (((!\io2|cursorVert\(2) & ((!\io2|cursorVert\(1)))) # (\io2|cursorVert\(2) & ((\io2|cursorVert\(1)) # (\io2|cursorVert\(0)))))) ) ) # ( !\io2|cursorVert\(3) & ( !\io2|cursorVert\(4) $ 
-- (((!\io2|cursorVert\(2)) # ((\io2|cursorVert\(0) & \io2|cursorVert\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100101011001100110010101100101100110010110010110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(4),
	datab => \io2|ALT_INV_cursorVert\(2),
	datac => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_cursorVert\(1),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|Add4~1_combout\);

-- Location: MLABCELL_X42_Y40_N51
\io2|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add4~0_combout\ = ( \io2|cursorVert\(2) & ( !\io2|cursorVert\(3) $ (!\io2|cursorVert\(0) $ (\io2|cursorVert\(1))) ) ) # ( !\io2|cursorVert\(2) & ( !\io2|cursorVert\(3) $ (!\io2|cursorVert\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(3),
	datac => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_cursorVert\(1),
	dataf => \io2|ALT_INV_cursorVert\(2),
	combout => \io2|Add4~0_combout\);

-- Location: MLABCELL_X42_Y41_N30
\io2|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~1_sumout\ = SUM(( !\io2|cursorVert\(0) $ (!\io2|cursorHoriz\(4) $ (\io2|startAddr\(4))) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add3~2\ = CARRY(( !\io2|cursorVert\(0) $ (!\io2|cursorHoriz\(4) $ (\io2|startAddr\(4))) ) + ( !VCC ) + ( !VCC ))
-- \io2|Add3~3\ = SHARE((!\io2|cursorVert\(0) & (\io2|cursorHoriz\(4) & \io2|startAddr\(4))) # (\io2|cursorVert\(0) & ((\io2|startAddr\(4)) # (\io2|cursorHoriz\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(0),
	datac => \io2|ALT_INV_cursorHoriz\(4),
	datad => \io2|ALT_INV_startAddr\(4),
	cin => GND,
	sharein => GND,
	sumout => \io2|Add3~1_sumout\,
	cout => \io2|Add3~2\,
	shareout => \io2|Add3~3\);

-- Location: MLABCELL_X42_Y41_N33
\io2|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~5_sumout\ = SUM(( !\io2|startAddr\(5) $ (!\io2|cursorVert\(1) $ (\io2|cursorHoriz\(5))) ) + ( \io2|Add3~3\ ) + ( \io2|Add3~2\ ))
-- \io2|Add3~6\ = CARRY(( !\io2|startAddr\(5) $ (!\io2|cursorVert\(1) $ (\io2|cursorHoriz\(5))) ) + ( \io2|Add3~3\ ) + ( \io2|Add3~2\ ))
-- \io2|Add3~7\ = SHARE((!\io2|startAddr\(5) & (\io2|cursorVert\(1) & \io2|cursorHoriz\(5))) # (\io2|startAddr\(5) & ((\io2|cursorHoriz\(5)) # (\io2|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_startAddr\(5),
	datac => \io2|ALT_INV_cursorVert\(1),
	datad => \io2|ALT_INV_cursorHoriz\(5),
	cin => \io2|Add3~2\,
	sharein => \io2|Add3~3\,
	sumout => \io2|Add3~5_sumout\,
	cout => \io2|Add3~6\,
	shareout => \io2|Add3~7\);

-- Location: MLABCELL_X42_Y41_N36
\io2|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~9_sumout\ = SUM(( !\io2|startAddr\(6) $ (!\io2|cursorVert\(2) $ (!\io2|cursorHoriz\(6) $ (!\io2|cursorVert\(0)))) ) + ( \io2|Add3~7\ ) + ( \io2|Add3~6\ ))
-- \io2|Add3~10\ = CARRY(( !\io2|startAddr\(6) $ (!\io2|cursorVert\(2) $ (!\io2|cursorHoriz\(6) $ (!\io2|cursorVert\(0)))) ) + ( \io2|Add3~7\ ) + ( \io2|Add3~6\ ))
-- \io2|Add3~11\ = SHARE((!\io2|startAddr\(6) & (\io2|cursorHoriz\(6) & (!\io2|cursorVert\(2) $ (!\io2|cursorVert\(0))))) # (\io2|startAddr\(6) & ((!\io2|cursorVert\(2) $ (!\io2|cursorVert\(0))) # (\io2|cursorHoriz\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110100110100000000000000000110100110010110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_startAddr\(6),
	datab => \io2|ALT_INV_cursorVert\(2),
	datac => \io2|ALT_INV_cursorHoriz\(6),
	datad => \io2|ALT_INV_cursorVert\(0),
	cin => \io2|Add3~6\,
	sharein => \io2|Add3~7\,
	sumout => \io2|Add3~9_sumout\,
	cout => \io2|Add3~10\,
	shareout => \io2|Add3~11\);

-- Location: MLABCELL_X42_Y41_N39
\io2|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~13_sumout\ = SUM(( !\io2|startAddr\(7) $ (!\io2|Add4~0_combout\) ) + ( \io2|Add3~11\ ) + ( \io2|Add3~10\ ))
-- \io2|Add3~14\ = CARRY(( !\io2|startAddr\(7) $ (!\io2|Add4~0_combout\) ) + ( \io2|Add3~11\ ) + ( \io2|Add3~10\ ))
-- \io2|Add3~15\ = SHARE((\io2|startAddr\(7) & \io2|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(7),
	datad => \io2|ALT_INV_Add4~0_combout\,
	cin => \io2|Add3~10\,
	sharein => \io2|Add3~11\,
	sumout => \io2|Add3~13_sumout\,
	cout => \io2|Add3~14\,
	shareout => \io2|Add3~15\);

-- Location: MLABCELL_X42_Y41_N42
\io2|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~17_sumout\ = SUM(( !\io2|Add4~1_combout\ $ (!\io2|startAddr\(8)) ) + ( \io2|Add3~15\ ) + ( \io2|Add3~14\ ))
-- \io2|Add3~18\ = CARRY(( !\io2|Add4~1_combout\ $ (!\io2|startAddr\(8)) ) + ( \io2|Add3~15\ ) + ( \io2|Add3~14\ ))
-- \io2|Add3~19\ = SHARE((\io2|Add4~1_combout\ & \io2|startAddr\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add4~1_combout\,
	datad => \io2|ALT_INV_startAddr\(8),
	cin => \io2|Add3~14\,
	sharein => \io2|Add3~15\,
	sumout => \io2|Add3~17_sumout\,
	cout => \io2|Add3~18\,
	shareout => \io2|Add3~19\);

-- Location: MLABCELL_X42_Y41_N45
\io2|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~21_sumout\ = SUM(( !\io2|cursorVert\(3) $ (!\io2|startAddr\(9) $ (\io2|Add4~2_combout\)) ) + ( \io2|Add3~19\ ) + ( \io2|Add3~18\ ))
-- \io2|Add3~22\ = CARRY(( !\io2|cursorVert\(3) $ (!\io2|startAddr\(9) $ (\io2|Add4~2_combout\)) ) + ( \io2|Add3~19\ ) + ( \io2|Add3~18\ ))
-- \io2|Add3~23\ = SHARE((\io2|startAddr\(9) & (!\io2|cursorVert\(3) $ (!\io2|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000101000000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(3),
	datac => \io2|ALT_INV_startAddr\(9),
	datad => \io2|ALT_INV_Add4~2_combout\,
	cin => \io2|Add3~18\,
	sharein => \io2|Add3~19\,
	sumout => \io2|Add3~21_sumout\,
	cout => \io2|Add3~22\,
	shareout => \io2|Add3~23\);

-- Location: MLABCELL_X42_Y41_N48
\io2|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~25_sumout\ = SUM(( !\io2|cursorVert\(4) $ (!\io2|startAddr\(10) $ (((\io2|cursorVert\(3) & \io2|Add4~2_combout\)))) ) + ( \io2|Add3~23\ ) + ( \io2|Add3~22\ ))
-- \io2|Add3~26\ = CARRY(( !\io2|cursorVert\(4) $ (!\io2|startAddr\(10) $ (((\io2|cursorVert\(3) & \io2|Add4~2_combout\)))) ) + ( \io2|Add3~23\ ) + ( \io2|Add3~22\ ))
-- \io2|Add3~27\ = SHARE((\io2|startAddr\(10) & (!\io2|cursorVert\(4) $ (((!\io2|cursorVert\(3)) # (!\io2|Add4~2_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000011000000000000000000011110001101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(3),
	datab => \io2|ALT_INV_cursorVert\(4),
	datac => \io2|ALT_INV_startAddr\(10),
	datad => \io2|ALT_INV_Add4~2_combout\,
	cin => \io2|Add3~22\,
	sharein => \io2|Add3~23\,
	sumout => \io2|Add3~25_sumout\,
	cout => \io2|Add3~26\,
	shareout => \io2|Add3~27\);

-- Location: MLABCELL_X42_Y41_N51
\io2|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~33_sumout\ = SUM(( (\io2|cursorVert\(3) & (\io2|cursorVert\(4) & \io2|Add4~2_combout\)) ) + ( \io2|Add3~27\ ) + ( \io2|Add3~26\ ))
-- \io2|Add3~34\ = CARRY(( (\io2|cursorVert\(3) & (\io2|cursorVert\(4) & \io2|Add4~2_combout\)) ) + ( \io2|Add3~27\ ) + ( \io2|Add3~26\ ))
-- \io2|Add3~35\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(3),
	datac => \io2|ALT_INV_cursorVert\(4),
	datad => \io2|ALT_INV_Add4~2_combout\,
	cin => \io2|Add3~26\,
	sharein => \io2|Add3~27\,
	sumout => \io2|Add3~33_sumout\,
	cout => \io2|Add3~34\,
	shareout => \io2|Add3~35\);

-- Location: MLABCELL_X42_Y41_N54
\io2|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add3~29_sumout\ = SUM(( GND ) + ( \io2|Add3~35\ ) + ( \io2|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \io2|Add3~34\,
	sharein => \io2|Add3~35\,
	sumout => \io2|Add3~29_sumout\);

-- Location: LABCELL_X41_Y41_N0
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ = SUM(( \io2|cursorHoriz\(2) ) + ( !VCC ) + ( !VCC ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ = CARRY(( \io2|cursorHoriz\(2) ) + ( !VCC ) + ( !VCC ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_cursorHoriz\(2),
	cin => GND,
	sharein => GND,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~6\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~7\);

-- Location: LABCELL_X41_Y41_N3
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ = SUM(( !\io2|cursorHoriz\(3) ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ 
-- ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ = CARRY(( !\io2|cursorHoriz\(3) ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~7\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~6\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ = SHARE(\io2|cursorHoriz\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_cursorHoriz\(3),
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~6\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~7\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~10\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~11\);

-- Location: LABCELL_X41_Y41_N6
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\ = SUM(( !\io2|Add3~1_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ = CARRY(( !\io2|Add3~1_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~11\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~10\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ = SHARE(\io2|Add3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add3~1_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~10\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~11\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~14\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~15\);

-- Location: LABCELL_X41_Y41_N9
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ = SUM(( !\io2|Add3~5_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ = CARRY(( !\io2|Add3~5_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~15\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ = SHARE(\io2|Add3~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~5_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~14\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~15\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~18\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~19\);

-- Location: LABCELL_X41_Y41_N12
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\ = SUM(( \io2|Add3~9_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ = CARRY(( \io2|Add3~9_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~19\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~18\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~9_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~18\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~19\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\);

-- Location: LABCELL_X41_Y41_N15
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ = SUM(( !\io2|Add3~13_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ = CARRY(( !\io2|Add3~13_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\ 
-- ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ = SHARE(\io2|Add3~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add3~13_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~22\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~23\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~26\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~27\);

-- Location: LABCELL_X41_Y41_N18
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\ = SUM(( \io2|Add3~17_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ = CARRY(( \io2|Add3~17_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~27\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~26\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~17_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~26\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~27\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~30\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~31\);

-- Location: LABCELL_X41_Y41_N21
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ = SUM(( \io2|Add3~21_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ = CARRY(( \io2|Add3~21_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~31\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~30\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~21_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~30\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~31\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\);

-- Location: LABCELL_X41_Y41_N24
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\ = SUM(( \io2|Add3~25_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ = CARRY(( \io2|Add3~25_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~25_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~34\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~35\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~38\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~39\);

-- Location: LABCELL_X41_Y41_N27
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ = SUM(( \io2|Add3~33_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ = CARRY(( \io2|Add3~33_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~39\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~38\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~33_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~38\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~39\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~46\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~47\);

-- Location: LABCELL_X41_Y41_N30
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\ = SUM(( \io2|Add3~29_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ = CARRY(( \io2|Add3~29_sumout\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~47\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~46\ 
-- ))
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~29_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~46\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~47\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~42\,
	shareout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~43\);

-- Location: LABCELL_X41_Y41_N33
\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ = SUM(( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~43\ ) + ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~42\,
	sharein => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~43\,
	sumout => \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\);

-- Location: LABCELL_X40_Y43_N54
\io2|Mod1|auto_generated|divider|divider|StageOut[140]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[140]~32_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[140]~32_combout\);

-- Location: LABCELL_X41_Y43_N12
\io2|Mod1|auto_generated|divider|divider|StageOut[139]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[139]~34_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[139]~34_combout\);

-- Location: LABCELL_X41_Y43_N0
\io2|Mod1|auto_generated|divider|divider|StageOut[139]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[139]~35_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add3~33_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[139]~35_combout\);

-- Location: LABCELL_X41_Y43_N6
\io2|Mod1|auto_generated|divider|divider|StageOut[137]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[137]~19_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[137]~19_combout\);

-- Location: LABCELL_X41_Y43_N3
\io2|Mod1|auto_generated|divider|divider|StageOut[137]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[137]~20_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~21_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[137]~20_combout\);

-- Location: LABCELL_X41_Y43_N9
\io2|Mod1|auto_generated|divider|divider|StageOut[135]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[135]~30_combout\ = ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[135]~30_combout\);

-- Location: LABCELL_X41_Y41_N57
\io2|Mod1|auto_generated|divider|divider|StageOut[135]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[135]~31_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~13_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[135]~31_combout\);

-- Location: LABCELL_X41_Y43_N15
\io2|Mod1|auto_generated|divider|divider|StageOut[133]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[133]~28_combout\ = ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[133]~28_combout\);

-- Location: MLABCELL_X42_Y43_N57
\io2|Mod1|auto_generated|divider|divider|StageOut[133]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[133]~29_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~5_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[133]~29_combout\);

-- Location: LABCELL_X41_Y41_N48
\io2|Mod1|auto_generated|divider|divider|StageOut[131]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[131]~26_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[131]~26_combout\);

-- Location: MLABCELL_X42_Y43_N36
\io2|Mod1|auto_generated|divider|divider|StageOut[131]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[131]~27_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|cursorHoriz\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(3),
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[131]~27_combout\);

-- Location: LABCELL_X41_Y43_N18
\io2|Mod1|auto_generated|divider|divider|op_4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~50_cout\);

-- Location: LABCELL_X41_Y43_N21
\io2|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \io2|cursorHoriz\(1) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~50_cout\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( \io2|cursorHoriz\(1) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(1),
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~50_cout\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X41_Y43_N24
\io2|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|cursorHoriz\(2))) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|cursorHoriz\(2))) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(2),
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X41_Y43_N27
\io2|Mod1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~27_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~26_combout\) ) + ( VCC ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~14\ = CARRY(( (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~27_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~26_combout\) ) + ( VCC ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~26_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~27_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X41_Y43_N30
\io2|Mod1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~1_sumout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~14\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~1_sumout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add3~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~14\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X41_Y43_N33
\io2|Mod1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~29_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~28_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~18\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~22\ = CARRY(( (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~29_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~28_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~28_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~29_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~18\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X41_Y43_N36
\io2|Mod1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~9_sumout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~22\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~9_sumout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add3~9_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~22\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X41_Y43_N39
\io2|Mod1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (\io2|Mod1|auto_generated|divider|divider|StageOut[135]~31_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[135]~30_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~26\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~30\ = CARRY(( (\io2|Mod1|auto_generated|divider|divider|StageOut[135]~31_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[135]~30_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~30_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~31_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~26\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X41_Y43_N42
\io2|Mod1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~17_sumout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~30\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~17_sumout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add3~17_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~30\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X41_Y43_N45
\io2|Mod1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (\io2|Mod1|auto_generated|divider|divider|StageOut[137]~20_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[137]~19_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~34\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~38\ = CARRY(( (\io2|Mod1|auto_generated|divider|divider|StageOut[137]~20_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[137]~19_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~19_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~20_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~34\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X41_Y43_N48
\io2|Mod1|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~25_sumout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~38\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~25_sumout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add3~25_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~38\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X41_Y43_N51
\io2|Mod1|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( (\io2|Mod1|auto_generated|divider|divider|StageOut[139]~35_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[139]~34_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~42\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~54\ = CARRY(( (\io2|Mod1|auto_generated|divider|divider|StageOut[139]~35_combout\) # (\io2|Mod1|auto_generated|divider|divider|StageOut[139]~34_combout\) ) + ( GND ) + ( 
-- \io2|Mod1|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~42\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~54\);

-- Location: LABCELL_X41_Y43_N54
\io2|Mod1|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~29_sumout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~54\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Add3~29_sumout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_Add3~29_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~54\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X41_Y43_N57
\io2|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Mod1|auto_generated|divider|divider|op_4~46\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X40_Y43_N57
\io2|Mod1|auto_generated|divider|divider|StageOut[140]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[140]~33_combout\ = ( \io2|Add3~29_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|ALT_INV_Add3~29_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[140]~33_combout\);

-- Location: LABCELL_X41_Y41_N42
\io2|Mod1|auto_generated|divider|divider|StageOut[139]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[139]~36_combout\ = (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\)) # 
-- (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Add3~33_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\,
	datad => \io2|ALT_INV_Add3~33_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[139]~36_combout\);

-- Location: LABCELL_X40_Y43_N3
\io2|Mod1|auto_generated|divider|divider|StageOut[138]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[8]~37_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\);

-- Location: LABCELL_X39_Y43_N24
\io2|Mod1|auto_generated|divider|divider|StageOut[138]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\ = ( \io2|Add3~25_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|ALT_INV_Add3~25_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\);

-- Location: LABCELL_X41_Y41_N39
\io2|Mod1|auto_generated|divider|divider|StageOut[137]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~21_sumout\ ) 
-- ) ) # ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~21_sumout\ ) ) ) # ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add3~21_sumout\,
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[7]~33_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\);

-- Location: LABCELL_X39_Y43_N45
\io2|Mod1|auto_generated|divider|divider|StageOut[136]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\ = ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[6]~29_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\);

-- Location: MLABCELL_X42_Y43_N54
\io2|Mod1|auto_generated|divider|divider|StageOut[136]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add3~17_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\);

-- Location: LABCELL_X41_Y41_N45
\io2|Mod1|auto_generated|divider|divider|StageOut[135]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\ = ( \io2|Add3~13_sumout\ & ( (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\) # (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) 
-- ) ) # ( !\io2|Add3~13_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[5]~25_sumout\,
	dataf => \io2|ALT_INV_Add3~13_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\);

-- Location: MLABCELL_X42_Y43_N39
\io2|Mod1|auto_generated|divider|divider|StageOut[134]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\ = ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[4]~21_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\);

-- Location: LABCELL_X39_Y43_N33
\io2|Mod1|auto_generated|divider|divider|StageOut[134]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add3~9_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\);

-- Location: LABCELL_X41_Y41_N54
\io2|Mod1|auto_generated|divider|divider|StageOut[133]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) # (\io2|Add3~5_sumout\) 
-- ) ) # ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17_sumout\ & ( (\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & \io2|Add3~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|ALT_INV_Add3~5_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[3]~17_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\);

-- Location: LABCELL_X40_Y43_N0
\io2|Mod1|auto_generated|divider|divider|StageOut[132]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[2]~13_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\);

-- Location: LABCELL_X39_Y43_N57
\io2|Mod1|auto_generated|divider|divider|StageOut[132]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add3~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\);

-- Location: LABCELL_X39_Y43_N18
\io2|Mod1|auto_generated|divider|divider|StageOut[131]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) # (\io2|cursorHoriz\(3)) 
-- ) ) # ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9_sumout\ & ( (\io2|cursorHoriz\(3) & \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(3),
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[1]~9_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\);

-- Location: LABCELL_X40_Y42_N18
\io2|Mod1|auto_generated|divider|divider|StageOut[130]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\ = ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|cursorHoriz\(2) ) ) 
-- ) # ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|cursorHoriz\(2) ) ) ) # ( 
-- \io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(2),
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[0]~5_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\);

-- Location: LABCELL_X40_Y43_N12
\io2|Mod1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|cursorHoriz\(1))) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|cursorHoriz\(1))) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|ALT_INV_cursorHoriz\(1),
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X40_Y43_N15
\io2|Mod1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~10\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~10\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X40_Y43_N18
\io2|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\)) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~14\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X40_Y43_N21
\io2|Mod1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~18\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~18\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X40_Y43_N24
\io2|Mod1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\)) ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~22\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\)) ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~22\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X40_Y43_N27
\io2|Mod1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~26\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~26\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X40_Y43_N30
\io2|Mod1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~30\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~30\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X40_Y43_N33
\io2|Mod1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~34\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~34\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X40_Y43_N36
\io2|Mod1|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~38\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\)) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~21_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~38\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X40_Y43_N39
\io2|Mod1|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~42\ ))
-- \io2|Mod1|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\))) ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~23_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~24_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~42\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X40_Y43_N42
\io2|Mod1|auto_generated|divider|divider|op_5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~58_cout\ = CARRY(( VCC ) + ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~53_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\io2|Mod1|auto_generated|divider|divider|StageOut[139]~36_combout\)) ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[139]~36_combout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~46\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~58_cout\);

-- Location: LABCELL_X40_Y43_N45
\io2|Mod1|auto_generated|divider|divider|op_5~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~50_cout\ = CARRY(( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~45_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[140]~33_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[140]~32_combout\))) ) + ( VCC ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~32_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~33_combout\,
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~58_cout\,
	cout => \io2|Mod1|auto_generated|divider|divider|op_5~50_cout\);

-- Location: LABCELL_X40_Y43_N48
\io2|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \io2|Mod1|auto_generated|divider|divider|op_5~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Mod1|auto_generated|divider|divider|op_5~50_cout\,
	sumout => \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X39_Y41_N36
\io2|Mod1|auto_generated|divider|divider|StageOut[156]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|cursorHoriz\(0) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \io2|Mod1|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(0),
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[156]~0_combout\);

-- Location: LABCELL_X39_Y43_N42
\io2|Mod1|auto_generated|divider|divider|StageOut[157]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|cursorHoriz\(1))) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(1),
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[157]~1_combout\);

-- Location: LABCELL_X39_Y43_N21
\io2|Mod1|auto_generated|divider|divider|StageOut[158]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|StageOut[130]~2_combout\)) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~2_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[158]~3_combout\);

-- Location: LABCELL_X39_Y43_N30
\io2|Mod1|auto_generated|divider|divider|StageOut[159]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\))) ) ) # ( 
-- !\io2|Mod1|auto_generated|divider|divider|op_5~17_sumout\ & ( (\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|StageOut[131]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111111111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~4_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[159]~5_combout\);

-- Location: LABCELL_X39_Y43_N48
\io2|Mod1|auto_generated|divider|divider|StageOut[160]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\)) # 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\))) ) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[132]~7_combout\)) 
-- # (\io2|Mod1|auto_generated|divider|divider|StageOut[132]~6_combout\))) ) ) ) # ( \io2|Mod1|auto_generated|divider|divider|op_5~21_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~6_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[160]~8_combout\);

-- Location: LABCELL_X39_Y43_N54
\io2|Mod1|auto_generated|divider|divider|StageOut[161]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~25_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\))) ) ) # ( 
-- !\io2|Mod1|auto_generated|divider|divider|op_5~25_sumout\ & ( (\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|StageOut[133]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[161]~10_combout\);

-- Location: LABCELL_X39_Y43_N12
\io2|Mod1|auto_generated|divider|divider|StageOut[162]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\)) # 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|StageOut[134]~12_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[134]~11_combout\))) ) ) ) # ( \io2|Mod1|auto_generated|divider|divider|op_5~29_sumout\ & ( 
-- !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~11_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~12_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[162]~13_combout\);

-- Location: LABCELL_X39_Y43_N3
\io2|Mod1|auto_generated|divider|divider|StageOut[163]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\)) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\))) ) ) ) # ( 
-- !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\ ) ) # ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|op_5~33_sumout\ & ( 
-- (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|op_4~29_sumout\)) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|StageOut[135]~14_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010011001111111111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[163]~15_combout\);

-- Location: LABCELL_X39_Y43_N36
\io2|Mod1|auto_generated|divider|divider|StageOut[164]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\)) # 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\))) ) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\ ) ) # ( 
-- \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|op_5~37_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[136]~16_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[136]~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110111011111111111111111110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~17_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[136]~16_combout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[164]~18_combout\);

-- Location: LABCELL_X39_Y43_N27
\io2|Mod1|auto_generated|divider|divider|StageOut[165]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\io2|Mod1|auto_generated|divider|divider|op_4~37_sumout\)) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod1|auto_generated|divider|divider|StageOut[137]~21_combout\))) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \io2|Mod1|auto_generated|divider|divider|op_5~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[137]~21_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[165]~22_combout\);

-- Location: LABCELL_X39_Y43_N6
\io2|Mod1|auto_generated|divider|divider|StageOut[166]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\ = ( \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\)))) # (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\)) # 
-- (\io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\))) ) ) ) # ( !\io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\ ) ) # ( 
-- \io2|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( !\io2|Mod1|auto_generated|divider|divider|op_5~45_sumout\ & ( (!\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\io2|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod1|auto_generated|divider|divider|StageOut[138]~24_combout\)) # (\io2|Mod1|auto_generated|divider|divider|StageOut[138]~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100111101111111111111111111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~23_combout\,
	datab => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[138]~24_combout\,
	datad => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datae => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \io2|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	combout => \io2|Mod1|auto_generated|divider|divider|StageOut[166]~25_combout\);

-- Location: MLABCELL_X37_Y40_N27
\io2|Add38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add38~0_combout\ = !\io2|param1\(2) $ (!\io2|param1\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(2),
	datac => \io2|ALT_INV_param1\(1),
	combout => \io2|Add38~0_combout\);

-- Location: LABCELL_X39_Y37_N51
\io2|attInverse~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~5_combout\ = ( !\io2|param1\(4) & ( (!\io2|attInverse~q\ & \io2|param1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_attInverse~q\,
	datad => \io2|ALT_INV_param1\(0),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|attInverse~5_combout\);

-- Location: LABCELL_X39_Y37_N48
\io2|attInverse~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attInverse~6_combout\ = (\io2|attInverse~q\ & (\io2|param1\(0) & (\io2|param1\(1) & !\io2|param1\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_attInverse~q\,
	datab => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_param1\(1),
	datad => \io2|ALT_INV_param1\(2),
	combout => \io2|attInverse~6_combout\);

-- Location: LABCELL_X39_Y37_N6
\io2|dispAttWRData~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~25_combout\ = ( \io2|display_store~2_combout\ & ( \io2|attInverse~6_combout\ & ( (\io2|cursorVert~0_combout\ & ((!\io2|param1\(3) & ((\io2|attInverse~5_combout\))) # (\io2|param1\(3) & (\io2|param1\(4))))) ) ) ) # ( 
-- !\io2|display_store~2_combout\ & ( \io2|attInverse~6_combout\ & ( (\io2|param1\(4) & (\io2|param1\(3) & \io2|cursorVert~0_combout\)) ) ) ) # ( \io2|display_store~2_combout\ & ( !\io2|attInverse~6_combout\ & ( (!\io2|param1\(3) & 
-- (\io2|attInverse~5_combout\ & \io2|cursorVert~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000000000000100010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(4),
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_attInverse~5_combout\,
	datad => \io2|ALT_INV_cursorVert~0_combout\,
	datae => \io2|ALT_INV_display_store~2_combout\,
	dataf => \io2|ALT_INV_attInverse~6_combout\,
	combout => \io2|dispAttWRData~25_combout\);

-- Location: MLABCELL_X37_Y40_N3
\io2|dispAttWRData~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~6_combout\ = ( \io2|attInverse~q\ & ( \io2|dispAttWRData~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_dispAttWRData~0_combout\,
	combout => \io2|dispAttWRData~6_combout\);

-- Location: MLABCELL_X37_Y40_N6
\io2|dispAttWRData~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~8_combout\ = ( \io2|display_store~4_combout\ & ( \io2|attInverse~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_attInverse~q\,
	dataf => \io2|ALT_INV_display_store~4_combout\,
	combout => \io2|dispAttWRData~8_combout\);

-- Location: MLABCELL_X37_Y40_N33
\io2|dispAttWRData~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~7_combout\ = (\io2|dispAttWRData~1_combout\ & !\io2|attInverse~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~1_combout\,
	datab => \io2|ALT_INV_attInverse~q\,
	combout => \io2|dispAttWRData~7_combout\);

-- Location: LABCELL_X39_Y37_N12
\io2|dispAttWRData~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~5_combout\ = ( !\io2|param1\(6) & ( \io2|param1\(4) & ( (\io2|display_store~2_combout\ & (\io2|param1\(3) & (!\io2|attInverse~q\ & !\io2|param1\(5)))) ) ) ) # ( !\io2|param1\(6) & ( !\io2|param1\(4) & ( (!\io2|display_store~2_combout\ & 
-- (!\io2|param1\(3) & (!\io2|attInverse~q\ & \io2|param1\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~2_combout\,
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_attInverse~q\,
	datad => \io2|ALT_INV_param1\(5),
	datae => \io2|ALT_INV_param1\(6),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|dispAttWRData~5_combout\);

-- Location: MLABCELL_X37_Y40_N24
\io2|dispAttWRData~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~11_combout\ = ( !\io2|Equal47~2_combout\ & ( \io2|dispAttWRData\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispAttWRData\(2),
	dataf => \io2|ALT_INV_Equal47~2_combout\,
	combout => \io2|dispAttWRData~11_combout\);

-- Location: MLABCELL_X37_Y40_N18
\io2|dispAttWRData~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~12_combout\ = ( \io2|attInverse~2_combout\ & ( \io2|dispAttWRData~11_combout\ & ( (!\io2|dispAttWRData~5_combout\ & ((\io2|dispAttWRData\(6)))) # (\io2|dispAttWRData~5_combout\ & (\io2|Add38~0_combout\)) ) ) ) # ( 
-- !\io2|attInverse~2_combout\ & ( \io2|dispAttWRData~11_combout\ & ( (!\io2|dispAttWRData~5_combout\ & (((\io2|dispAttWRData\(6) & !\io2|attInverse~0_combout\)))) # (\io2|dispAttWRData~5_combout\ & (\io2|Add38~0_combout\)) ) ) ) # ( 
-- \io2|attInverse~2_combout\ & ( !\io2|dispAttWRData~11_combout\ & ( (!\io2|dispAttWRData~5_combout\ & ((\io2|dispAttWRData\(6)))) # (\io2|dispAttWRData~5_combout\ & (\io2|Add38~0_combout\)) ) ) ) # ( !\io2|attInverse~2_combout\ & ( 
-- !\io2|dispAttWRData~11_combout\ & ( (!\io2|dispAttWRData~5_combout\ & (((\io2|attInverse~0_combout\) # (\io2|dispAttWRData\(6))))) # (\io2|dispAttWRData~5_combout\ & (\io2|Add38~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110111011101000111010001110100011101000100010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add38~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData~5_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(6),
	datad => \io2|ALT_INV_attInverse~0_combout\,
	datae => \io2|ALT_INV_attInverse~2_combout\,
	dataf => \io2|ALT_INV_dispAttWRData~11_combout\,
	combout => \io2|dispAttWRData~12_combout\);

-- Location: MLABCELL_X37_Y40_N36
\io2|dispAttWRData~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~13_combout\ = ( \io2|param1\(2) & ( \io2|dispAttWRData~12_combout\ & ( ((\io2|dispAttWRData~7_combout\ & !\io2|param1\(1))) # (\io2|dispAttWRData~8_combout\) ) ) ) # ( !\io2|param1\(2) & ( \io2|dispAttWRData~12_combout\ & ( 
-- (!\io2|dispAttWRData~8_combout\ & ((!\io2|dispAttWRData~7_combout\ & (\io2|dispAttWRData~6_combout\)) # (\io2|dispAttWRData~7_combout\ & ((\io2|param1\(1)))))) ) ) ) # ( \io2|param1\(2) & ( !\io2|dispAttWRData~12_combout\ & ( 
-- ((!\io2|dispAttWRData~7_combout\ & (!\io2|dispAttWRData~6_combout\)) # (\io2|dispAttWRData~7_combout\ & ((!\io2|param1\(1))))) # (\io2|dispAttWRData~8_combout\) ) ) ) # ( !\io2|param1\(2) & ( !\io2|dispAttWRData~12_combout\ & ( 
-- (!\io2|dispAttWRData~8_combout\ & ((!\io2|dispAttWRData~7_combout\) # (\io2|param1\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100101111111011001101000000010011000011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~6_combout\,
	datab => \io2|ALT_INV_dispAttWRData~8_combout\,
	datac => \io2|ALT_INV_dispAttWRData~7_combout\,
	datad => \io2|ALT_INV_param1\(1),
	datae => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_dispAttWRData~12_combout\,
	combout => \io2|dispAttWRData~13_combout\);

-- Location: MLABCELL_X37_Y42_N36
\io2|dispAttWRData[2]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData[2]~_wirecell_combout\ = ( !\io2|dispAttWRData\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_dispAttWRData\(2),
	combout => \io2|dispAttWRData[2]~_wirecell_combout\);

-- Location: LABCELL_X39_Y37_N0
\io2|Equal49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal49~0_combout\ = ( \io2|param1\(4) & ( (\io2|display_store~2_combout\ & (!\io2|param1\(3) & (\io2|cursorVert~0_combout\ & !\io2|param1\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~2_combout\,
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_cursorVert~0_combout\,
	datad => \io2|ALT_INV_param1\(0),
	dataf => \io2|ALT_INV_param1\(4),
	combout => \io2|Equal49~0_combout\);

-- Location: LABCELL_X39_Y40_N36
\io2|attBold~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|attBold~0_combout\ = ( \io2|Equal49~0_combout\ ) # ( !\io2|Equal49~0_combout\ & ( (!\io2|Equal47~0_combout\ & (((\io2|attBold~q\)))) # (\io2|Equal47~0_combout\ & ((!\io2|param1\(1) & (!\io2|param1\(0))) # (\io2|param1\(1) & ((\io2|attBold~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011101111001000001110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(0),
	datab => \io2|ALT_INV_Equal47~0_combout\,
	datac => \io2|ALT_INV_param1\(1),
	datad => \io2|ALT_INV_attBold~q\,
	dataf => \io2|ALT_INV_Equal49~0_combout\,
	combout => \io2|attBold~0_combout\);

-- Location: FF_X39_Y40_N38
\io2|attBold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|attBold~0_combout\,
	ena => \io2|attInverse~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|attBold~q\);

-- Location: LABCELL_X39_Y40_N57
\io2|dispAttWRData~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~19_combout\ = ( \io2|dispAttWRData\(3) & ( (\io2|attInverse~0_combout\ & (!\io2|attInverse~2_combout\ & (\io2|dispAttWRData\(7) & !\io2|Equal47~2_combout\))) ) ) # ( !\io2|dispAttWRData\(3) & ( (!\io2|attInverse~0_combout\) # 
-- (((\io2|dispAttWRData\(7) & !\io2|Equal47~2_combout\)) # (\io2|attInverse~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111011101111111011101100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_attInverse~0_combout\,
	datab => \io2|ALT_INV_attInverse~2_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(7),
	datad => \io2|ALT_INV_Equal47~2_combout\,
	dataf => \io2|ALT_INV_dispAttWRData\(3),
	combout => \io2|dispAttWRData~19_combout\);

-- Location: LABCELL_X39_Y40_N12
\io2|dispAttWRData~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~20_combout\ = ( \io2|dispAttWRData~16_combout\ ) # ( !\io2|dispAttWRData~16_combout\ & ( ((!\io2|dispAttWRData~15_combout\ & ((!\io2|attBold~q\))) # (\io2|dispAttWRData~15_combout\ & (\io2|dispAttWRData~19_combout\))) # 
-- (\io2|dispAttWRData~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111111111110100011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~19_combout\,
	datab => \io2|ALT_INV_dispAttWRData~15_combout\,
	datac => \io2|ALT_INV_attBold~q\,
	datad => \io2|ALT_INV_dispAttWRData~17_combout\,
	dataf => \io2|ALT_INV_dispAttWRData~16_combout\,
	combout => \io2|dispAttWRData~20_combout\);

-- Location: M10K_X38_Y42_N0
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io2|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y36_N24
\io2|display_store~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~7_combout\ = ( !\io2|dispByteLatch\(4) & ( \io2|dispByteLatch\(3) & ( ((\io2|paramCount\(0)) # (\io2|paramCount\(1))) # (\io2|paramCount\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_paramCount\(2),
	datac => \io2|ALT_INV_paramCount\(1),
	datad => \io2|ALT_INV_paramCount\(0),
	datae => \io2|ALT_INV_dispByteLatch\(4),
	dataf => \io2|ALT_INV_dispByteLatch\(3),
	combout => \io2|display_store~7_combout\);

-- Location: LABCELL_X43_Y36_N9
\io2|dispAttWRData~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~4_combout\ = ( \io2|display_store~6_combout\ & ( \io2|display_store~7_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|display_store~5_combout\))) # (\io2|dispState.idle~q\ & (!\io2|dispAttWRData~3_combout\)) ) ) ) # ( 
-- !\io2|display_store~6_combout\ & ( \io2|display_store~7_combout\ & ( (!\io2|dispAttWRData~3_combout\ & \io2|dispState.idle~q\) ) ) ) # ( \io2|display_store~6_combout\ & ( !\io2|display_store~7_combout\ & ( (!\io2|dispAttWRData~3_combout\ & 
-- \io2|dispState.idle~q\) ) ) ) # ( !\io2|display_store~6_combout\ & ( !\io2|display_store~7_combout\ & ( (!\io2|dispAttWRData~3_combout\ & \io2|dispState.idle~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|ALT_INV_dispState.idle~q\,
	datad => \io2|ALT_INV_display_store~5_combout\,
	datae => \io2|ALT_INV_display_store~6_combout\,
	dataf => \io2|ALT_INV_display_store~7_combout\,
	combout => \io2|dispAttWRData~4_combout\);

-- Location: FF_X39_Y40_N14
\io2|dispAttWRData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~20_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(7),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(7));

-- Location: LABCELL_X39_Y40_N39
\io2|dispAttWRData~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~28_combout\ = ( \io2|dispAttWRData\(3) & ( (\io2|param1\(0) & (!\io2|param1\(1) & \io2|Equal47~0_combout\)) ) ) # ( !\io2|dispAttWRData\(3) & ( ((!\io2|Equal47~0_combout\) # (\io2|param1\(1))) # (\io2|param1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_param1\(1),
	datad => \io2|ALT_INV_Equal47~0_combout\,
	dataf => \io2|ALT_INV_dispAttWRData\(3),
	combout => \io2|dispAttWRData~28_combout\);

-- Location: LABCELL_X39_Y40_N6
\io2|dispAttWRData~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~29_combout\ = ( \io2|dispAttWRData~28_combout\ & ( (!\io2|attInverse~0_combout\ & (((\io2|dispAttWRData\(7))))) # (\io2|attInverse~0_combout\ & ((!\io2|attInverse~2_combout\ & (!\io2|Equal49~0_combout\)) # (\io2|attInverse~2_combout\ & 
-- ((\io2|dispAttWRData\(7)))))) ) ) # ( !\io2|dispAttWRData~28_combout\ & ( (\io2|dispAttWRData\(7) & ((!\io2|attInverse~0_combout\) # (\io2|attInverse~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110011001100000011001100111010001100110011101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal49~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData\(7),
	datac => \io2|ALT_INV_attInverse~0_combout\,
	datad => \io2|ALT_INV_attInverse~2_combout\,
	dataf => \io2|ALT_INV_dispAttWRData~28_combout\,
	combout => \io2|dispAttWRData~29_combout\);

-- Location: LABCELL_X39_Y40_N18
\io2|dispAttWRData~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~30_combout\ = ( \io2|attBold~q\ & ( \io2|dispAttWRData~29_combout\ & ( (!\io2|dispAttWRData~7_combout\ & (!\io2|dispAttWRData~8_combout\ & ((\io2|dispAttWRData~5_combout\) # (\io2|dispAttWRData~6_combout\)))) ) ) ) # ( \io2|attBold~q\ & 
-- ( !\io2|dispAttWRData~29_combout\ & ( (!\io2|dispAttWRData~7_combout\ & !\io2|dispAttWRData~8_combout\) ) ) ) # ( !\io2|attBold~q\ & ( !\io2|dispAttWRData~29_combout\ & ( (!\io2|dispAttWRData~7_combout\ & (!\io2|dispAttWRData~6_combout\ & 
-- (!\io2|dispAttWRData~8_combout\ & !\io2|dispAttWRData~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000101000001010000000000000000000000010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~7_combout\,
	datab => \io2|ALT_INV_dispAttWRData~6_combout\,
	datac => \io2|ALT_INV_dispAttWRData~8_combout\,
	datad => \io2|ALT_INV_dispAttWRData~5_combout\,
	datae => \io2|ALT_INV_attBold~q\,
	dataf => \io2|ALT_INV_dispAttWRData~29_combout\,
	combout => \io2|dispAttWRData~30_combout\);

-- Location: M10K_X38_Y43_N0
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io2|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LABCELL_X39_Y40_N51
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell_combout\ = !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	combout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell_combout\);

-- Location: FF_X39_Y40_N20
\io2|dispAttWRData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~30_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(3));

-- Location: MLABCELL_X37_Y42_N33
\io2|dispAttWRData[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData[3]~_wirecell_combout\ = ( !\io2|dispAttWRData\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_dispAttWRData\(3),
	combout => \io2|dispAttWRData[3]~_wirecell_combout\);

-- Location: MLABCELL_X37_Y42_N18
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell_combout\ = ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	combout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell_combout\);

-- Location: FF_X37_Y40_N38
\io2|dispAttWRData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~13_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(2));

-- Location: MLABCELL_X37_Y40_N54
\io2|dispAttWRData~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~26_combout\ = ( \io2|dispAttWRData\(2) & ( \io2|Equal47~2_combout\ & ( (\io2|Add38~0_combout\ & \io2|dispAttWRData~21_combout\) ) ) ) # ( !\io2|dispAttWRData\(2) & ( \io2|Equal47~2_combout\ & ( (!\io2|dispAttWRData~21_combout\ & 
-- ((\io2|dispAttWRData~25_combout\))) # (\io2|dispAttWRData~21_combout\ & (\io2|Add38~0_combout\)) ) ) ) # ( \io2|dispAttWRData\(2) & ( !\io2|Equal47~2_combout\ & ( (!\io2|dispAttWRData~21_combout\ & (((\io2|dispAttWRData\(6) & 
-- !\io2|dispAttWRData~25_combout\)))) # (\io2|dispAttWRData~21_combout\ & (\io2|Add38~0_combout\)) ) ) ) # ( !\io2|dispAttWRData\(2) & ( !\io2|Equal47~2_combout\ & ( (!\io2|dispAttWRData~21_combout\ & (((\io2|dispAttWRData~25_combout\) # 
-- (\io2|dispAttWRData\(6))))) # (\io2|dispAttWRData~21_combout\ & (\io2|Add38~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110111011101000111010001000100010001110111010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add38~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData~21_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(6),
	datad => \io2|ALT_INV_dispAttWRData~25_combout\,
	datae => \io2|ALT_INV_dispAttWRData\(2),
	dataf => \io2|ALT_INV_Equal47~2_combout\,
	combout => \io2|dispAttWRData~26_combout\);

-- Location: MLABCELL_X37_Y40_N48
\io2|dispAttWRData~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~27_combout\ = ( \io2|param1\(1) & ( \io2|dispAttWRData~22_combout\ & ( !\io2|dispAttWRData~16_combout\ $ (!\io2|param1\(2)) ) ) ) # ( !\io2|param1\(1) & ( \io2|dispAttWRData~22_combout\ & ( !\io2|param1\(2) $ 
-- (((!\io2|dispAttWRData~17_combout\ & !\io2|dispAttWRData~16_combout\))) ) ) ) # ( \io2|param1\(1) & ( !\io2|dispAttWRData~22_combout\ & ( (!\io2|dispAttWRData~16_combout\ & ((!\io2|dispAttWRData~17_combout\ & (\io2|dispAttWRData~26_combout\)) # 
-- (\io2|dispAttWRData~17_combout\ & ((\io2|param1\(2)))))) # (\io2|dispAttWRData~16_combout\ & (((!\io2|param1\(2))))) ) ) ) # ( !\io2|param1\(1) & ( !\io2|dispAttWRData~22_combout\ & ( (!\io2|dispAttWRData~17_combout\ & ((!\io2|dispAttWRData~16_combout\ & 
-- (\io2|dispAttWRData~26_combout\)) # (\io2|dispAttWRData~16_combout\ & ((!\io2|param1\(2)))))) # (\io2|dispAttWRData~17_combout\ & (((!\io2|param1\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101000000010011110111000000111111110000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~26_combout\,
	datab => \io2|ALT_INV_dispAttWRData~17_combout\,
	datac => \io2|ALT_INV_dispAttWRData~16_combout\,
	datad => \io2|ALT_INV_param1\(2),
	datae => \io2|ALT_INV_param1\(1),
	dataf => \io2|ALT_INV_dispAttWRData~22_combout\,
	combout => \io2|dispAttWRData~27_combout\);

-- Location: FF_X37_Y40_N50
\io2|dispAttWRData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~27_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(6),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(6));

-- Location: FF_X39_Y40_N50
\io2|dispAttWRData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~18_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(4),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(4));

-- Location: MLABCELL_X37_Y40_N30
\io2|dispAttWRData~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~2_combout\ = ( \io2|display_store~4_combout\ & ( (!\io2|dispAttWRData~1_combout\ & (!\io2|attInverse~q\ & !\io2|display_store~3_combout\)) ) ) # ( !\io2|display_store~4_combout\ & ( (!\io2|attInverse~q\ & (!\io2|dispAttWRData~1_combout\ 
-- & ((!\io2|display_store~3_combout\)))) # (\io2|attInverse~q\ & (((!\io2|dispAttWRData~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100000110000101110000011000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~1_combout\,
	datab => \io2|ALT_INV_attInverse~q\,
	datac => \io2|ALT_INV_dispAttWRData~0_combout\,
	datad => \io2|ALT_INV_display_store~3_combout\,
	dataf => \io2|ALT_INV_display_store~4_combout\,
	combout => \io2|dispAttWRData~2_combout\);

-- Location: LABCELL_X39_Y40_N0
\io2|dispAttWRData~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~31_combout\ = ( !\io2|dispAttWRData~2_combout\ & ( (((\io2|param1\(0)))) ) ) # ( \io2|dispAttWRData~2_combout\ & ( (!\io2|attInverse~2_combout\ & ((!\io2|attInverse~0_combout\ & (((\io2|dispAttWRData\(4))))) # 
-- (\io2|attInverse~0_combout\ & (((!\io2|dispAttWRData\(0))) # (\io2|Equal47~2_combout\))))) # (\io2|attInverse~2_combout\ & ((((\io2|dispAttWRData\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000011110000111100001111000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal47~2_combout\,
	datab => \io2|ALT_INV_dispAttWRData\(0),
	datac => \io2|ALT_INV_dispAttWRData\(4),
	datad => \io2|ALT_INV_attInverse~2_combout\,
	datae => \io2|ALT_INV_dispAttWRData~2_combout\,
	dataf => \io2|ALT_INV_attInverse~0_combout\,
	datag => \io2|ALT_INV_param1\(0),
	combout => \io2|dispAttWRData~31_combout\);

-- Location: LABCELL_X39_Y40_N15
\io2|dispAttWRData~31_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~31_wirecell_combout\ = !\io2|dispAttWRData~31_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispAttWRData~31_combout\,
	combout => \io2|dispAttWRData~31_wirecell_combout\);

-- Location: MLABCELL_X37_Y42_N0
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell_combout\ = ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	combout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell_combout\);

-- Location: FF_X39_Y40_N17
\io2|dispAttWRData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~31_wirecell_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(0));

-- Location: LABCELL_X39_Y41_N42
\io2|dispAttWRData[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData[0]~_wirecell_combout\ = ( !\io2|dispAttWRData\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_dispAttWRData\(0),
	combout => \io2|dispAttWRData[0]~_wirecell_combout\);

-- Location: FF_X37_Y40_N44
\io2|dispAttWRData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~24_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(5),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(5));

-- Location: LABCELL_X39_Y40_N27
\io2|dispAttWRData~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~9_combout\ = ( \io2|dispAttWRData\(5) & ( (\io2|attInverse~0_combout\ & (!\io2|attInverse~2_combout\ & (\io2|dispAttWRData\(1) & !\io2|Equal47~2_combout\))) ) ) # ( !\io2|dispAttWRData\(5) & ( (!\io2|attInverse~0_combout\) # 
-- (((\io2|dispAttWRData\(1) & !\io2|Equal47~2_combout\)) # (\io2|attInverse~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111011101111111011101100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_attInverse~0_combout\,
	datab => \io2|ALT_INV_attInverse~2_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(1),
	datad => \io2|ALT_INV_Equal47~2_combout\,
	dataf => \io2|ALT_INV_dispAttWRData\(5),
	combout => \io2|dispAttWRData~9_combout\);

-- Location: LABCELL_X39_Y40_N30
\io2|dispAttWRData~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~10_combout\ = ( \io2|dispAttWRData~8_combout\ & ( \io2|dispAttWRData~6_combout\ & ( !\io2|param1\(1) ) ) ) # ( !\io2|dispAttWRData~8_combout\ & ( \io2|dispAttWRData~6_combout\ & ( !\io2|dispAttWRData~7_combout\ $ (\io2|param1\(1)) ) ) ) 
-- # ( \io2|dispAttWRData~8_combout\ & ( !\io2|dispAttWRData~6_combout\ & ( !\io2|param1\(1) ) ) ) # ( !\io2|dispAttWRData~8_combout\ & ( !\io2|dispAttWRData~6_combout\ & ( (!\io2|dispAttWRData~5_combout\ & ((!\io2|dispAttWRData~7_combout\ & 
-- (\io2|dispAttWRData~9_combout\)) # (\io2|dispAttWRData~7_combout\ & ((\io2|param1\(1)))))) # (\io2|dispAttWRData~5_combout\ & (((\io2|param1\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111111111111110000000011110000000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData~9_combout\,
	datab => \io2|ALT_INV_dispAttWRData~5_combout\,
	datac => \io2|ALT_INV_dispAttWRData~7_combout\,
	datad => \io2|ALT_INV_param1\(1),
	datae => \io2|ALT_INV_dispAttWRData~8_combout\,
	dataf => \io2|ALT_INV_dispAttWRData~6_combout\,
	combout => \io2|dispAttWRData~10_combout\);

-- Location: LABCELL_X39_Y40_N9
\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell_combout\ = !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	combout => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell_combout\);

-- Location: FF_X39_Y40_N32
\io2|dispAttWRData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispAttWRData~10_combout\,
	asdata => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \io2|dispState.idle~q\,
	ena => \io2|dispAttWRData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispAttWRData\(1));

-- Location: MLABCELL_X37_Y41_N15
\io2|dispAttWRData[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData[1]~_wirecell_combout\ = ( !\io2|dispAttWRData\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_dispAttWRData\(1),
	combout => \io2|dispAttWRData[1]~_wirecell_combout\);

-- Location: MLABCELL_X45_Y40_N6
\io2|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector6~0_combout\ = ( \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((!\io2|dispAttWRData~3_combout\) # (\io2|dispByteLatch\(1)))) ) ) # ( 
-- !\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1) & ( (\io2|dispAttWRData~3_combout\ & (!\io2|dispCharWRData[1]~0_combout\ & \io2|dispByteLatch\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datad => \io2|ALT_INV_dispByteLatch\(1),
	dataf => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	combout => \io2|Selector6~0_combout\);

-- Location: MLABCELL_X42_Y35_N33
\io2|dispCharWRData[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispCharWRData[7]~1_combout\ = ( \io2|dispByteWritten~q\ & ( \io2|dispByteSent~q\ & ( (\n_reset~input_o\ & (!\io2|WideOr3~0_combout\ & \io2|dispState.idle~q\)) ) ) ) # ( !\io2|dispByteWritten~q\ & ( \io2|dispByteSent~q\ & ( (\n_reset~input_o\ & 
-- ((!\io2|dispState.idle~q\ & ((!\io2|escState.processingAdditionalParams~q\))) # (\io2|dispState.idle~q\ & (!\io2|WideOr3~0_combout\)))) ) ) ) # ( \io2|dispByteWritten~q\ & ( !\io2|dispByteSent~q\ & ( (\n_reset~input_o\ & ((!\io2|dispState.idle~q\ & 
-- ((!\io2|escState.processingAdditionalParams~q\))) # (\io2|dispState.idle~q\ & (!\io2|WideOr3~0_combout\)))) ) ) ) # ( !\io2|dispByteWritten~q\ & ( !\io2|dispByteSent~q\ & ( (\n_reset~input_o\ & (!\io2|WideOr3~0_combout\ & \io2|dispState.idle~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100010100000100010001010000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_reset~input_o\,
	datab => \io2|ALT_INV_WideOr3~0_combout\,
	datac => \io2|ALT_INV_escState.processingAdditionalParams~q\,
	datad => \io2|ALT_INV_dispState.idle~q\,
	datae => \io2|ALT_INV_dispByteWritten~q\,
	dataf => \io2|ALT_INV_dispByteSent~q\,
	combout => \io2|dispCharWRData[7]~1_combout\);

-- Location: FF_X45_Y40_N8
\io2|dispCharWRData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector6~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(1));

-- Location: LABCELL_X44_Y37_N9
\io2|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector33~0_combout\ = ( \io2|dispCharWRData\(1) & ( \io2|Equal57~0_combout\ & ( (!\io2|dispCharWRData\(0) & !\io2|dispCharWRData\(2)) ) ) ) # ( !\io2|dispCharWRData\(1) & ( \io2|Equal57~0_combout\ & ( \io2|dispCharWRData\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData\(0),
	datac => \io2|ALT_INV_dispCharWRData\(2),
	datae => \io2|ALT_INV_dispCharWRData\(1),
	dataf => \io2|ALT_INV_Equal57~0_combout\,
	combout => \io2|Selector33~0_combout\);

-- Location: MLABCELL_X45_Y38_N6
\io2|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector14~0_combout\ = ( \io2|LessThan43~1_combout\ & ( (!\io2|Selector33~0_combout\ & (\io2|cursorHoriz[5]~5_combout\ & ((!\io2|dispState.clearS2~q\) # (!\io2|LessThan51~0_combout\)))) ) ) # ( !\io2|LessThan43~1_combout\ & ( 
-- (!\io2|Selector33~0_combout\ & \io2|cursorHoriz[5]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearS2~q\,
	datab => \io2|ALT_INV_LessThan51~0_combout\,
	datac => \io2|ALT_INV_Selector33~0_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|Selector14~0_combout\);

-- Location: LABCELL_X40_Y37_N0
\io2|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector29~0_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(2),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector29~0_combout\);

-- Location: FF_X40_Y37_N1
\io2|cursorHorizRestore[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector29~0_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(2));

-- Location: LABCELL_X39_Y39_N6
\io2|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector12~0_combout\ = ( \io2|Selector8~0_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & ((\io2|Add50~21_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~29_sumout\)) ) ) ) # ( 
-- !\io2|Selector8~0_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\ & ((\io2|Add50~21_sumout\))) # (\io2|cursorHoriz[5]~20_combout\ & (\io2|Add46~29_sumout\)) ) ) ) # ( \io2|Selector8~0_combout\ & ( 
-- !\io2|cursorHoriz[5]~21_combout\ & ( (!\io2|cursorHoriz[5]~20_combout\) # (\io2|Add48~21_sumout\) ) ) ) # ( !\io2|Selector8~0_combout\ & ( !\io2|cursorHoriz[5]~21_combout\ & ( (\io2|Add48~21_sumout\ & \io2|cursorHoriz[5]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add48~21_sumout\,
	datab => \io2|ALT_INV_Add46~29_sumout\,
	datac => \io2|ALT_INV_Add50~21_sumout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	datae => \io2|ALT_INV_Selector8~0_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	combout => \io2|Selector12~0_combout\);

-- Location: FF_X39_Y39_N5
\io2|savedCursorHoriz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(2),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(2));

-- Location: LABCELL_X39_Y39_N3
\io2|Selector12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector12~1_combout\ = ( \io2|cursorHoriz[2]~38_combout\ & ( (!\io2|display_store~18_combout\ & (\io2|LessThan28~1_combout\ & (\io2|Equal31~1_combout\))) # (\io2|display_store~18_combout\ & (((\io2|savedCursorHoriz\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100001101110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan28~1_combout\,
	datab => \io2|ALT_INV_display_store~18_combout\,
	datac => \io2|ALT_INV_Equal31~1_combout\,
	datad => \io2|ALT_INV_savedCursorHoriz\(2),
	dataf => \io2|ALT_INV_cursorHoriz[2]~38_combout\,
	combout => \io2|Selector12~1_combout\);

-- Location: LABCELL_X39_Y39_N42
\io2|Selector12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector12~2_combout\ = ( \io2|cursorHoriz[5]~13_combout\ & ( !\io2|cursorHoriz[5]~14_combout\ & ( \io2|Add45~21_sumout\ ) ) ) # ( !\io2|cursorHoriz[5]~13_combout\ & ( !\io2|cursorHoriz[5]~14_combout\ & ( ((\io2|Selector12~0_combout\ & 
-- \io2|Selector14~1_combout\)) # (\io2|Selector12~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add45~21_sumout\,
	datab => \io2|ALT_INV_Selector12~0_combout\,
	datac => \io2|ALT_INV_Selector12~1_combout\,
	datad => \io2|ALT_INV_Selector14~1_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	combout => \io2|Selector12~2_combout\);

-- Location: LABCELL_X39_Y39_N24
\io2|Selector12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector12~3_combout\ = ( !\io2|cursorHoriz[5]~13_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & ((!\io2|cursorHoriz[5]~14_combout\ & ((\io2|Selector12~2_combout\))) # (\io2|cursorHoriz[5]~14_combout\ & (\io2|Add47~21_sumout\))))) # 
-- (\io2|Selector14~0_combout\) ) ) # ( \io2|cursorHoriz[5]~13_combout\ & ( ((!\io2|cursorHoriz[5]~5_combout\ & (((\io2|cursorHorizRestore\(2) & \io2|cursorHoriz[5]~14_combout\)) # (\io2|Selector12~2_combout\)))) # (\io2|Selector14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101011101010101010101110111011101010111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector14~0_combout\,
	datab => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datac => \io2|ALT_INV_cursorHorizRestore\(2),
	datad => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	dataf => \io2|ALT_INV_Selector12~2_combout\,
	datag => \io2|ALT_INV_Add47~21_sumout\,
	combout => \io2|Selector12~3_combout\);

-- Location: FF_X39_Y39_N26
\io2|cursorHoriz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector12~3_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(2));

-- Location: LABCELL_X39_Y38_N6
\io2|LessThan43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan43~0_combout\ = ( \io2|cursorHoriz\(3) & ( \io2|cursorHoriz\(1) & ( (!\io2|cursorHoriz\(4) & (!\io2|cursorHoriz\(5) & ((!\io2|cursorHoriz\(2)) # (!\io2|cursorHoriz\(0))))) ) ) ) # ( !\io2|cursorHoriz\(3) & ( \io2|cursorHoriz\(1) & ( 
-- (!\io2|cursorHoriz\(4) & !\io2|cursorHoriz\(5)) ) ) ) # ( \io2|cursorHoriz\(3) & ( !\io2|cursorHoriz\(1) & ( (!\io2|cursorHoriz\(4) & !\io2|cursorHoriz\(5)) ) ) ) # ( !\io2|cursorHoriz\(3) & ( !\io2|cursorHoriz\(1) & ( (!\io2|cursorHoriz\(4) & 
-- !\io2|cursorHoriz\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(2),
	datab => \io2|ALT_INV_cursorHoriz\(4),
	datac => \io2|ALT_INV_cursorHoriz\(5),
	datad => \io2|ALT_INV_cursorHoriz\(0),
	datae => \io2|ALT_INV_cursorHoriz\(3),
	dataf => \io2|ALT_INV_cursorHoriz\(1),
	combout => \io2|LessThan43~0_combout\);

-- Location: LABCELL_X44_Y39_N9
\io2|cursorVertRestore[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVertRestore[1]~1_combout\ = ( !\io2|LessThan51~0_combout\ & ( (!\io2|LessThan43~0_combout\ & (\io2|cursorHoriz\(6) & \io2|dispState.dispNextLoc~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan43~0_combout\,
	datab => \io2|ALT_INV_cursorHoriz\(6),
	datad => \io2|ALT_INV_dispState.dispNextLoc~q\,
	dataf => \io2|ALT_INV_LessThan51~0_combout\,
	combout => \io2|cursorVertRestore[1]~1_combout\);

-- Location: MLABCELL_X45_Y40_N21
\io2|startAddr[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|startAddr[7]~0_combout\ = ( \io2|cursorHoriz[5]~4_combout\ & ( \io2|cursorVertRestore[1]~1_combout\ & ( \n_reset~input_o\ ) ) ) # ( !\io2|cursorHoriz[5]~4_combout\ & ( \io2|cursorVertRestore[1]~1_combout\ & ( \n_reset~input_o\ ) ) ) # ( 
-- \io2|cursorHoriz[5]~4_combout\ & ( !\io2|cursorVertRestore[1]~1_combout\ & ( (\n_reset~input_o\ & !\io2|LessThan51~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_reset~input_o\,
	datac => \io2|ALT_INV_LessThan51~0_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~4_combout\,
	dataf => \io2|ALT_INV_cursorVertRestore[1]~1_combout\,
	combout => \io2|startAddr[7]~0_combout\);

-- Location: FF_X43_Y41_N56
\io2|startAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~1_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(7));

-- Location: LABCELL_X43_Y41_N42
\io2|Add51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~5_sumout\ = SUM(( \io2|startAddr\(8) ) + ( GND ) + ( \io2|Add51~2\ ))
-- \io2|Add51~6\ = CARRY(( \io2|startAddr\(8) ) + ( GND ) + ( \io2|Add51~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(8),
	cin => \io2|Add51~2\,
	sumout => \io2|Add51~5_sumout\,
	cout => \io2|Add51~6\);

-- Location: FF_X43_Y41_N23
\io2|startAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~5_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(8));

-- Location: FF_X43_Y41_N29
\io2|startAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~9_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(9));

-- Location: LABCELL_X43_Y41_N54
\io2|LessThan52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan52~0_combout\ = ( \io2|startAddr\(8) & ( (\io2|startAddr\(9) & (\io2|startAddr\(10) & \io2|startAddr\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_startAddr\(9),
	datac => \io2|ALT_INV_startAddr\(10),
	datad => \io2|ALT_INV_startAddr\(7),
	dataf => \io2|ALT_INV_startAddr\(8),
	combout => \io2|LessThan52~0_combout\);

-- Location: FF_X43_Y41_N20
\io2|startAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~17_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(4));

-- Location: LABCELL_X43_Y41_N33
\io2|Add51~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add51~21_sumout\ = SUM(( \io2|startAddr\(5) ) + ( GND ) + ( \io2|Add51~18\ ))
-- \io2|Add51~22\ = CARRY(( \io2|startAddr\(5) ) + ( GND ) + ( \io2|Add51~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_startAddr\(5),
	cin => \io2|Add51~18\,
	sumout => \io2|Add51~21_sumout\,
	cout => \io2|Add51~22\);

-- Location: FF_X44_Y41_N26
\io2|startAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~21_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(5));

-- Location: FF_X43_Y41_N59
\io2|startAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|Add51~25_sumout\,
	sclr => \io2|LessThan52~0_combout\,
	sload => VCC,
	ena => \io2|startAddr[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|startAddr\(6));

-- Location: LABCELL_X44_Y41_N51
\io2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add1~29_sumout\ = SUM(( GND ) + ( \io2|Add1~27\ ) + ( \io2|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \io2|Add1~26\,
	sharein => \io2|Add1~27\,
	sumout => \io2|Add1~29_sumout\);

-- Location: LABCELL_X44_Y41_N24
\io2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add0~29_sumout\ = SUM(( GND ) + ( GND ) + ( \io2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Add0~34\,
	sumout => \io2|Add0~29_sumout\);

-- Location: LABCELL_X43_Y42_N57
\io2|Mod0|auto_generated|divider|divider|StageOut[139]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[139]~35_combout\ = ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[139]~35_combout\);

-- Location: LABCELL_X43_Y42_N3
\io2|Mod0|auto_generated|divider|divider|StageOut[139]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[139]~36_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ( \io2|Add0~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_Add0~33_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[139]~36_combout\);

-- Location: LABCELL_X43_Y42_N45
\io2|Mod0|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( (\io2|Mod0|auto_generated|divider|divider|StageOut[139]~36_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[139]~35_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~42\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~54\ = CARRY(( (\io2|Mod0|auto_generated|divider|divider|StageOut[139]~36_combout\) # (\io2|Mod0|auto_generated|divider|divider|StageOut[139]~35_combout\) ) + ( GND ) + ( 
-- \io2|Mod0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~36_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~42\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~54\);

-- Location: LABCELL_X43_Y42_N48
\io2|Mod0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Add0~29_sumout\))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~54\ ))
-- \io2|Mod0|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\)) # 
-- (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & ((\io2|Add0~29_sumout\))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\,
	datab => \io2|ALT_INV_Add0~29_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~54\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X43_Y42_N51
\io2|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Mod0|auto_generated|divider|divider|op_4~46\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X43_Y42_N0
\io2|Mod0|auto_generated|divider|divider|StageOut[140]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[140]~32_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41_sumout\ & ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[10]~41_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[140]~32_combout\);

-- Location: MLABCELL_X42_Y42_N3
\io2|Mod0|auto_generated|divider|divider|StageOut[140]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[140]~33_combout\ = (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & \io2|Add0~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|ALT_INV_Add0~29_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[140]~33_combout\);

-- Location: MLABCELL_X42_Y42_N57
\io2|Mod0|auto_generated|divider|divider|StageOut[139]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[139]~34_combout\ = ( \io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ & ( (!\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\) # 
-- (\io2|Add0~33_sumout\) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45_sumout\ & ( (\io2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1_sumout\ & \io2|Add0~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[11]~1_sumout\,
	datad => \io2|ALT_INV_Add0~33_sumout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_10_result_int[9]~45_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[139]~34_combout\);

-- Location: MLABCELL_X42_Y42_N42
\io2|Mod0|auto_generated|divider|divider|op_5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~58_cout\ = CARRY(( VCC ) + ( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\io2|Mod0|auto_generated|divider|divider|op_4~53_sumout\))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\io2|Mod0|auto_generated|divider|divider|StageOut[139]~34_combout\)) ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\,
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~46\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~58_cout\);

-- Location: MLABCELL_X42_Y42_N45
\io2|Mod0|auto_generated|divider|divider|op_5~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~50_cout\ = CARRY(( (!\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\io2|Mod0|auto_generated|divider|divider|op_4~45_sumout\)))) # (\io2|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\io2|Mod0|auto_generated|divider|divider|StageOut[140]~33_combout\)) # (\io2|Mod0|auto_generated|divider|divider|StageOut[140]~32_combout\))) ) + ( VCC ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~32_combout\,
	datac => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datad => \io2|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~33_combout\,
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~58_cout\,
	cout => \io2|Mod0|auto_generated|divider|divider|op_5~50_cout\);

-- Location: MLABCELL_X42_Y42_N48
\io2|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \io2|Mod0|auto_generated|divider|divider|op_5~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io2|Mod0|auto_generated|divider|divider|op_5~50_cout\,
	sumout => \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X39_Y42_N30
\io2|Mod0|auto_generated|divider|divider|StageOut[156]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\ = ( \io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \io2|charHoriz\(0) ) ) # ( !\io2|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \io2|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \io2|ALT_INV_charHoriz\(0),
	dataf => \io2|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \io2|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\);

-- Location: M10K_X38_Y41_N0
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io2|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X45_Y40_N9
\io2|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector1~0_combout\ = ( \io2|dispByteLatch\(6) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6)) # (\io2|dispAttWRData~3_combout\))) ) ) # ( !\io2|dispByteLatch\(6) & ( 
-- (!\io2|dispCharWRData[1]~0_combout\ & (!\io2|dispAttWRData~3_combout\ & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(6),
	dataf => \io2|ALT_INV_dispByteLatch\(6),
	combout => \io2|Selector1~0_combout\);

-- Location: FF_X45_Y40_N11
\io2|dispCharWRData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector1~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(6));

-- Location: MLABCELL_X45_Y40_N0
\io2|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector2~0_combout\ = ( \io2|dispByteLatch\(5) & ( ((\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5)) # (\io2|dispCharWRData[1]~0_combout\)) # (\io2|dispAttWRData~3_combout\) ) ) # ( !\io2|dispByteLatch\(5) & ( 
-- ((!\io2|dispAttWRData~3_combout\ & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5))) # (\io2|dispCharWRData[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datad => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	dataf => \io2|ALT_INV_dispByteLatch\(5),
	combout => \io2|Selector2~0_combout\);

-- Location: FF_X45_Y40_N2
\io2|dispCharWRData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector2~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(5));

-- Location: MLABCELL_X45_Y40_N45
\io2|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector3~0_combout\ = ( \io2|dispByteLatch\(4) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4)) # (\io2|dispAttWRData~3_combout\))) ) ) # ( !\io2|dispByteLatch\(4) & ( 
-- (!\io2|dispCharWRData[1]~0_combout\ & (!\io2|dispAttWRData~3_combout\ & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datad => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	dataf => \io2|ALT_INV_dispByteLatch\(4),
	combout => \io2|Selector3~0_combout\);

-- Location: FF_X45_Y40_N47
\io2|dispCharWRData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector3~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(4));

-- Location: MLABCELL_X45_Y40_N42
\io2|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector4~0_combout\ = ( \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((!\io2|dispAttWRData~3_combout\) # (\io2|dispByteLatch\(3)))) ) ) # ( 
-- !\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3) & ( (\io2|dispAttWRData~3_combout\ & (!\io2|dispCharWRData[1]~0_combout\ & \io2|dispByteLatch\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datad => \io2|ALT_INV_dispByteLatch\(3),
	dataf => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	combout => \io2|Selector4~0_combout\);

-- Location: FF_X45_Y40_N44
\io2|dispCharWRData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector4~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(3));

-- Location: MLABCELL_X45_Y40_N36
\io2|display_store~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~27_combout\ = ( \io2|dispCharWRData\(4) & ( \io2|dispCharWRData\(1) & ( (\io2|dispCharWRData\(2) & (\io2|dispCharWRData\(6) & (\io2|dispCharWRData\(5) & \io2|dispCharWRData\(0)))) ) ) ) # ( !\io2|dispCharWRData\(4) & ( 
-- !\io2|dispCharWRData\(1) & ( (!\io2|dispCharWRData\(2) & (!\io2|dispCharWRData\(6) & (!\io2|dispCharWRData\(5) & !\io2|dispCharWRData\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData\(2),
	datab => \io2|ALT_INV_dispCharWRData\(6),
	datac => \io2|ALT_INV_dispCharWRData\(5),
	datad => \io2|ALT_INV_dispCharWRData\(0),
	datae => \io2|ALT_INV_dispCharWRData\(4),
	dataf => \io2|ALT_INV_dispCharWRData\(1),
	combout => \io2|display_store~27_combout\);

-- Location: MLABCELL_X45_Y40_N57
\io2|display_store~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|display_store~28_combout\ = (!\io2|dispCharWRData\(7) & (\io2|dispCharWRData\(3) & \io2|display_store~27_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData\(7),
	datab => \io2|ALT_INV_dispCharWRData\(3),
	datad => \io2|ALT_INV_display_store~27_combout\,
	combout => \io2|display_store~28_combout\);

-- Location: LABCELL_X44_Y39_N48
\io2|Selector33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector33~2_combout\ = (!\io2|display_store~28_combout\ & \io2|Selector33~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_display_store~28_combout\,
	datad => \io2|ALT_INV_Selector33~1_combout\,
	combout => \io2|Selector33~2_combout\);

-- Location: MLABCELL_X45_Y39_N36
\io2|Selector65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector65~0_combout\ = ( \io2|dispState.idle~q\ & ( (!\io2|dispState.insertLine~q\ & (!\io2|dispState.deleteLine~q\ & !\io2|dispState.dispWrite~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.insertLine~q\,
	datab => \io2|ALT_INV_dispState.deleteLine~q\,
	datad => \io2|ALT_INV_dispState.dispWrite~q\,
	dataf => \io2|ALT_INV_dispState.idle~q\,
	combout => \io2|Selector65~0_combout\);

-- Location: LABCELL_X44_Y39_N12
\io2|Selector65~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector65~1_combout\ = ( \io2|Selector65~0_combout\ & ( (!\io2|WideOr3~0_combout\) # (\io2|Selector33~2_combout\) ) ) # ( !\io2|Selector65~0_combout\ & ( ((!\io2|WideOr3~0_combout\) # (\io2|dispWR~q\)) # (\io2|Selector33~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector33~2_combout\,
	datac => \io2|ALT_INV_WideOr3~0_combout\,
	datad => \io2|ALT_INV_dispWR~q\,
	dataf => \io2|ALT_INV_Selector65~0_combout\,
	combout => \io2|Selector65~1_combout\);

-- Location: FF_X44_Y39_N14
\io2|dispWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector65~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispWR~q\);

-- Location: M10K_X38_Y40_N0
\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io2|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\,
	portbdataout => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X45_Y40_N3
\io2|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector0~0_combout\ = ( \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((!\io2|dispAttWRData~3_combout\) # (\io2|dispByteLatch\(7)))) ) ) # ( 
-- !\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7) & ( (!\io2|dispCharWRData[1]~0_combout\ & (\io2|dispAttWRData~3_combout\ & \io2|dispByteLatch\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|ALT_INV_dispByteLatch\(7),
	dataf => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(7),
	combout => \io2|Selector0~0_combout\);

-- Location: FF_X45_Y40_N5
\io2|dispCharWRData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector0~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(7));

-- Location: MLABCELL_X45_Y40_N54
\io2|Equal57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal57~0_combout\ = ( !\io2|dispCharWRData\(6) & ( (!\io2|dispCharWRData\(7) & (\io2|dispCharWRData\(3) & (!\io2|dispCharWRData\(5) & !\io2|dispCharWRData\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData\(7),
	datab => \io2|ALT_INV_dispCharWRData\(3),
	datac => \io2|ALT_INV_dispCharWRData\(5),
	datad => \io2|ALT_INV_dispCharWRData\(4),
	dataf => \io2|ALT_INV_dispCharWRData\(6),
	combout => \io2|Equal57~0_combout\);

-- Location: MLABCELL_X45_Y40_N27
\io2|cursorHoriz[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~4_combout\ = ( !\io2|dispCharWRData\(0) & ( (\io2|Equal57~0_combout\ & (\io2|dispCharWRData\(1) & (!\io2|dispCharWRData\(2) & \io2|dispState.dispWrite~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal57~0_combout\,
	datab => \io2|ALT_INV_dispCharWRData\(1),
	datac => \io2|ALT_INV_dispCharWRData\(2),
	datad => \io2|ALT_INV_dispState.dispWrite~q\,
	dataf => \io2|ALT_INV_dispCharWRData\(0),
	combout => \io2|cursorHoriz[5]~4_combout\);

-- Location: MLABCELL_X45_Y40_N30
\io2|Selector34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector34~2_combout\ = ( !\io2|cursorVertRestore[1]~1_combout\ & ( (!\io2|cursorHoriz[5]~4_combout\) # (\io2|LessThan51~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz[5]~4_combout\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_cursorVertRestore[1]~1_combout\,
	combout => \io2|Selector34~2_combout\);

-- Location: LABCELL_X40_Y40_N33
\io2|Equal64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal64~0_combout\ = ( \io2|cursorVert\(3) ) # ( !\io2|cursorVert\(3) & ( (!\io2|cursorVert\(2)) # ((!\io2|cursorVert\(1)) # ((!\io2|cursorVert\(0)) # (!\io2|cursorVert\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(2),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|Equal64~0_combout\);

-- Location: MLABCELL_X45_Y39_N6
\io2|Selector34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector34~1_combout\ = ( \io2|cursorVertRestore~0_combout\ & ( (\io2|Selector34~0_combout\ & (((!\io2|LessThan51~0_combout\ & \io2|escState~8_combout\)) # (\io2|display_store~40_combout\))) ) ) # ( !\io2|cursorVertRestore~0_combout\ & ( 
-- (\io2|Selector34~0_combout\ & \io2|display_store~40_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011001000110000001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan51~0_combout\,
	datab => \io2|ALT_INV_Selector34~0_combout\,
	datac => \io2|ALT_INV_display_store~40_combout\,
	datad => \io2|ALT_INV_escState~8_combout\,
	dataf => \io2|ALT_INV_cursorVertRestore~0_combout\,
	combout => \io2|Selector34~1_combout\);

-- Location: MLABCELL_X45_Y39_N24
\io2|Selector34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector34~3_combout\ = ( !\io2|LessThan43~1_combout\ & ( ((!\io2|Selector34~2_combout\) # (((\io2|Selector34~1_combout\)) # (\io2|dispState.clearL2~q\))) ) ) # ( \io2|LessThan43~1_combout\ & ( (!\io2|Selector34~2_combout\) # 
-- ((((\io2|dispState.del3~q\ & !\io2|Equal64~0_combout\)) # (\io2|Selector34~1_combout\)) # (\io2|cursorVert[3]~31_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100111111001111110111111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.del3~q\,
	datab => \io2|ALT_INV_Selector34~2_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~31_combout\,
	datad => \io2|ALT_INV_Equal64~0_combout\,
	datae => \io2|ALT_INV_LessThan43~1_combout\,
	dataf => \io2|ALT_INV_Selector34~1_combout\,
	datag => \io2|ALT_INV_dispState.clearL2~q\,
	combout => \io2|Selector34~3_combout\);

-- Location: FF_X45_Y39_N26
\io2|dispState.clearLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector34~3_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.clearLine~q\);

-- Location: MLABCELL_X45_Y39_N3
\io2|dispCharWRData[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispCharWRData[1]~0_combout\ = ( \io2|dispState.clearChar~q\ & ( \io2|dispAttWRData~3_combout\ ) ) # ( !\io2|dispState.clearChar~q\ & ( (\io2|dispAttWRData~3_combout\ & ((\io2|dispState.clearScreen~q\) # (\io2|dispState.clearLine~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearLine~q\,
	datab => \io2|ALT_INV_dispState.clearScreen~q\,
	datac => \io2|ALT_INV_dispAttWRData~3_combout\,
	dataf => \io2|ALT_INV_dispState.clearChar~q\,
	combout => \io2|dispCharWRData[1]~0_combout\);

-- Location: MLABCELL_X45_Y40_N15
\io2|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector5~0_combout\ = ( \io2|dispByteLatch\(2) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2)) # (\io2|dispAttWRData~3_combout\))) ) ) # ( !\io2|dispByteLatch\(2) & ( 
-- (!\io2|dispCharWRData[1]~0_combout\ & (!\io2|dispAttWRData~3_combout\ & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datad => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	dataf => \io2|ALT_INV_dispByteLatch\(2),
	combout => \io2|Selector5~0_combout\);

-- Location: FF_X45_Y40_N17
\io2|dispCharWRData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector5~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(2));

-- Location: LABCELL_X44_Y39_N51
\io2|Equal59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal59~0_combout\ = ( !\io2|dispCharWRData\(1) & ( (\io2|dispCharWRData\(2) & (\io2|Equal57~0_combout\ & !\io2|dispCharWRData\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispCharWRData\(2),
	datab => \io2|ALT_INV_Equal57~0_combout\,
	datac => \io2|ALT_INV_dispCharWRData\(0),
	dataf => \io2|ALT_INV_dispCharWRData\(1),
	combout => \io2|Equal59~0_combout\);

-- Location: MLABCELL_X45_Y39_N12
\io2|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector36~0_combout\ = ( \io2|dispState.dispWrite~q\ & ( (!\io2|Equal59~0_combout\ & ((!\io2|dispState.clearS2~q\) # ((\io2|LessThan43~1_combout\ & !\io2|LessThan51~0_combout\)))) ) ) # ( !\io2|dispState.dispWrite~q\ & ( (!\io2|dispState.clearS2~q\) 
-- # ((\io2|LessThan43~1_combout\ & !\io2|LessThan51~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101000100111100000100000011111111010001001111000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan43~1_combout\,
	datab => \io2|ALT_INV_LessThan51~0_combout\,
	datac => \io2|ALT_INV_Equal59~0_combout\,
	datad => \io2|ALT_INV_dispState.clearS2~q\,
	datae => \io2|ALT_INV_dispState.dispWrite~q\,
	combout => \io2|Selector36~0_combout\);

-- Location: LABCELL_X44_Y39_N27
\io2|Selector36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector36~1_combout\ = ( \io2|Selector34~0_combout\ & ( (!\io2|Selector36~0_combout\) # ((\io2|dispState~32_combout\ & (\io2|cursorVertRestore~0_combout\ & !\io2|display_store~40_combout\))) ) ) # ( !\io2|Selector34~0_combout\ & ( 
-- !\io2|Selector36~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001101110011001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState~32_combout\,
	datab => \io2|ALT_INV_Selector36~0_combout\,
	datac => \io2|ALT_INV_cursorVertRestore~0_combout\,
	datad => \io2|ALT_INV_display_store~40_combout\,
	dataf => \io2|ALT_INV_Selector34~0_combout\,
	combout => \io2|Selector36~1_combout\);

-- Location: FF_X44_Y39_N29
\io2|dispState.clearScreen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector36~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.clearScreen~q\);

-- Location: FF_X45_Y39_N17
\io2|dispState.clearS2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.clearScreen~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.clearS2~q\);

-- Location: MLABCELL_X45_Y38_N12
\io2|cursorHoriz[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorHoriz[5]~5_combout\ = ( \io2|cursorVert~18_combout\ & ( \io2|LessThan43~1_combout\ & ( ((\io2|dispState.clearS2~q\ & \io2|LessThan51~0_combout\)) # (\io2|dispState.dispWrite~q\) ) ) ) # ( !\io2|cursorVert~18_combout\ & ( 
-- \io2|LessThan43~1_combout\ & ( (!\io2|dispState.clearS2~q\ & (((\io2|Selector33~0_combout\ & \io2|dispState.dispWrite~q\)))) # (\io2|dispState.clearS2~q\ & (((\io2|Selector33~0_combout\ & \io2|dispState.dispWrite~q\)) # (\io2|LessThan51~0_combout\))) ) ) 
-- ) # ( \io2|cursorVert~18_combout\ & ( !\io2|LessThan43~1_combout\ & ( \io2|dispState.dispWrite~q\ ) ) ) # ( !\io2|cursorVert~18_combout\ & ( !\io2|LessThan43~1_combout\ & ( (\io2|Selector33~0_combout\ & \io2|dispState.dispWrite~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearS2~q\,
	datab => \io2|ALT_INV_LessThan51~0_combout\,
	datac => \io2|ALT_INV_Selector33~0_combout\,
	datad => \io2|ALT_INV_dispState.dispWrite~q\,
	datae => \io2|ALT_INV_cursorVert~18_combout\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|cursorHoriz[5]~5_combout\);

-- Location: LABCELL_X41_Y38_N18
\io2|Add47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add47~1_sumout\ = SUM(( \io2|cursorHoriz\(6) ) + ( VCC ) + ( \io2|Add47~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(6),
	cin => \io2|Add47~10\,
	sumout => \io2|Add47~1_sumout\);

-- Location: LABCELL_X40_Y37_N3
\io2|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector25~1_combout\ = ( \io2|Selector25~0_combout\ & ( \io2|cursorHoriz\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(6),
	dataf => \io2|ALT_INV_Selector25~0_combout\,
	combout => \io2|Selector25~1_combout\);

-- Location: FF_X40_Y37_N4
\io2|cursorHorizRestore[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector25~1_combout\,
	ena => \io2|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHorizRestore\(6));

-- Location: LABCELL_X43_Y38_N18
\io2|Add45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add45~1_sumout\ = SUM(( \io2|cursorHoriz\(6) ) + ( GND ) + ( \io2|Add45~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(6),
	cin => \io2|Add45~10\,
	sumout => \io2|Add45~1_sumout\);

-- Location: MLABCELL_X42_Y38_N6
\io2|Add26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add26~0_combout\ = ( \io2|cursorHoriz\(3) & ( !\io2|cursorHoriz\(6) $ (((!\io2|cursorHoriz\(5)) # (!\io2|cursorHoriz\(4)))) ) ) # ( !\io2|cursorHoriz\(3) & ( \io2|cursorHoriz\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(5),
	datac => \io2|ALT_INV_cursorHoriz\(6),
	datad => \io2|ALT_INV_cursorHoriz\(4),
	dataf => \io2|ALT_INV_cursorHoriz\(3),
	combout => \io2|Add26~0_combout\);

-- Location: FF_X42_Y38_N20
\io2|savedCursorHoriz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorHoriz\(6),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorHoriz\(6));

-- Location: MLABCELL_X37_Y36_N18
\io2|Add50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add50~1_sumout\ = SUM(( \io2|param2\(6) ) + ( VCC ) + ( \io2|Add50~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_param2\(6),
	cin => \io2|Add50~10\,
	sumout => \io2|Add50~1_sumout\);

-- Location: LABCELL_X39_Y38_N48
\io2|Add48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add48~1_sumout\ = SUM(( !\io2|cursorHoriz\(6) $ (\io2|param1\(6)) ) + ( \io2|Add48~11\ ) + ( \io2|Add48~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(6),
	datac => \io2|ALT_INV_param1\(6),
	cin => \io2|Add48~10\,
	sharein => \io2|Add48~11\,
	sumout => \io2|Add48~1_sumout\);

-- Location: LABCELL_X41_Y38_N36
\io2|Selector8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~2_combout\ = ( \io2|cursorHoriz[5]~20_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( \io2|Add46~1_sumout\ ) ) ) # ( !\io2|cursorHoriz[5]~20_combout\ & ( \io2|cursorHoriz[5]~21_combout\ & ( \io2|Add50~1_sumout\ ) ) ) # ( 
-- \io2|cursorHoriz[5]~20_combout\ & ( !\io2|cursorHoriz[5]~21_combout\ & ( \io2|Add48~1_sumout\ ) ) ) # ( !\io2|cursorHoriz[5]~20_combout\ & ( !\io2|cursorHoriz[5]~21_combout\ & ( \io2|Selector8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add50~1_sumout\,
	datab => \io2|ALT_INV_Add48~1_sumout\,
	datac => \io2|ALT_INV_Add46~1_sumout\,
	datad => \io2|ALT_INV_Selector8~0_combout\,
	datae => \io2|ALT_INV_cursorHoriz[5]~20_combout\,
	dataf => \io2|ALT_INV_cursorHoriz[5]~21_combout\,
	combout => \io2|Selector8~2_combout\);

-- Location: MLABCELL_X42_Y38_N18
\io2|Selector8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~4_combout\ = ( \io2|savedCursorHoriz\(6) & ( \io2|Selector8~2_combout\ & ( (!\io2|cursorHoriz[5]~26_combout\ & (((\io2|cursorHoriz[5]~22_combout\)) # (\io2|Selector8~3_combout\))) # (\io2|cursorHoriz[5]~26_combout\ & 
-- (((!\io2|cursorHoriz[5]~22_combout\) # (\io2|Add26~0_combout\)))) ) ) ) # ( !\io2|savedCursorHoriz\(6) & ( \io2|Selector8~2_combout\ & ( (!\io2|cursorHoriz[5]~26_combout\ & (\io2|Selector8~3_combout\ & ((!\io2|cursorHoriz[5]~22_combout\)))) # 
-- (\io2|cursorHoriz[5]~26_combout\ & (((!\io2|cursorHoriz[5]~22_combout\) # (\io2|Add26~0_combout\)))) ) ) ) # ( \io2|savedCursorHoriz\(6) & ( !\io2|Selector8~2_combout\ & ( (!\io2|cursorHoriz[5]~26_combout\ & (((\io2|cursorHoriz[5]~22_combout\)) # 
-- (\io2|Selector8~3_combout\))) # (\io2|cursorHoriz[5]~26_combout\ & (((\io2|Add26~0_combout\ & \io2|cursorHoriz[5]~22_combout\)))) ) ) ) # ( !\io2|savedCursorHoriz\(6) & ( !\io2|Selector8~2_combout\ & ( (!\io2|cursorHoriz[5]~26_combout\ & 
-- (\io2|Selector8~3_combout\ & ((!\io2|cursorHoriz[5]~22_combout\)))) # (\io2|cursorHoriz[5]~26_combout\ & (((\io2|Add26~0_combout\ & \io2|cursorHoriz[5]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector8~3_combout\,
	datab => \io2|ALT_INV_Add26~0_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~26_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~22_combout\,
	datae => \io2|ALT_INV_savedCursorHoriz\(6),
	dataf => \io2|ALT_INV_Selector8~2_combout\,
	combout => \io2|Selector8~4_combout\);

-- Location: MLABCELL_X42_Y38_N24
\io2|Selector8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~5_combout\ = ( \io2|Selector8~4_combout\ & ( (!\io2|cursorHoriz[5]~13_combout\ & (((!\io2|cursorHoriz[5]~14_combout\)))) # (\io2|cursorHoriz[5]~13_combout\ & ((!\io2|cursorHoriz[5]~14_combout\ & ((\io2|Add45~1_sumout\))) # 
-- (\io2|cursorHoriz[5]~14_combout\ & (\io2|cursorHorizRestore\(6))))) ) ) # ( !\io2|Selector8~4_combout\ & ( (\io2|cursorHoriz[5]~13_combout\ & ((!\io2|cursorHoriz[5]~14_combout\ & ((\io2|Add45~1_sumout\))) # (\io2|cursorHoriz[5]~14_combout\ & 
-- (\io2|cursorHorizRestore\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010111110011000001011111001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHorizRestore\(6),
	datab => \io2|ALT_INV_Add45~1_sumout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~13_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~14_combout\,
	dataf => \io2|ALT_INV_Selector8~4_combout\,
	combout => \io2|Selector8~5_combout\);

-- Location: LABCELL_X41_Y38_N30
\io2|Selector8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector8~6_combout\ = ( \io2|Selector14~0_combout\ & ( \io2|Selector8~5_combout\ ) ) # ( !\io2|Selector14~0_combout\ & ( \io2|Selector8~5_combout\ & ( !\io2|cursorHoriz[5]~5_combout\ ) ) ) # ( \io2|Selector14~0_combout\ & ( 
-- !\io2|Selector8~5_combout\ ) ) # ( !\io2|Selector14~0_combout\ & ( !\io2|Selector8~5_combout\ & ( (!\io2|cursorHoriz[5]~5_combout\ & (\io2|Add47~1_sumout\ & \io2|cursorHoriz[5]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz[5]~5_combout\,
	datac => \io2|ALT_INV_Add47~1_sumout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~15_combout\,
	datae => \io2|ALT_INV_Selector14~0_combout\,
	dataf => \io2|ALT_INV_Selector8~5_combout\,
	combout => \io2|Selector8~6_combout\);

-- Location: FF_X41_Y38_N32
\io2|cursorHoriz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector8~6_combout\,
	ena => \io2|cursorHoriz[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorHoriz\(6));

-- Location: LABCELL_X44_Y39_N6
\io2|LessThan43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan43~1_combout\ = ( !\io2|LessThan43~0_combout\ & ( \io2|cursorHoriz\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorHoriz\(6),
	dataf => \io2|ALT_INV_LessThan43~0_combout\,
	combout => \io2|LessThan43~1_combout\);

-- Location: LABCELL_X44_Y38_N0
\io2|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector43~0_combout\ = ( \io2|display_store~15_combout\ & ( \io2|dispState~33_combout\ & ( ((\io2|dispState.del3~q\ & ((!\io2|LessThan43~1_combout\) # (\io2|Equal64~0_combout\)))) # (\io2|LessThan51~0_combout\) ) ) ) # ( 
-- !\io2|display_store~15_combout\ & ( \io2|dispState~33_combout\ & ( (\io2|dispState.del3~q\ & ((!\io2|LessThan43~1_combout\) # (\io2|Equal64~0_combout\))) ) ) ) # ( \io2|display_store~15_combout\ & ( !\io2|dispState~33_combout\ & ( (\io2|dispState.del3~q\ 
-- & ((!\io2|LessThan43~1_combout\) # (\io2|Equal64~0_combout\))) ) ) ) # ( !\io2|display_store~15_combout\ & ( !\io2|dispState~33_combout\ & ( (\io2|dispState.del3~q\ & ((!\io2|LessThan43~1_combout\) # (\io2|Equal64~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100000000101011110011001110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan43~1_combout\,
	datab => \io2|ALT_INV_LessThan51~0_combout\,
	datac => \io2|ALT_INV_Equal64~0_combout\,
	datad => \io2|ALT_INV_dispState.del3~q\,
	datae => \io2|ALT_INV_display_store~15_combout\,
	dataf => \io2|ALT_INV_dispState~33_combout\,
	combout => \io2|Selector43~0_combout\);

-- Location: FF_X44_Y38_N2
\io2|dispState.deleteLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector43~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.deleteLine~q\);

-- Location: FF_X45_Y39_N53
\io2|dispState.del2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.deleteLine~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.del2~q\);

-- Location: FF_X45_Y39_N20
\io2|dispState.del3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.del2~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.del3~q\);

-- Location: LABCELL_X44_Y40_N48
\io2|Selector19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~4_combout\ = ( \io2|Equal57~1_combout\ & ( \io2|Selector19~3_combout\ & ( (\io2|LessThan43~1_combout\) # (\io2|dispState.dispWrite~q\) ) ) ) # ( !\io2|Equal57~1_combout\ & ( \io2|Selector19~3_combout\ & ( \io2|LessThan43~1_combout\ ) ) ) # 
-- ( \io2|Equal57~1_combout\ & ( !\io2|Selector19~3_combout\ & ( ((\io2|dispState.del3~q\ & (\io2|LessThan43~1_combout\ & \io2|Equal64~0_combout\))) # (\io2|dispState.dispWrite~q\) ) ) ) # ( !\io2|Equal57~1_combout\ & ( !\io2|Selector19~3_combout\ & ( 
-- (\io2|dispState.del3~q\ & (\io2|LessThan43~1_combout\ & \io2|Equal64~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101001100110011011100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.del3~q\,
	datab => \io2|ALT_INV_dispState.dispWrite~q\,
	datac => \io2|ALT_INV_LessThan43~1_combout\,
	datad => \io2|ALT_INV_Equal64~0_combout\,
	datae => \io2|ALT_INV_Equal57~1_combout\,
	dataf => \io2|ALT_INV_Selector19~3_combout\,
	combout => \io2|Selector19~4_combout\);

-- Location: LABCELL_X44_Y40_N9
\io2|Selector19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~7_combout\ = ( \io2|cursorVert\(0) & ( (\io2|dispState.dispNextLoc~q\ & !\io2|LessThan51~0_combout\) ) ) # ( !\io2|cursorVert\(0) & ( (\io2|dispState.dispNextLoc~q\ & \io2|LessThan51~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.dispNextLoc~q\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_cursorVert\(0),
	combout => \io2|Selector19~7_combout\);

-- Location: LABCELL_X44_Y40_N12
\io2|Selector19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~5_combout\ = ( \io2|dispState.del3~q\ & ( (!\io2|LessThan43~1_combout\) # ((\io2|dispState.clearS2~q\ & \io2|LessThan51~0_combout\)) ) ) # ( !\io2|dispState.del3~q\ & ( (!\io2|LessThan43~1_combout\ & (((\io2|dispState.ins3~q\)))) # 
-- (\io2|LessThan43~1_combout\ & (\io2|dispState.clearS2~q\ & ((\io2|LessThan51~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110111001100110111011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearS2~q\,
	datab => \io2|ALT_INV_LessThan43~1_combout\,
	datac => \io2|ALT_INV_dispState.ins3~q\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_dispState.del3~q\,
	combout => \io2|Selector19~5_combout\);

-- Location: LABCELL_X44_Y40_N33
\io2|Selector19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~6_combout\ = ( \io2|Selector19~5_combout\ & ( !\io2|cursorVert\(0) ) ) # ( !\io2|Selector19~5_combout\ & ( (!\io2|cursorVert\(0) & ((\io2|dispState.deleteLine~q\) # (\io2|dispState.insertLine~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datac => \io2|ALT_INV_dispState.insertLine~q\,
	datad => \io2|ALT_INV_dispState.deleteLine~q\,
	dataf => \io2|ALT_INV_Selector19~5_combout\,
	combout => \io2|Selector19~6_combout\);

-- Location: LABCELL_X44_Y40_N39
\io2|Selector19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~9_combout\ = ( !\io2|Selector19~6_combout\ & ( (!\io2|LessThan43~1_combout\) # ((!\io2|Selector19~7_combout\ & ((!\io2|cursorVertRestore\(0)) # (\io2|Selector19~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011011100111111001101110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector19~8_combout\,
	datab => \io2|ALT_INV_LessThan43~1_combout\,
	datac => \io2|ALT_INV_Selector19~7_combout\,
	datad => \io2|ALT_INV_cursorVertRestore\(0),
	dataf => \io2|ALT_INV_Selector19~6_combout\,
	combout => \io2|Selector19~9_combout\);

-- Location: LABCELL_X44_Y40_N0
\io2|Selector19~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~12_combout\ = ( !\io2|Equal58~0_combout\ & ( (!\io2|Equal57~1_combout\ & (((\io2|dispState.dispWrite~q\ & (!\io2|LessThan51~0_combout\ $ (!\io2|cursorVert\(0))))))) ) ) # ( \io2|Equal58~0_combout\ & ( (!\io2|Equal57~1_combout\ & 
-- (!\io2|Equal59~0_combout\ & (\io2|dispState.dispWrite~q\ & (!\io2|cursorVert~19_combout\ $ (!\io2|cursorVert\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000010000000000000101000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal57~1_combout\,
	datab => \io2|ALT_INV_cursorVert~19_combout\,
	datac => \io2|ALT_INV_Equal59~0_combout\,
	datad => \io2|ALT_INV_dispState.dispWrite~q\,
	datae => \io2|ALT_INV_Equal58~0_combout\,
	dataf => \io2|ALT_INV_cursorVert\(0),
	datag => \io2|ALT_INV_LessThan51~0_combout\,
	combout => \io2|Selector19~12_combout\);

-- Location: MLABCELL_X42_Y40_N39
\io2|Selector19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~10_combout\ = ( \io2|Selector19~2_combout\ & ( (\io2|Selector19~9_combout\ & (!\io2|Selector19~12_combout\ & ((!\io2|cursorVert\(0)) # (!\io2|Selector19~4_combout\)))) ) ) # ( !\io2|Selector19~2_combout\ & ( (!\io2|cursorVert\(0) & 
-- (\io2|Selector19~9_combout\ & !\io2|Selector19~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001110000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_Selector19~4_combout\,
	datac => \io2|ALT_INV_Selector19~9_combout\,
	datad => \io2|ALT_INV_Selector19~12_combout\,
	dataf => \io2|ALT_INV_Selector19~2_combout\,
	combout => \io2|Selector19~10_combout\);

-- Location: LABCELL_X40_Y40_N57
\io2|cursorVert~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~43_combout\ = ( \io2|cursorVert\(0) & ( (\io2|cursorVert~6_combout\ & (!\io2|display_store~10_combout\ & \io2|Add42~5_sumout\)) ) ) # ( !\io2|cursorVert\(0) & ( ((\io2|cursorVert~6_combout\ & \io2|Add42~5_sumout\)) # 
-- (\io2|display_store~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~6_combout\,
	datac => \io2|ALT_INV_display_store~10_combout\,
	datad => \io2|ALT_INV_Add42~5_sumout\,
	dataf => \io2|ALT_INV_cursorVert\(0),
	combout => \io2|cursorVert~43_combout\);

-- Location: LABCELL_X41_Y40_N18
\io2|cursorVert~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~42_combout\ = ( \io2|display_store~17_combout\ & ( \io2|display_store~16_combout\ & ( !\io2|cursorVert\(0) ) ) ) # ( !\io2|display_store~17_combout\ & ( \io2|display_store~16_combout\ & ( (!\io2|Add44~9_sumout\ & 
-- (\io2|LessThan42~1_combout\ & \io2|Add44~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add44~9_sumout\,
	datab => \io2|ALT_INV_LessThan42~1_combout\,
	datac => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_Add44~25_sumout\,
	datae => \io2|ALT_INV_display_store~17_combout\,
	dataf => \io2|ALT_INV_display_store~16_combout\,
	combout => \io2|cursorVert~42_combout\);

-- Location: LABCELL_X44_Y40_N30
\io2|cursorVert~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~41_combout\ = ( !\io2|display_store~16_combout\ & ( (!\io2|display_store~22_combout\ & (\io2|cursorVert\(0))) # (\io2|display_store~22_combout\ & (((!\io2|param1\(0) & \io2|cursorVert~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011100010100000101110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_param1\(0),
	datac => \io2|ALT_INV_display_store~22_combout\,
	datad => \io2|ALT_INV_cursorVert~4_combout\,
	dataf => \io2|ALT_INV_display_store~16_combout\,
	combout => \io2|cursorVert~41_combout\);

-- Location: LABCELL_X43_Y40_N54
\io2|cursorVert~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~44_combout\ = ( \io2|cursorVert~42_combout\ & ( \io2|cursorVert~41_combout\ & ( (!\io2|display_store~35_combout\ & (!\io2|cursorVert~43_combout\ & (\io2|display_store~9_combout\))) # (\io2|display_store~35_combout\ & 
-- (((!\io2|cursorVert\(0))))) ) ) ) # ( !\io2|cursorVert~42_combout\ & ( \io2|cursorVert~41_combout\ & ( (!\io2|display_store~35_combout\ & (!\io2|cursorVert~43_combout\ & (\io2|display_store~9_combout\))) # (\io2|display_store~35_combout\ & 
-- (((!\io2|cursorVert\(0))))) ) ) ) # ( \io2|cursorVert~42_combout\ & ( !\io2|cursorVert~41_combout\ & ( (!\io2|display_store~35_combout\ & (!\io2|cursorVert~43_combout\ & (\io2|display_store~9_combout\))) # (\io2|display_store~35_combout\ & 
-- (((!\io2|cursorVert\(0))))) ) ) ) # ( !\io2|cursorVert~42_combout\ & ( !\io2|cursorVert~41_combout\ & ( (!\io2|display_store~35_combout\ & ((!\io2|cursorVert~43_combout\) # ((!\io2|display_store~9_combout\)))) # (\io2|display_store~35_combout\ & 
-- (((!\io2|cursorVert\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111001000001110110000100000111011000010000011101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~43_combout\,
	datab => \io2|ALT_INV_display_store~35_combout\,
	datac => \io2|ALT_INV_display_store~9_combout\,
	datad => \io2|ALT_INV_cursorVert\(0),
	datae => \io2|ALT_INV_cursorVert~42_combout\,
	dataf => \io2|ALT_INV_cursorVert~41_combout\,
	combout => \io2|cursorVert~44_combout\);

-- Location: LABCELL_X43_Y39_N24
\io2|cursorVert~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~45_combout\ = ( !\io2|display_store~18_combout\ & ( (!\io2|cursorHoriz~3_combout\ & !\io2|dispState~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz~3_combout\,
	datad => \io2|ALT_INV_dispState~32_combout\,
	dataf => \io2|ALT_INV_display_store~18_combout\,
	combout => \io2|cursorVert~45_combout\);

-- Location: LABCELL_X43_Y40_N24
\io2|cursorVert~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~46_combout\ = ( \io2|cursorVert~44_combout\ & ( \io2|cursorVert~45_combout\ & ( (!\io2|display_store~20_combout\ & (\io2|display_store~15_combout\ & (!\io2|cursorVert\(0) $ (!\io2|LessThan51~0_combout\)))) # (\io2|display_store~20_combout\ 
-- & (((\io2|LessThan51~0_combout\)))) ) ) ) # ( !\io2|cursorVert~44_combout\ & ( \io2|cursorVert~45_combout\ & ( (!\io2|display_store~20_combout\ & ((!\io2|display_store~15_combout\) # (!\io2|cursorVert\(0) $ (!\io2|LessThan51~0_combout\)))) # 
-- (\io2|display_store~20_combout\ & (((\io2|LessThan51~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010111111010000001001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~20_combout\,
	datab => \io2|ALT_INV_cursorVert\(0),
	datac => \io2|ALT_INV_display_store~15_combout\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	datae => \io2|ALT_INV_cursorVert~44_combout\,
	dataf => \io2|ALT_INV_cursorVert~45_combout\,
	combout => \io2|cursorVert~46_combout\);

-- Location: MLABCELL_X42_Y40_N42
\io2|Selector19~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector19~11_combout\ = ( \io2|Selector19~0_combout\ & ( \io2|cursorVert~46_combout\ & ( ((!\io2|cursorHoriz~2_combout\) # (!\io2|Selector19~10_combout\)) # (\io2|cursorVert~39_combout\) ) ) ) # ( !\io2|Selector19~0_combout\ & ( 
-- \io2|cursorVert~46_combout\ & ( !\io2|Selector19~10_combout\ ) ) ) # ( \io2|Selector19~0_combout\ & ( !\io2|cursorVert~46_combout\ & ( ((!\io2|Selector19~10_combout\) # ((\io2|cursorVert~40_combout\ & !\io2|cursorHoriz~2_combout\))) # 
-- (\io2|cursorVert~39_combout\) ) ) ) # ( !\io2|Selector19~0_combout\ & ( !\io2|cursorVert~46_combout\ & ( !\io2|Selector19~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110111001111111111000000001111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~40_combout\,
	datab => \io2|ALT_INV_cursorVert~39_combout\,
	datac => \io2|ALT_INV_cursorHoriz~2_combout\,
	datad => \io2|ALT_INV_Selector19~10_combout\,
	datae => \io2|ALT_INV_Selector19~0_combout\,
	dataf => \io2|ALT_INV_cursorVert~46_combout\,
	combout => \io2|Selector19~11_combout\);

-- Location: FF_X42_Y40_N44
\io2|cursorVert[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector19~11_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVert\(0));

-- Location: LABCELL_X40_Y40_N24
\io2|LessThan41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan41~0_combout\ = ( \io2|param1\(2) & ( \io2|param1\(1) & ( (\io2|cursorVert\(0) & (\io2|cursorVert\(1) & (!\io2|param1\(0) & \io2|cursorVert\(2)))) ) ) ) # ( !\io2|param1\(2) & ( \io2|param1\(1) & ( ((\io2|cursorVert\(0) & (\io2|cursorVert\(1) 
-- & !\io2|param1\(0)))) # (\io2|cursorVert\(2)) ) ) ) # ( \io2|param1\(2) & ( !\io2|param1\(1) & ( (\io2|cursorVert\(2) & (((\io2|cursorVert\(0) & !\io2|param1\(0))) # (\io2|cursorVert\(1)))) ) ) ) # ( !\io2|param1\(2) & ( !\io2|param1\(1) & ( 
-- (((\io2|cursorVert\(0) & !\io2|param1\(0))) # (\io2|cursorVert\(2))) # (\io2|cursorVert\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111111111000000000111001100010000111111110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_param1\(0),
	datad => \io2|ALT_INV_cursorVert\(2),
	datae => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_param1\(1),
	combout => \io2|LessThan41~0_combout\);

-- Location: LABCELL_X40_Y40_N42
\io2|cursorVert~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert~6_combout\ = ( \io2|cursorVert\(4) & ( \io2|cursorVert\(3) & ( (\io2|cursorVert~0_combout\ & (((!\io2|param1\(3)) # (!\io2|param1\(4))) # (\io2|LessThan41~0_combout\))) ) ) ) # ( !\io2|cursorVert\(4) & ( \io2|cursorVert\(3) & ( 
-- (\io2|cursorVert~0_combout\ & (!\io2|param1\(4) & ((!\io2|param1\(3)) # (\io2|LessThan41~0_combout\)))) ) ) ) # ( \io2|cursorVert\(4) & ( !\io2|cursorVert\(3) & ( (\io2|cursorVert~0_combout\ & ((!\io2|param1\(4)) # ((\io2|LessThan41~0_combout\ & 
-- !\io2|param1\(3))))) ) ) ) # ( !\io2|cursorVert\(4) & ( !\io2|cursorVert\(3) & ( (\io2|LessThan41~0_combout\ & (!\io2|param1\(3) & (\io2|cursorVert~0_combout\ & !\io2|param1\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000011110000010000001101000000000000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan41~0_combout\,
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_cursorVert~0_combout\,
	datad => \io2|ALT_INV_param1\(4),
	datae => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|cursorVert~6_combout\);

-- Location: LABCELL_X43_Y40_N9
\io2|cursorVert[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~7_combout\ = ( !\io2|display_store~14_combout\ & ( (!\io2|display_store~20_combout\ & ((!\io2|display_store~9_combout\) # (\io2|cursorVert~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~9_combout\,
	datac => \io2|ALT_INV_cursorVert~6_combout\,
	datad => \io2|ALT_INV_display_store~20_combout\,
	dataf => \io2|ALT_INV_display_store~14_combout\,
	combout => \io2|cursorVert[3]~7_combout\);

-- Location: LABCELL_X43_Y40_N6
\io2|cursorVert[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~11_combout\ = ( \io2|cursorVert[3]~7_combout\ & ( (!\io2|display_store~16_combout\ & ((!\io2|cursorVert[3]~5_combout\) # (\io2|display_store~18_combout\))) ) ) # ( !\io2|cursorVert[3]~7_combout\ & ( (!\io2|display_store~16_combout\ & 
-- \io2|display_store~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_display_store~16_combout\,
	datac => \io2|ALT_INV_display_store~18_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~5_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~7_combout\,
	combout => \io2|cursorVert[3]~11_combout\);

-- Location: LABCELL_X43_Y41_N6
\io2|Selector16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~2_combout\ = ( !\io2|display_store~9_combout\ & ( (!\io2|display_store~14_combout\ & (!\io2|display_store~20_combout\ & ((!\io2|Equal47~2_combout\) # (\io2|display_store~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal47~2_combout\,
	datab => \io2|ALT_INV_display_store~16_combout\,
	datac => \io2|ALT_INV_display_store~14_combout\,
	datad => \io2|ALT_INV_display_store~20_combout\,
	dataf => \io2|ALT_INV_display_store~9_combout\,
	combout => \io2|Selector16~2_combout\);

-- Location: FF_X42_Y40_N32
\io2|savedCursorVert[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorVert\(3),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorVert\(3));

-- Location: LABCELL_X40_Y38_N42
\io2|Add49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add49~1_combout\ = ( \io2|param1\(2) & ( !\io2|param1\(3) ) ) # ( !\io2|param1\(2) & ( !\io2|Equal47~1_combout\ $ (\io2|param1\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal47~1_combout\,
	datac => \io2|ALT_INV_param1\(3),
	dataf => \io2|ALT_INV_param1\(2),
	combout => \io2|Add49~1_combout\);

-- Location: LABCELL_X40_Y40_N9
\io2|Add42~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add42~13_sumout\ = SUM(( !\io2|cursorVert\(3) $ (\io2|param1\(3)) ) + ( \io2|Add42~3\ ) + ( \io2|Add42~2\ ))
-- \io2|Add42~14\ = CARRY(( !\io2|cursorVert\(3) $ (\io2|param1\(3)) ) + ( \io2|Add42~3\ ) + ( \io2|Add42~2\ ))
-- \io2|Add42~15\ = SHARE((\io2|cursorVert\(3) & !\io2|param1\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(3),
	datad => \io2|ALT_INV_param1\(3),
	cin => \io2|Add42~2\,
	sharein => \io2|Add42~3\,
	sumout => \io2|Add42~13_sumout\,
	cout => \io2|Add42~14\,
	shareout => \io2|Add42~15\);

-- Location: LABCELL_X43_Y40_N45
\io2|Selector16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~1_combout\ = ( \io2|Add49~1_combout\ & ( \io2|Add42~13_sumout\ & ( (\io2|cursorHoriz[5]~0_combout\ & (((\io2|cursorVert[3]~7_combout\ & !\io2|cursorVert[3]~5_combout\)) # (\io2|display_store~18_combout\))) ) ) ) # ( !\io2|Add49~1_combout\ 
-- & ( \io2|Add42~13_sumout\ ) ) # ( !\io2|Add49~1_combout\ & ( !\io2|Add42~13_sumout\ & ( (!\io2|cursorHoriz[5]~0_combout\) # ((!\io2|display_store~18_combout\ & ((!\io2|cursorVert[3]~7_combout\) # (\io2|cursorVert[3]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111010000000000000000011111111111111110000011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~18_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~7_combout\,
	datac => \io2|ALT_INV_cursorHoriz[5]~0_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~5_combout\,
	datae => \io2|ALT_INV_Add49~1_combout\,
	dataf => \io2|ALT_INV_Add42~13_sumout\,
	combout => \io2|Selector16~1_combout\);

-- Location: MLABCELL_X42_Y40_N30
\io2|Selector16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~3_combout\ = ( \io2|savedCursorVert\(3) & ( \io2|Selector16~1_combout\ & ( (\io2|cursorVert[3]~10_combout\ & (((\io2|cursorVert[3]~9_combout\) # (\io2|Selector16~2_combout\)) # (\io2|cursorVert[3]~11_combout\))) ) ) ) # ( 
-- !\io2|savedCursorVert\(3) & ( \io2|Selector16~1_combout\ & ( (\io2|cursorVert[3]~10_combout\ & (!\io2|cursorVert[3]~9_combout\ & ((\io2|Selector16~2_combout\) # (\io2|cursorVert[3]~11_combout\)))) ) ) ) # ( \io2|savedCursorVert\(3) & ( 
-- !\io2|Selector16~1_combout\ & ( (\io2|cursorVert[3]~10_combout\ & (((!\io2|cursorVert[3]~11_combout\ & \io2|Selector16~2_combout\)) # (\io2|cursorVert[3]~9_combout\))) ) ) ) # ( !\io2|savedCursorVert\(3) & ( !\io2|Selector16~1_combout\ & ( 
-- (!\io2|cursorVert[3]~11_combout\ & (\io2|cursorVert[3]~10_combout\ & (\io2|Selector16~2_combout\ & !\io2|cursorVert[3]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100011001100010011000000000001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~11_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~10_combout\,
	datac => \io2|ALT_INV_Selector16~2_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~9_combout\,
	datae => \io2|ALT_INV_savedCursorVert\(3),
	dataf => \io2|ALT_INV_Selector16~1_combout\,
	combout => \io2|Selector16~3_combout\);

-- Location: LABCELL_X43_Y40_N36
\io2|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~0_combout\ = ( !\io2|cursorVert[3]~10_combout\ & ( (\io2|Add44~17_sumout\ & \io2|cursorVert[3]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add44~17_sumout\,
	datac => \io2|ALT_INV_cursorVert[3]~9_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~10_combout\,
	combout => \io2|Selector16~0_combout\);

-- Location: LABCELL_X44_Y38_N54
\io2|Selector16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~5_combout\ = ( \io2|cursorVert\(3) & ( \io2|dispState.del3~q\ & ( (\io2|LessThan43~1_combout\ & ((!\io2|cursorVert\(2)) # ((!\io2|cursorVert\(1)) # (\io2|cursorVert[3]~34_combout\)))) ) ) ) # ( !\io2|cursorVert\(3) & ( 
-- \io2|dispState.del3~q\ & ( (\io2|LessThan43~1_combout\ & ((!\io2|cursorVert\(2) & (!\io2|cursorVert\(1) & \io2|cursorVert[3]~34_combout\)) # (\io2|cursorVert\(2) & (\io2|cursorVert\(1))))) ) ) ) # ( \io2|cursorVert\(3) & ( !\io2|dispState.del3~q\ & ( 
-- (\io2|LessThan43~1_combout\ & (\io2|cursorVert[3]~34_combout\ & ((\io2|cursorVert\(1)) # (\io2|cursorVert\(2))))) ) ) ) # ( !\io2|cursorVert\(3) & ( !\io2|dispState.del3~q\ & ( (!\io2|cursorVert\(2) & (!\io2|cursorVert\(1) & (\io2|LessThan43~1_combout\ & 
-- \io2|cursorVert[3]~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000011100000001000010010000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(2),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_LessThan43~1_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~34_combout\,
	datae => \io2|ALT_INV_cursorVert\(3),
	dataf => \io2|ALT_INV_dispState.del3~q\,
	combout => \io2|Selector16~5_combout\);

-- Location: LABCELL_X40_Y40_N48
\io2|Add43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add43~2_combout\ = ( \io2|cursorVert\(2) & ( !\io2|cursorVert\(3) $ (((!\io2|cursorVert\(0)) # (!\io2|cursorVert\(1)))) ) ) # ( !\io2|cursorVert\(2) & ( \io2|cursorVert\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_cursorVert\(3),
	dataf => \io2|ALT_INV_cursorVert\(2),
	combout => \io2|Add43~2_combout\);

-- Location: LABCELL_X40_Y40_N51
\io2|Add41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add41~1_combout\ = ( \io2|cursorVert\(3) & ( (!\io2|cursorVert\(0) & (!\io2|cursorVert\(1) & !\io2|cursorVert\(2))) ) ) # ( !\io2|cursorVert\(3) & ( ((\io2|cursorVert\(2)) # (\io2|cursorVert\(1))) # (\io2|cursorVert\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111110000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_cursorVert\(2),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|Add41~1_combout\);

-- Location: LABCELL_X40_Y38_N45
\io2|Selector16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~4_combout\ = ( !\io2|cursorVert[3]~32_combout\ & ( \io2|cursorVertRestore\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVertRestore\(3),
	dataf => \io2|ALT_INV_cursorVert[3]~32_combout\,
	combout => \io2|Selector16~4_combout\);

-- Location: MLABCELL_X42_Y39_N12
\io2|Selector16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector16~6_combout\ = ( !\io2|Selector16~4_combout\ & ( \io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector16~5_combout\ & ((!\io2|Add43~2_combout\) # (\io2|cursorVert[3]~29_combout\))) ) ) ) # ( !\io2|Selector16~4_combout\ & ( 
-- !\io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector16~5_combout\ & (\io2|Add41~1_combout\ & ((!\io2|Add43~2_combout\) # (\io2|cursorVert[3]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000000000000000010001000101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector16~5_combout\,
	datab => \io2|ALT_INV_Add43~2_combout\,
	datac => \io2|ALT_INV_Add41~1_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~29_combout\,
	datae => \io2|ALT_INV_Selector16~4_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~36_combout\,
	combout => \io2|Selector16~6_combout\);

-- Location: MLABCELL_X42_Y40_N24
\io2|cursorVert[3]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~58_combout\ = ( \io2|cursorVert\(3) & ( \io2|cursorVert[4]~25_combout\ & ( (!\io2|Selector16~6_combout\) # ((\io2|cursorVert[3]~3_combout\ & ((\io2|Selector16~0_combout\) # (\io2|Selector16~3_combout\)))) ) ) ) # ( !\io2|cursorVert\(3) 
-- & ( \io2|cursorVert[4]~25_combout\ & ( (!\io2|Selector16~6_combout\) # ((\io2|cursorVert[3]~3_combout\ & ((\io2|Selector16~0_combout\) # (\io2|Selector16~3_combout\)))) ) ) ) # ( \io2|cursorVert\(3) & ( !\io2|cursorVert[4]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111000001111111111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector16~3_combout\,
	datab => \io2|ALT_INV_Selector16~0_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~3_combout\,
	datad => \io2|ALT_INV_Selector16~6_combout\,
	datae => \io2|ALT_INV_cursorVert\(3),
	dataf => \io2|ALT_INV_cursorVert[4]~25_combout\,
	combout => \io2|cursorVert[3]~58_combout\);

-- Location: FF_X42_Y40_N26
\io2|cursorVert[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|cursorVert[3]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVert\(3));

-- Location: MLABCELL_X42_Y40_N36
\io2|LessThan42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan42~0_combout\ = ( \io2|Add44~17_sumout\ & ( (!\io2|Add44~21_sumout\ & !\io2|Add44~13_sumout\) ) ) # ( !\io2|Add44~17_sumout\ & ( !\io2|Add44~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_Add44~21_sumout\,
	datad => \io2|ALT_INV_Add44~13_sumout\,
	dataf => \io2|ALT_INV_Add44~17_sumout\,
	combout => \io2|LessThan42~0_combout\);

-- Location: LABCELL_X43_Y40_N0
\io2|cursorVert[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~5_combout\ = ( \io2|cursorVert~4_combout\ & ( \io2|display_store~16_combout\ & ( (!\io2|display_store~9_combout\ & (((!\io2|LessThan42~0_combout\) # (\io2|Add44~9_sumout\)) # (\io2|Add44~5_sumout\))) ) ) ) # ( 
-- !\io2|cursorVert~4_combout\ & ( \io2|display_store~16_combout\ & ( (!\io2|display_store~9_combout\ & (((!\io2|LessThan42~0_combout\) # (\io2|Add44~9_sumout\)) # (\io2|Add44~5_sumout\))) ) ) ) # ( !\io2|cursorVert~4_combout\ & ( 
-- !\io2|display_store~16_combout\ & ( !\io2|display_store~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011010000111100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add44~5_sumout\,
	datab => \io2|ALT_INV_LessThan42~0_combout\,
	datac => \io2|ALT_INV_display_store~9_combout\,
	datad => \io2|ALT_INV_Add44~9_sumout\,
	datae => \io2|ALT_INV_cursorVert~4_combout\,
	dataf => \io2|ALT_INV_display_store~16_combout\,
	combout => \io2|cursorVert[3]~5_combout\);

-- Location: LABCELL_X43_Y40_N12
\io2|cursorVert[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[3]~10_combout\ = ( \io2|cursorVert[3]~5_combout\ & ( \io2|cursorVert[3]~7_combout\ & ( !\io2|display_store~19_combout\ ) ) ) # ( !\io2|cursorVert[3]~5_combout\ & ( \io2|cursorVert[3]~7_combout\ & ( (!\io2|display_store~19_combout\ & 
-- ((!\io2|display_store~16_combout\) # ((!\io2|cursorHoriz[5]~0_combout\) # (\io2|display_store~18_combout\)))) ) ) ) # ( \io2|cursorVert[3]~5_combout\ & ( !\io2|cursorVert[3]~7_combout\ & ( !\io2|display_store~19_combout\ ) ) ) # ( 
-- !\io2|cursorVert[3]~5_combout\ & ( !\io2|cursorVert[3]~7_combout\ & ( !\io2|display_store~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100100011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~16_combout\,
	datab => \io2|ALT_INV_display_store~19_combout\,
	datac => \io2|ALT_INV_display_store~18_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~0_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~5_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~7_combout\,
	combout => \io2|cursorVert[3]~10_combout\);

-- Location: FF_X43_Y41_N41
\io2|savedCursorVert[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|cursorVert\(4),
	sload => VCC,
	ena => \io2|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|savedCursorVert\(4));

-- Location: LABCELL_X43_Y41_N15
\io2|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~0_combout\ = ( \io2|cursorVert[3]~9_combout\ & ( (!\io2|cursorVert[3]~10_combout\ & ((\io2|Add44~21_sumout\))) # (\io2|cursorVert[3]~10_combout\ & (\io2|savedCursorVert\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert[3]~10_combout\,
	datac => \io2|ALT_INV_savedCursorVert\(4),
	datad => \io2|ALT_INV_Add44~21_sumout\,
	dataf => \io2|ALT_INV_cursorVert[3]~9_combout\,
	combout => \io2|Selector15~0_combout\);

-- Location: LABCELL_X40_Y40_N18
\io2|Add43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add43~3_combout\ = ( \io2|cursorVert\(4) & ( \io2|cursorVert\(2) & ( (!\io2|cursorVert\(0)) # ((!\io2|cursorVert\(1)) # (!\io2|cursorVert\(3))) ) ) ) # ( !\io2|cursorVert\(4) & ( \io2|cursorVert\(2) & ( (\io2|cursorVert\(0) & (\io2|cursorVert\(1) & 
-- \io2|cursorVert\(3))) ) ) ) # ( \io2|cursorVert\(4) & ( !\io2|cursorVert\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000011111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(0),
	datab => \io2|ALT_INV_cursorVert\(1),
	datac => \io2|ALT_INV_cursorVert\(3),
	datae => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVert\(2),
	combout => \io2|Add43~3_combout\);

-- Location: LABCELL_X44_Y38_N48
\io2|Selector15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~5_combout\ = ( \io2|cursorVert\(1) & ( \io2|cursorVert\(3) & ( (!\io2|cursorVert\(4) & (\io2|cursorVert\(2) & ((\io2|dispState.del3~q\)))) # (\io2|cursorVert\(4) & (((!\io2|cursorVert\(2) & \io2|dispState.del3~q\)) # 
-- (\io2|cursorVert[3]~34_combout\))) ) ) ) # ( !\io2|cursorVert\(1) & ( \io2|cursorVert\(3) & ( (\io2|cursorVert\(4) & ((\io2|dispState.del3~q\) # (\io2|cursorVert[3]~34_combout\))) ) ) ) # ( \io2|cursorVert\(1) & ( !\io2|cursorVert\(3) & ( 
-- (\io2|cursorVert\(4) & ((\io2|dispState.del3~q\) # (\io2|cursorVert[3]~34_combout\))) ) ) ) # ( !\io2|cursorVert\(1) & ( !\io2|cursorVert\(3) & ( (!\io2|cursorVert\(4) & (!\io2|cursorVert\(2) & (\io2|cursorVert[3]~34_combout\))) # (\io2|cursorVert\(4) & 
-- (((\io2|cursorVert\(2) & \io2|cursorVert[3]~34_combout\)) # (\io2|dispState.del3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100101111000000110000111100000011000011110000001101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(2),
	datab => \io2|ALT_INV_cursorVert[3]~34_combout\,
	datac => \io2|ALT_INV_cursorVert\(4),
	datad => \io2|ALT_INV_dispState.del3~q\,
	datae => \io2|ALT_INV_cursorVert\(1),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|Selector15~5_combout\);

-- Location: LABCELL_X44_Y38_N42
\io2|Selector15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~6_combout\ = ( \io2|Selector15~5_combout\ & ( \io2|LessThan43~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_LessThan43~1_combout\,
	dataf => \io2|ALT_INV_Selector15~5_combout\,
	combout => \io2|Selector15~6_combout\);

-- Location: MLABCELL_X42_Y41_N12
\io2|Add41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add41~2_combout\ = ( \io2|cursorVert\(3) & ( !\io2|cursorVert\(4) ) ) # ( !\io2|cursorVert\(3) & ( !\io2|cursorVert\(4) $ (((!\io2|cursorVert\(2) & (!\io2|cursorVert\(1) & !\io2|cursorVert\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010101010011010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(4),
	datab => \io2|ALT_INV_cursorVert\(2),
	datac => \io2|ALT_INV_cursorVert\(1),
	datad => \io2|ALT_INV_cursorVert\(0),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|Add41~2_combout\);

-- Location: LABCELL_X44_Y38_N30
\io2|Selector15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~4_combout\ = ( \io2|cursorVertRestore\(4) & ( !\io2|cursorVert[3]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~32_combout\,
	dataf => \io2|ALT_INV_cursorVertRestore\(4),
	combout => \io2|Selector15~4_combout\);

-- Location: LABCELL_X43_Y41_N24
\io2|Selector15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~7_combout\ = ( \io2|cursorVert[3]~29_combout\ & ( \io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector15~6_combout\ & !\io2|Selector15~4_combout\) ) ) ) # ( !\io2|cursorVert[3]~29_combout\ & ( \io2|cursorVert[3]~36_combout\ & ( 
-- (!\io2|Add43~3_combout\ & (!\io2|Selector15~6_combout\ & !\io2|Selector15~4_combout\)) ) ) ) # ( \io2|cursorVert[3]~29_combout\ & ( !\io2|cursorVert[3]~36_combout\ & ( (!\io2|Selector15~6_combout\ & (\io2|Add41~2_combout\ & !\io2|Selector15~4_combout\)) ) 
-- ) ) # ( !\io2|cursorVert[3]~29_combout\ & ( !\io2|cursorVert[3]~36_combout\ & ( (!\io2|Add43~3_combout\ & (!\io2|Selector15~6_combout\ & (\io2|Add41~2_combout\ & !\io2|Selector15~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000011000000000010001000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Add43~3_combout\,
	datab => \io2|ALT_INV_Selector15~6_combout\,
	datac => \io2|ALT_INV_Add41~2_combout\,
	datad => \io2|ALT_INV_Selector15~4_combout\,
	datae => \io2|ALT_INV_cursorVert[3]~29_combout\,
	dataf => \io2|ALT_INV_cursorVert[3]~36_combout\,
	combout => \io2|Selector15~7_combout\);

-- Location: LABCELL_X43_Y41_N18
\io2|Selector15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~2_combout\ = ( \io2|display_store~20_combout\ & ( !\io2|display_store~14_combout\ ) ) # ( !\io2|display_store~20_combout\ & ( !\io2|display_store~14_combout\ & ( (!\io2|display_store~9_combout\ & ((!\io2|Equal47~2_combout\) # 
-- (\io2|display_store~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal47~2_combout\,
	datab => \io2|ALT_INV_display_store~9_combout\,
	datad => \io2|ALT_INV_display_store~16_combout\,
	datae => \io2|ALT_INV_display_store~20_combout\,
	dataf => \io2|ALT_INV_display_store~14_combout\,
	combout => \io2|Selector15~2_combout\);

-- Location: LABCELL_X39_Y38_N12
\io2|Add49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add49~2_combout\ = ( \io2|Equal47~1_combout\ & ( !\io2|param1\(4) $ (((!\io2|param1\(3) & !\io2|param1\(2)))) ) ) # ( !\io2|Equal47~1_combout\ & ( !\io2|param1\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(3),
	datac => \io2|ALT_INV_param1\(4),
	datad => \io2|ALT_INV_param1\(2),
	dataf => \io2|ALT_INV_Equal47~1_combout\,
	combout => \io2|Add49~2_combout\);

-- Location: LABCELL_X40_Y40_N12
\io2|Add42~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add42~17_sumout\ = SUM(( !\io2|param1\(4) $ (\io2|cursorVert\(4)) ) + ( \io2|Add42~15\ ) + ( \io2|Add42~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_param1\(4),
	datad => \io2|ALT_INV_cursorVert\(4),
	cin => \io2|Add42~14\,
	sharein => \io2|Add42~15\,
	sumout => \io2|Add42~17_sumout\);

-- Location: LABCELL_X43_Y40_N42
\io2|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~1_combout\ = ( \io2|Add49~2_combout\ & ( \io2|Add42~17_sumout\ & ( (\io2|cursorHoriz[5]~0_combout\ & (((\io2|cursorVert[3]~7_combout\ & !\io2|cursorVert[3]~5_combout\)) # (\io2|display_store~18_combout\))) ) ) ) # ( !\io2|Add49~2_combout\ 
-- & ( \io2|Add42~17_sumout\ ) ) # ( !\io2|Add49~2_combout\ & ( !\io2|Add42~17_sumout\ & ( (!\io2|cursorHoriz[5]~0_combout\) # ((!\io2|display_store~18_combout\ & ((!\io2|cursorVert[3]~7_combout\) # (\io2|cursorVert[3]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001010000000000000000011111111111111110000000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_display_store~18_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~7_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~5_combout\,
	datad => \io2|ALT_INV_cursorHoriz[5]~0_combout\,
	datae => \io2|ALT_INV_Add49~2_combout\,
	dataf => \io2|ALT_INV_Add42~17_sumout\,
	combout => \io2|Selector15~1_combout\);

-- Location: LABCELL_X43_Y41_N12
\io2|Selector15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector15~3_combout\ = ( \io2|Selector15~1_combout\ & ( (!\io2|cursorVert[3]~9_combout\ & (\io2|cursorVert[3]~10_combout\ & ((\io2|cursorVert[3]~11_combout\) # (\io2|Selector15~2_combout\)))) ) ) # ( !\io2|Selector15~1_combout\ & ( 
-- (!\io2|cursorVert[3]~9_combout\ & (\io2|cursorVert[3]~10_combout\ & (\io2|Selector15~2_combout\ & !\io2|cursorVert[3]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert[3]~9_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~10_combout\,
	datac => \io2|ALT_INV_Selector15~2_combout\,
	datad => \io2|ALT_INV_cursorVert[3]~11_combout\,
	dataf => \io2|ALT_INV_Selector15~1_combout\,
	combout => \io2|Selector15~3_combout\);

-- Location: MLABCELL_X42_Y41_N24
\io2|cursorVert[4]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|cursorVert[4]~59_combout\ = ( \io2|cursorVert\(4) & ( \io2|Selector15~3_combout\ & ( (!\io2|cursorVert[4]~25_combout\) # ((!\io2|Selector15~7_combout\) # (\io2|cursorVert[3]~3_combout\)) ) ) ) # ( !\io2|cursorVert\(4) & ( \io2|Selector15~3_combout\ & 
-- ( (\io2|cursorVert[4]~25_combout\ & ((!\io2|Selector15~7_combout\) # (\io2|cursorVert[3]~3_combout\))) ) ) ) # ( \io2|cursorVert\(4) & ( !\io2|Selector15~3_combout\ & ( (!\io2|cursorVert[4]~25_combout\) # ((!\io2|Selector15~7_combout\) # 
-- ((\io2|Selector15~0_combout\ & \io2|cursorVert[3]~3_combout\))) ) ) ) # ( !\io2|cursorVert\(4) & ( !\io2|Selector15~3_combout\ & ( (\io2|cursorVert[4]~25_combout\ & ((!\io2|Selector15~7_combout\) # ((\io2|Selector15~0_combout\ & 
-- \io2|cursorVert[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000001111111111100110100110011000000111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Selector15~0_combout\,
	datab => \io2|ALT_INV_cursorVert[4]~25_combout\,
	datac => \io2|ALT_INV_cursorVert[3]~3_combout\,
	datad => \io2|ALT_INV_Selector15~7_combout\,
	datae => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_Selector15~3_combout\,
	combout => \io2|cursorVert[4]~59_combout\);

-- Location: FF_X42_Y41_N26
\io2|cursorVert[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|cursorVert[4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorVert\(4));

-- Location: LABCELL_X44_Y38_N12
\io2|LessThan51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan51~0_combout\ = ( \io2|cursorVert\(3) & ( !\io2|cursorVert\(4) ) ) # ( !\io2|cursorVert\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursorVert\(4),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|LessThan51~0_combout\);

-- Location: MLABCELL_X45_Y39_N48
\io2|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector40~0_combout\ = ( \io2|Selector34~0_combout\ & ( \io2|display_store~20_combout\ & ( ((\io2|LessThan51~0_combout\ & (!\io2|display_store~40_combout\ & \io2|cursorVertRestore~0_combout\))) # (\io2|cursorVert[3]~34_combout\) ) ) ) # ( 
-- !\io2|Selector34~0_combout\ & ( \io2|display_store~20_combout\ & ( \io2|cursorVert[3]~34_combout\ ) ) ) # ( \io2|Selector34~0_combout\ & ( !\io2|display_store~20_combout\ & ( \io2|cursorVert[3]~34_combout\ ) ) ) # ( !\io2|Selector34~0_combout\ & ( 
-- !\io2|display_store~20_combout\ & ( \io2|cursorVert[3]~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan51~0_combout\,
	datab => \io2|ALT_INV_cursorVert[3]~34_combout\,
	datac => \io2|ALT_INV_display_store~40_combout\,
	datad => \io2|ALT_INV_cursorVertRestore~0_combout\,
	datae => \io2|ALT_INV_Selector34~0_combout\,
	dataf => \io2|ALT_INV_display_store~20_combout\,
	combout => \io2|Selector40~0_combout\);

-- Location: FF_X45_Y39_N50
\io2|dispState.insertLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector40~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.insertLine~q\);

-- Location: FF_X45_Y39_N47
\io2|dispState.ins2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \io2|dispState.insertLine~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.ins2~q\);

-- Location: MLABCELL_X45_Y39_N9
\io2|dispAttWRData~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispAttWRData~3_combout\ = ( !\io2|dispState.del2~q\ & ( !\io2|dispState.ins2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dispState.ins2~q\,
	dataf => \io2|ALT_INV_dispState.del2~q\,
	combout => \io2|dispAttWRData~3_combout\);

-- Location: MLABCELL_X45_Y40_N12
\io2|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector7~0_combout\ = ( \io2|dispByteLatch\(0) & ( (!\io2|dispCharWRData[1]~0_combout\ & ((\io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0)) # (\io2|dispAttWRData~3_combout\))) ) ) # ( !\io2|dispByteLatch\(0) & ( 
-- (!\io2|dispAttWRData~3_combout\ & (!\io2|dispCharWRData[1]~0_combout\ & \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispAttWRData~3_combout\,
	datac => \io2|ALT_INV_dispCharWRData[1]~0_combout\,
	datad => \io2|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	dataf => \io2|ALT_INV_dispByteLatch\(0),
	combout => \io2|Selector7~0_combout\);

-- Location: FF_X45_Y40_N14
\io2|dispCharWRData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector7~0_combout\,
	ena => \io2|dispCharWRData[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispCharWRData\(0));

-- Location: LABCELL_X44_Y39_N39
\io2|Equal58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal58~0_combout\ = ( \io2|dispCharWRData\(2) ) # ( !\io2|dispCharWRData\(2) & ( ((!\io2|dispCharWRData\(1)) # (!\io2|Equal57~0_combout\)) # (\io2|dispCharWRData\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_dispCharWRData\(0),
	datac => \io2|ALT_INV_dispCharWRData\(1),
	datad => \io2|ALT_INV_Equal57~0_combout\,
	dataf => \io2|ALT_INV_dispCharWRData\(2),
	combout => \io2|Equal58~0_combout\);

-- Location: MLABCELL_X45_Y39_N21
\io2|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector32~0_combout\ = ( \io2|escState~10_combout\ & ( \io2|cursorVertRestore~0_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|cursorVert~12_combout\) # (\io2|display_store~19_combout\))) ) ) ) # ( !\io2|escState~10_combout\ & ( 
-- \io2|cursorVertRestore~0_combout\ & ( (!\io2|dispState.idle~q\ & ((!\io2|cursorVert~12_combout\) # ((!\io2|display_store~40_combout\) # (\io2|display_store~19_combout\)))) ) ) ) # ( \io2|escState~10_combout\ & ( !\io2|cursorVertRestore~0_combout\ & ( 
-- (!\io2|dispState.idle~q\ & ((!\io2|cursorVert~12_combout\) # ((!\io2|display_store~40_combout\) # (\io2|display_store~19_combout\)))) ) ) ) # ( !\io2|escState~10_combout\ & ( !\io2|cursorVertRestore~0_combout\ & ( (!\io2|dispState.idle~q\ & 
-- ((!\io2|cursorVert~12_combout\) # ((!\io2|display_store~40_combout\) # (\io2|display_store~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000011110000101100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert~12_combout\,
	datab => \io2|ALT_INV_display_store~19_combout\,
	datac => \io2|ALT_INV_dispState.idle~q\,
	datad => \io2|ALT_INV_display_store~40_combout\,
	datae => \io2|ALT_INV_escState~10_combout\,
	dataf => \io2|ALT_INV_cursorVertRestore~0_combout\,
	combout => \io2|Selector32~0_combout\);

-- Location: LABCELL_X43_Y39_N54
\io2|Selector32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector32~1_combout\ = ( \io2|LessThan43~1_combout\ & ( (!\io2|dispState.clearC2~q\ & (\io2|cursorVert[3]~30_combout\ & ((!\io2|dispState.dispNextLoc~q\) # (!\io2|LessThan51~0_combout\)))) ) ) # ( !\io2|LessThan43~1_combout\ & ( 
-- (!\io2|dispState.clearC2~q\ & !\io2|dispState.dispNextLoc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000001010000010000000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.clearC2~q\,
	datab => \io2|ALT_INV_dispState.dispNextLoc~q\,
	datac => \io2|ALT_INV_cursorVert[3]~30_combout\,
	datad => \io2|ALT_INV_LessThan51~0_combout\,
	dataf => \io2|ALT_INV_LessThan43~1_combout\,
	combout => \io2|Selector32~1_combout\);

-- Location: MLABCELL_X45_Y39_N42
\io2|Selector32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Selector32~2_combout\ = ( !\io2|Selector32~0_combout\ & ( \io2|Selector32~1_combout\ & ( (!\io2|dispState.dispWrite~q\) # ((!\io2|Equal57~1_combout\ & ((!\io2|LessThan51~0_combout\) # (\io2|Equal58~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal58~0_combout\,
	datab => \io2|ALT_INV_LessThan51~0_combout\,
	datac => \io2|ALT_INV_Equal57~1_combout\,
	datad => \io2|ALT_INV_dispState.dispWrite~q\,
	datae => \io2|ALT_INV_Selector32~0_combout\,
	dataf => \io2|ALT_INV_Selector32~1_combout\,
	combout => \io2|Selector32~2_combout\);

-- Location: FF_X45_Y39_N44
\io2|dispState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Selector32~2_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispState.idle~q\);

-- Location: LABCELL_X39_Y34_N27
\io2|dispByteSent~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispByteSent~0_combout\ = ( \io2|dispByteSent~q\ & ( (((!\n_reset~input_o\) # (\io2|escState.processingAdditionalParams~q\)) # (\io2|dispByteWritten~q\)) # (\io2|dispState.idle~q\) ) ) # ( !\io2|dispByteSent~q\ & ( (!\io2|dispState.idle~q\ & 
-- (\io2|dispByteWritten~q\ & (\n_reset~input_o\ & !\io2|escState.processingAdditionalParams~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000111101111111111100000010000000001111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispState.idle~q\,
	datab => \io2|ALT_INV_dispByteWritten~q\,
	datac => \ALT_INV_n_reset~input_o\,
	datad => \io2|ALT_INV_escState.processingAdditionalParams~q\,
	datae => \io2|ALT_INV_dispByteSent~q\,
	combout => \io2|dispByteSent~0_combout\);

-- Location: FF_X39_Y34_N29
\io2|dispByteSent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|dispByteSent~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteSent~q\);

-- Location: LABCELL_X26_Y33_N6
\io2|dispByteWritten~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dispByteWritten~0_combout\ = ( !\io2|dispByteSent~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_dispByteSent~q\,
	combout => \io2|dispByteWritten~0_combout\);

-- Location: FF_X26_Y33_N8
\io2|dispByteWritten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	d => \io2|dispByteWritten~0_combout\,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dispByteWritten~q\);

-- Location: LABCELL_X25_Y31_N21
\io2|kbBuffer~14feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbBuffer~14feeder_combout\ = ( \io2|ps2ConvertedByte\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io2|ALT_INV_ps2ConvertedByte\(1),
	combout => \io2|kbBuffer~14feeder_combout\);

-- Location: FF_X25_Y31_N23
\io2|kbBuffer~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbBuffer~14feeder_combout\,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~14_q\);

-- Location: MLABCELL_X23_Y33_N48
\io2|dataOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~1_combout\ = ( \io2|dispByteSent~q\ & ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\ & ( (!\cpu1|u0|A\(0) & (\io2|dispByteWritten~q\)) # (\cpu1|u0|A\(0) & (((\io2|kbBuffer~14_q\) # (\io2|kbBuffer~12_q\)))) ) ) ) # ( !\io2|dispByteSent~q\ 
-- & ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\ & ( (!\cpu1|u0|A\(0) & (!\io2|dispByteWritten~q\)) # (\cpu1|u0|A\(0) & (((\io2|kbBuffer~14_q\) # (\io2|kbBuffer~12_q\)))) ) ) ) # ( \io2|dispByteSent~q\ & ( 
-- !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\ & ( (!\cpu1|u0|A\(0) & (\io2|dispByteWritten~q\)) # (\cpu1|u0|A\(0) & (((!\io2|kbBuffer~12_q\ & \io2|kbBuffer~14_q\)))) ) ) ) # ( !\io2|dispByteSent~q\ & ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a1\ 
-- & ( (!\cpu1|u0|A\(0) & (!\io2|dispByteWritten~q\)) # (\cpu1|u0|A\(0) & (((!\io2|kbBuffer~12_q\ & \io2|kbBuffer~14_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111000010001000111010010001011101110110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteWritten~q\,
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io2|ALT_INV_kbBuffer~12_q\,
	datad => \io2|ALT_INV_kbBuffer~14_q\,
	datae => \io2|ALT_INV_dispByteSent~q\,
	dataf => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \io2|dataOut~1_combout\);

-- Location: FF_X23_Y33_N50
\io2|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~1_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(1));

-- Location: MLABCELL_X23_Y37_N15
\io4|txByteWritten~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txByteWritten~0_combout\ = !\io4|txByteSent~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_txByteSent~q\,
	combout => \io4|txByteWritten~0_combout\);

-- Location: FF_X23_Y37_N17
\io4|txByteWritten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	d => \io4|txByteWritten~0_combout\,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteWritten~q\);

-- Location: LABCELL_X21_Y37_N48
\io4|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector25~0_combout\ = ( \io4|Equal7~0_combout\ & ( \io4|txState.dataBit~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_txState.dataBit~q\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	combout => \io4|Selector25~0_combout\);

-- Location: MLABCELL_X23_Y37_N51
\io4|txClockCount[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[0]~6_combout\ = ( \io4|txState.stopBit~q\ & ( \io4|Equal7~0_combout\ & ( \io4|txClockCount\(0) ) ) ) # ( !\io4|txState.stopBit~q\ & ( \io4|Equal7~0_combout\ & ( (!\io4|txState.idle~q\ & (\io4|txClockCount\(0) & (!\io4|txByteWritten~q\ $ 
-- (\io4|txByteSent~q\)))) # (\io4|txState.idle~q\ & (((!\io4|txClockCount\(0))))) ) ) ) # ( \io4|txState.stopBit~q\ & ( !\io4|Equal7~0_combout\ & ( (!\io4|txState.idle~q\ & (\io4|txClockCount\(0) & (!\io4|txByteWritten~q\ $ (\io4|txByteSent~q\)))) # 
-- (\io4|txState.idle~q\ & (((!\io4|txClockCount\(0))))) ) ) ) # ( !\io4|txState.stopBit~q\ & ( !\io4|Equal7~0_combout\ & ( (!\io4|txState.idle~q\ & (\io4|txClockCount\(0) & (!\io4|txByteWritten~q\ $ (\io4|txByteSent~q\)))) # (\io4|txState.idle~q\ & 
-- (((!\io4|txClockCount\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110000010010101011000001001010101100000100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txState.idle~q\,
	datab => \io4|ALT_INV_txByteWritten~q\,
	datac => \io4|ALT_INV_txByteSent~q\,
	datad => \io4|ALT_INV_txClockCount\(0),
	datae => \io4|ALT_INV_txState.stopBit~q\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	combout => \io4|txClockCount[0]~6_combout\);

-- Location: FF_X23_Y37_N50
\io4|txClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[0]~6_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txClockCount\(0));

-- Location: LABCELL_X24_Y37_N39
\io4|txClockCount[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[1]~5_combout\ = ( \io4|txClockCount[1]~0_combout\ & ( (\io4|txState.idle~q\ & (!\io4|Selector25~0_combout\ & (!\io4|txClockCount\(0) $ (!\io4|txClockCount\(1))))) ) ) # ( !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000110000000000000011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txClockCount\(0),
	datab => \io4|ALT_INV_txClockCount\(1),
	datac => \io4|ALT_INV_txState.idle~q\,
	datad => \io4|ALT_INV_Selector25~0_combout\,
	dataf => \io4|ALT_INV_txClockCount[1]~0_combout\,
	combout => \io4|txClockCount[1]~5_combout\);

-- Location: FF_X24_Y37_N44
\io4|txClockCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[1]~5_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txClockCount\(1));

-- Location: LABCELL_X21_Y37_N54
\io4|txClockCount[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[2]~4_combout\ = ( \io4|txClockCount\(0) & ( \io4|txClockCount[1]~0_combout\ & ( (!\io4|Selector25~0_combout\ & (\io4|txState.idle~q\ & (!\io4|txClockCount\(2) $ (!\io4|txClockCount\(1))))) ) ) ) # ( !\io4|txClockCount\(0) & ( 
-- \io4|txClockCount[1]~0_combout\ & ( (!\io4|Selector25~0_combout\ & (\io4|txClockCount\(2) & \io4|txState.idle~q\)) ) ) ) # ( \io4|txClockCount\(0) & ( !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(2) ) ) ) # ( !\io4|txClockCount\(0) & ( 
-- !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000010000000100000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Selector25~0_combout\,
	datab => \io4|ALT_INV_txClockCount\(2),
	datac => \io4|ALT_INV_txState.idle~q\,
	datad => \io4|ALT_INV_txClockCount\(1),
	datae => \io4|ALT_INV_txClockCount\(0),
	dataf => \io4|ALT_INV_txClockCount[1]~0_combout\,
	combout => \io4|txClockCount[2]~4_combout\);

-- Location: FF_X21_Y37_N59
\io4|txClockCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[2]~4_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txClockCount\(2));

-- Location: LABCELL_X24_Y37_N51
\io4|Equal7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal7~2_combout\ = ( \io4|txClockCount\(0) & ( (\io4|txClockCount\(1) & \io4|txClockCount\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_txClockCount\(1),
	datad => \io4|ALT_INV_txClockCount\(2),
	dataf => \io4|ALT_INV_txClockCount\(0),
	combout => \io4|Equal7~2_combout\);

-- Location: LABCELL_X24_Y37_N48
\io4|txClockCount[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[3]~3_combout\ = ( \io4|txClockCount[1]~0_combout\ & ( (\io4|txState.idle~q\ & (!\io4|Selector25~0_combout\ & (!\io4|Equal7~2_combout\ $ (!\io4|txClockCount\(3))))) ) ) # ( !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000110000000000000011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal7~2_combout\,
	datab => \io4|ALT_INV_txClockCount\(3),
	datac => \io4|ALT_INV_txState.idle~q\,
	datad => \io4|ALT_INV_Selector25~0_combout\,
	dataf => \io4|ALT_INV_txClockCount[1]~0_combout\,
	combout => \io4|txClockCount[3]~3_combout\);

-- Location: FF_X24_Y37_N8
\io4|txClockCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[3]~3_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txClockCount\(3));

-- Location: MLABCELL_X23_Y37_N0
\io4|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal7~1_combout\ = ( \io4|txClockCount\(3) & ( (\io4|txClockCount\(0) & (\io4|txClockCount\(1) & \io4|txClockCount\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txClockCount\(0),
	datac => \io4|ALT_INV_txClockCount\(1),
	datad => \io4|ALT_INV_txClockCount\(2),
	datae => \io4|ALT_INV_txClockCount\(3),
	combout => \io4|Equal7~1_combout\);

-- Location: LABCELL_X21_Y37_N21
\io4|txClockCount[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[4]~2_combout\ = ( \io4|txClockCount[1]~0_combout\ & ( (\io4|txState.idle~q\ & (!\io4|Selector25~0_combout\ & (!\io4|Equal7~1_combout\ $ (!\io4|txClockCount\(4))))) ) ) # ( !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txState.idle~q\,
	datab => \io4|ALT_INV_Selector25~0_combout\,
	datac => \io4|ALT_INV_Equal7~1_combout\,
	datad => \io4|ALT_INV_txClockCount\(4),
	dataf => \io4|ALT_INV_txClockCount[1]~0_combout\,
	combout => \io4|txClockCount[4]~2_combout\);

-- Location: FF_X21_Y37_N2
\io4|txClockCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[4]~2_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txClockCount\(4));

-- Location: LABCELL_X21_Y37_N3
\io4|txClockCount[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[5]~1_combout\ = ( \io4|Equal7~1_combout\ & ( \io4|txClockCount[1]~0_combout\ & ( (\io4|txState.idle~q\ & (!\io4|txClockCount\(4) $ (!\io4|txClockCount\(5)))) ) ) ) # ( !\io4|Equal7~1_combout\ & ( \io4|txClockCount[1]~0_combout\ & ( 
-- (\io4|txClockCount\(5) & \io4|txState.idle~q\) ) ) ) # ( \io4|Equal7~1_combout\ & ( !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(5) ) ) ) # ( !\io4|Equal7~1_combout\ & ( !\io4|txClockCount[1]~0_combout\ & ( \io4|txClockCount\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txClockCount\(4),
	datac => \io4|ALT_INV_txClockCount\(5),
	datad => \io4|ALT_INV_txState.idle~q\,
	datae => \io4|ALT_INV_Equal7~1_combout\,
	dataf => \io4|ALT_INV_txClockCount[1]~0_combout\,
	combout => \io4|txClockCount[5]~1_combout\);

-- Location: FF_X21_Y37_N11
\io4|txClockCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[5]~1_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txClockCount\(5));

-- Location: LABCELL_X21_Y37_N6
\io4|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal7~0_combout\ = ( \io4|txClockCount\(3) & ( \io4|txClockCount\(1) & ( (!\io4|txClockCount\(4) & (\io4|txClockCount\(2) & (\io4|txClockCount\(0) & !\io4|txClockCount\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txClockCount\(4),
	datab => \io4|ALT_INV_txClockCount\(2),
	datac => \io4|ALT_INV_txClockCount\(0),
	datad => \io4|ALT_INV_txClockCount\(5),
	datae => \io4|ALT_INV_txClockCount\(3),
	dataf => \io4|ALT_INV_txClockCount\(1),
	combout => \io4|Equal7~0_combout\);

-- Location: MLABCELL_X23_Y37_N33
\io4|txBuffer[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBuffer[7]~1_combout\ = ( !\io4|Equal8~0_combout\ & ( \io4|Equal7~0_combout\ & ( \io4|txState.dataBit~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txState.dataBit~q\,
	datae => \io4|ALT_INV_Equal8~0_combout\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	combout => \io4|txBuffer[7]~1_combout\);

-- Location: MLABCELL_X23_Y37_N6
\io4|txBitCount[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBitCount[0]~2_combout\ = ( !\io4|txBitCount\(0) & ( \io4|txBuffer[7]~1_combout\ & ( \io4|txState.dataBit~q\ ) ) ) # ( \io4|txBitCount\(0) & ( !\io4|txBuffer[7]~1_combout\ & ( (!\io4|txByteWritten~q\ $ (\io4|txByteSent~q\)) # (\io4|txState.idle~q\) 
-- ) ) ) # ( !\io4|txBitCount\(0) & ( !\io4|txBuffer[7]~1_combout\ & ( (!\io4|txState.idle~q\ & (\io4|txState.dataBit~q\ & (!\io4|txByteWritten~q\ $ (!\io4|txByteSent~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000110111010111011100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txState.idle~q\,
	datab => \io4|ALT_INV_txByteWritten~q\,
	datac => \io4|ALT_INV_txState.dataBit~q\,
	datad => \io4|ALT_INV_txByteSent~q\,
	datae => \io4|ALT_INV_txBitCount\(0),
	dataf => \io4|ALT_INV_txBuffer[7]~1_combout\,
	combout => \io4|txBitCount[0]~2_combout\);

-- Location: FF_X24_Y37_N17
\io4|txBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txBitCount[0]~2_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBitCount\(0));

-- Location: MLABCELL_X23_Y37_N42
\io4|txBitCount[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBitCount[2]~0_combout\ = ( \io4|txByteWritten~q\ & ( (!\io4|txByteSent~q\ & !\io4|txState.idle~q\) ) ) # ( !\io4|txByteWritten~q\ & ( (\io4|txByteSent~q\ & !\io4|txState.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txByteSent~q\,
	datac => \io4|ALT_INV_txState.idle~q\,
	dataf => \io4|ALT_INV_txByteWritten~q\,
	combout => \io4|txBitCount[2]~0_combout\);

-- Location: MLABCELL_X23_Y37_N12
\io4|txBitCount[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBitCount[1]~3_combout\ = ( \io4|txBitCount[2]~0_combout\ & ( (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(1) $ (!\io4|txBitCount\(0)))) ) ) # ( !\io4|txBitCount[2]~0_combout\ & ( !\io4|txBitCount\(1) $ (((!\io4|Equal7~0_combout\) # 
-- ((!\io4|txState.dataBit~q\) # (!\io4|txBitCount\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal7~0_combout\,
	datab => \io4|ALT_INV_txBitCount\(1),
	datac => \io4|ALT_INV_txState.dataBit~q\,
	datad => \io4|ALT_INV_txBitCount\(0),
	dataf => \io4|ALT_INV_txBitCount[2]~0_combout\,
	combout => \io4|txBitCount[1]~3_combout\);

-- Location: FF_X23_Y37_N5
\io4|txBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txBitCount[1]~3_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBitCount\(1));

-- Location: MLABCELL_X23_Y37_N18
\io4|txBitCount[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBitCount[2]~4_combout\ = ( \io4|Equal7~0_combout\ & ( \io4|txBitCount[2]~0_combout\ & ( (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(2) $ (((!\io4|txBitCount\(0)) # (!\io4|txBitCount\(1)))))) ) ) ) # ( !\io4|Equal7~0_combout\ & ( 
-- \io4|txBitCount[2]~0_combout\ & ( (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(2) $ (((!\io4|txBitCount\(0)) # (!\io4|txBitCount\(1)))))) ) ) ) # ( \io4|Equal7~0_combout\ & ( !\io4|txBitCount[2]~0_combout\ & ( !\io4|txBitCount\(2) $ 
-- (((!\io4|txState.dataBit~q\) # ((!\io4|txBitCount\(0)) # (!\io4|txBitCount\(1))))) ) ) ) # ( !\io4|Equal7~0_combout\ & ( !\io4|txBitCount[2]~0_combout\ & ( \io4|txBitCount\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101011000010001000100100001000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txBitCount\(2),
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txBitCount\(0),
	datad => \io4|ALT_INV_txBitCount\(1),
	datae => \io4|ALT_INV_Equal7~0_combout\,
	dataf => \io4|ALT_INV_txBitCount[2]~0_combout\,
	combout => \io4|txBitCount[2]~4_combout\);

-- Location: FF_X24_Y37_N5
\io4|txBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txBitCount[2]~4_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBitCount\(2));

-- Location: LABCELL_X24_Y37_N15
\io4|Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add9~0_combout\ = ( \io4|txBitCount\(1) & ( (\io4|txBitCount\(2) & \io4|txBitCount\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_txBitCount\(2),
	datad => \io4|ALT_INV_txBitCount\(0),
	dataf => \io4|ALT_INV_txBitCount\(1),
	combout => \io4|Add9~0_combout\);

-- Location: MLABCELL_X23_Y37_N57
\io4|txBitCount[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBitCount[3]~1_combout\ = ( \io4|Equal8~0_combout\ & ( \io4|Equal7~0_combout\ & ( (!\io4|txBitCount[2]~0_combout\ & (\io4|txBitCount\(3))) # (\io4|txBitCount[2]~0_combout\ & (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(3) $ 
-- (!\io4|Add9~0_combout\)))) ) ) ) # ( !\io4|Equal8~0_combout\ & ( \io4|Equal7~0_combout\ & ( (!\io4|txState.dataBit~q\ & (\io4|txBitCount\(3) & (!\io4|txBitCount[2]~0_combout\))) # (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(3) $ 
-- (((!\io4|Add9~0_combout\))))) ) ) ) # ( \io4|Equal8~0_combout\ & ( !\io4|Equal7~0_combout\ & ( (!\io4|txBitCount[2]~0_combout\ & (\io4|txBitCount\(3))) # (\io4|txBitCount[2]~0_combout\ & (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(3) $ 
-- (!\io4|Add9~0_combout\)))) ) ) ) # ( !\io4|Equal8~0_combout\ & ( !\io4|Equal7~0_combout\ & ( (!\io4|txBitCount[2]~0_combout\ & (\io4|txBitCount\(3))) # (\io4|txBitCount[2]~0_combout\ & (\io4|txState.dataBit~q\ & (!\io4|txBitCount\(3) $ 
-- (!\io4|Add9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010010010100010101001001010001011000100101000101010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txBitCount\(3),
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txBitCount[2]~0_combout\,
	datad => \io4|ALT_INV_Add9~0_combout\,
	datae => \io4|ALT_INV_Equal8~0_combout\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	combout => \io4|txBitCount[3]~1_combout\);

-- Location: FF_X24_Y37_N59
\io4|txBitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txBitCount[3]~1_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBitCount\(3));

-- Location: LABCELL_X24_Y37_N9
\io4|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Equal8~0_combout\ = ( \io4|txBitCount\(3) & ( !\io4|txBitCount\(1) & ( (!\io4|txBitCount\(0) & !\io4|txBitCount\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txBitCount\(0),
	datad => \io4|ALT_INV_txBitCount\(2),
	datae => \io4|ALT_INV_txBitCount\(3),
	dataf => \io4|ALT_INV_txBitCount\(1),
	combout => \io4|Equal8~0_combout\);

-- Location: LABCELL_X24_Y37_N30
\io4|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector35~0_combout\ = ( !\io4|txState.dataBit~q\ & ( (!\io4|txState.idle~q\ & ((!\io4|txState.stopBit~q\ & (!\io4|txByteSent~q\ $ ((!\io4|txByteWritten~q\)))) # (\io4|txState.stopBit~q\ & (!\io4|Equal7~0_combout\ & (!\io4|txByteSent~q\ $ 
-- (!\io4|txByteWritten~q\)))))) ) ) # ( \io4|txState.dataBit~q\ & ( (((!\io4|Equal7~0_combout\) # ((!\io4|Equal8~0_combout\ & !\io4|txState.stopBit~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0110000001100000111111111111111101100000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txByteSent~q\,
	datab => \io4|ALT_INV_txByteWritten~q\,
	datac => \io4|ALT_INV_Equal8~0_combout\,
	datad => \io4|ALT_INV_txState.stopBit~q\,
	datae => \io4|ALT_INV_txState.dataBit~q\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	datag => \io4|ALT_INV_txState.idle~q\,
	combout => \io4|Selector35~0_combout\);

-- Location: FF_X24_Y37_N32
\io4|txState.dataBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector35~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txState.dataBit~q\);

-- Location: LABCELL_X21_Y37_N24
\io4|txState.stopBit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txState.stopBit~0_combout\ = ( !\io4|Equal7~0_combout\ & ( ((\io4|txState.stopBit~q\ & ((!\io4|txByteWritten~q\ $ (\io4|txByteSent~q\)) # (\io4|txState.idle~q\)))) ) ) # ( \io4|Equal7~0_combout\ & ( (\io4|txState.dataBit~q\ & 
-- (((\io4|Equal8~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000001010000010111001111001111110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txState.dataBit~q\,
	datab => \io4|ALT_INV_txByteWritten~q\,
	datac => \io4|ALT_INV_Equal8~0_combout\,
	datad => \io4|ALT_INV_txByteSent~q\,
	datae => \io4|ALT_INV_Equal7~0_combout\,
	dataf => \io4|ALT_INV_txState.stopBit~q\,
	datag => \io4|ALT_INV_txState.idle~q\,
	combout => \io4|txState.stopBit~0_combout\);

-- Location: FF_X21_Y37_N26
\io4|txState.stopBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|txState.stopBit~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txState.stopBit~q\);

-- Location: MLABCELL_X23_Y37_N24
\io4|txClockCount[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txClockCount[1]~0_combout\ = ( \io4|Equal7~0_combout\ & ( (!\io4|txState.stopBit~q\ & ((!\io4|txByteSent~q\ $ (!\io4|txByteWritten~q\)) # (\io4|txState.idle~q\))) ) ) # ( !\io4|Equal7~0_combout\ & ( (!\io4|txByteSent~q\ $ (!\io4|txByteWritten~q\)) # 
-- (\io4|txState.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111101101111011011110110111101101111000000000110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txByteSent~q\,
	datab => \io4|ALT_INV_txByteWritten~q\,
	datac => \io4|ALT_INV_txState.idle~q\,
	datad => \io4|ALT_INV_txState.stopBit~q\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	combout => \io4|txClockCount[1]~0_combout\);

-- Location: FF_X24_Y37_N11
\io4|txState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txClockCount[1]~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txState.idle~q\);

-- Location: MLABCELL_X23_Y37_N27
\io4|txByteSent~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txByteSent~0_combout\ = (!\io4|txState.idle~q\ & ((\io4|txByteWritten~q\))) # (\io4|txState.idle~q\ & (\io4|txByteSent~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txByteSent~q\,
	datab => \io4|ALT_INV_txByteWritten~q\,
	datad => \io4|ALT_INV_txState.idle~q\,
	combout => \io4|txByteSent~0_combout\);

-- Location: FF_X23_Y37_N41
\io4|txByteSent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txByteSent~0_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteSent~q\);

-- Location: LABCELL_X21_Y36_N18
\io4|dataOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut~1_combout\ = ( \io4|txByteWritten~q\ & ( (!\cpu1|u0|A\(0) & (\io4|txByteSent~q\)) # (\cpu1|u0|A\(0) & ((\io4|rxBuffer_rtl_0|auto_generated|ram_block1a1\))) ) ) # ( !\io4|txByteWritten~q\ & ( (!\cpu1|u0|A\(0) & (!\io4|txByteSent~q\)) # 
-- (\cpu1|u0|A\(0) & ((\io4|rxBuffer_rtl_0|auto_generated|ram_block1a1\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io4|ALT_INV_txByteSent~q\,
	datad => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \io4|ALT_INV_txByteWritten~q\,
	combout => \io4|dataOut~1_combout\);

-- Location: FF_X21_Y36_N20
\io4|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(1));

-- Location: MLABCELL_X28_Y34_N48
\cpuDataIn[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[1]~5_combout\ = ( \cpuDataIn[3]~2_combout\ & ( \io1|dataOut\(1) & ( (!\cpuDataIn[3]~1_combout\ & (\cpuDataIn[1]~4_combout\)) # (\cpuDataIn[3]~1_combout\ & ((\io4|dataOut\(1)))) ) ) ) # ( !\cpuDataIn[3]~2_combout\ & ( \io1|dataOut\(1) & ( 
-- (!\cpuDataIn[3]~1_combout\) # (\io2|dataOut\(1)) ) ) ) # ( \cpuDataIn[3]~2_combout\ & ( !\io1|dataOut\(1) & ( (!\cpuDataIn[3]~1_combout\ & (\cpuDataIn[1]~4_combout\)) # (\cpuDataIn[3]~1_combout\ & ((\io4|dataOut\(1)))) ) ) ) # ( !\cpuDataIn[3]~2_combout\ 
-- & ( !\io1|dataOut\(1) & ( (\cpuDataIn[3]~1_combout\ & \io2|dataOut\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[1]~4_combout\,
	datab => \ALT_INV_cpuDataIn[3]~1_combout\,
	datac => \io2|ALT_INV_dataOut\(1),
	datad => \io4|ALT_INV_dataOut\(1),
	datae => \ALT_INV_cpuDataIn[3]~2_combout\,
	dataf => \io1|ALT_INV_dataOut\(1),
	combout => \cpuDataIn[1]~5_combout\);

-- Location: FF_X28_Y34_N50
\cpu1|DI_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[1]~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(1));

-- Location: MLABCELL_X4_Y32_N9
\cpu1|u0|Save_Mux[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[1]~11_combout\ = ( \cpu1|u0|alu|Mux37~2_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|Save_ALU_r~q\)) # (\cpu1|DI_Reg\(1)))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(1))))) ) ) # ( 
-- !\cpu1|u0|alu|Mux37~2_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (\cpu1|DI_Reg\(1) & (!\cpu1|u0|Save_ALU_r~q\))) # (\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|BusB\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001111010001000000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(1),
	datab => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datac => \cpu1|u0|ALT_INV_BusB\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux37~2_combout\,
	combout => \cpu1|u0|Save_Mux[1]~11_combout\);

-- Location: LABCELL_X7_Y38_N3
\cpu1|u0|RegDIL[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[1]~3_combout\ = ( \cpu1|u0|RegDIL[7]~1_combout\ & ( \cpu1|u0|Add8~5_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & ((\cpu1|u0|Save_Mux[1]~11_combout\))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Regs|Mux30~3_combout\)) ) ) ) # ( 
-- !\cpu1|u0|RegDIL[7]~1_combout\ & ( \cpu1|u0|Add8~5_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # (\cpu1|u0|RegBusA_r\(1)) ) ) ) # ( \cpu1|u0|RegDIL[7]~1_combout\ & ( !\cpu1|u0|Add8~5_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & 
-- ((\cpu1|u0|Save_Mux[1]~11_combout\))) # (\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|Regs|Mux30~3_combout\)) ) ) ) # ( !\cpu1|u0|RegDIL[7]~1_combout\ & ( !\cpu1|u0|Add8~5_sumout\ & ( (\cpu1|u0|RegBusA_r\(1) & \cpu1|u0|RegDIL[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~3_combout\,
	datab => \cpu1|u0|ALT_INV_RegBusA_r\(1),
	datac => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	datae => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~5_sumout\,
	combout => \cpu1|u0|RegDIL[1]~3_combout\);

-- Location: FF_X7_Y38_N14
\cpu1|u0|Regs|RegsL_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(13));

-- Location: LABCELL_X16_Y37_N24
\cpu1|u0|Regs|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~3_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\ & ( \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(13) ) ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\ & ( 
-- \cpu1|u0|Regs|Mux40~1_combout\ & ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(13) ) ) ) # ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a6\ & ( !\cpu1|u0|Regs|Mux40~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(13),
	datae => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	combout => \cpu1|u0|Regs|Mux40~3_combout\);

-- Location: LABCELL_X20_Y30_N0
\cpu1|u0|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add4~1_sumout\ = SUM(( \cpu1|u0|PC\(1) ) + ( VCC ) + ( !VCC ))
-- \cpu1|u0|Add4~2\ = CARRY(( \cpu1|u0|PC\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC\(1),
	cin => GND,
	sumout => \cpu1|u0|Add4~1_sumout\,
	cout => \cpu1|u0|Add4~2\);

-- Location: LABCELL_X19_Y31_N54
\cpu1|u0|PC~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~14_combout\ = ( !\cpu1|u0|PC[2]~12_combout\ & ( \cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|TmpAddr\(1) ) ) ) # ( \cpu1|u0|PC[2]~12_combout\ & ( !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|Add2~5_sumout\ ) ) ) # ( !\cpu1|u0|PC[2]~12_combout\ & ( 
-- !\cpu1|u0|PC[2]~8_combout\ & ( \cpu1|u0|Add4~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add4~1_sumout\,
	datab => \cpu1|u0|ALT_INV_TmpAddr\(1),
	datac => \cpu1|u0|ALT_INV_Add2~5_sumout\,
	datae => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	dataf => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	combout => \cpu1|u0|PC~14_combout\);

-- Location: LABCELL_X19_Y31_N0
\cpu1|u0|PC~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~15_combout\ = ( \cpu1|u0|Add3~5_sumout\ & ( (!\cpu1|u0|PC[2]~11_combout\) # (((\cpu1|u0|PC[2]~13_combout\ & \cpu1|u0|Regs|Mux40~3_combout\)) # (\cpu1|u0|PC~14_combout\)) ) ) # ( !\cpu1|u0|Add3~5_sumout\ & ( (\cpu1|u0|PC[2]~11_combout\ & 
-- (((\cpu1|u0|PC[2]~13_combout\ & \cpu1|u0|Regs|Mux40~3_combout\)) # (\cpu1|u0|PC~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010101000000010101010110101011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~3_combout\,
	datad => \cpu1|u0|ALT_INV_PC~14_combout\,
	dataf => \cpu1|u0|ALT_INV_Add3~5_sumout\,
	combout => \cpu1|u0|PC~15_combout\);

-- Location: FF_X19_Y31_N1
\cpu1|u0|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~15_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(1));

-- Location: LABCELL_X19_Y31_N12
\cpu1|u0|PC~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~17_combout\ = ( \cpu1|u0|TmpAddr\(2) & ( (!\cpu1|u0|PC[2]~8_combout\ & ((!\cpu1|u0|PC[2]~12_combout\ & (\cpu1|u0|Add4~5_sumout\)) # (\cpu1|u0|PC[2]~12_combout\ & ((\cpu1|u0|Add2~9_sumout\))))) # (\cpu1|u0|PC[2]~8_combout\ & 
-- (!\cpu1|u0|PC[2]~12_combout\)) ) ) # ( !\cpu1|u0|TmpAddr\(2) & ( (!\cpu1|u0|PC[2]~8_combout\ & ((!\cpu1|u0|PC[2]~12_combout\ & (\cpu1|u0|Add4~5_sumout\)) # (\cpu1|u0|PC[2]~12_combout\ & ((\cpu1|u0|Add2~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	datac => \cpu1|u0|ALT_INV_Add4~5_sumout\,
	datad => \cpu1|u0|ALT_INV_Add2~9_sumout\,
	dataf => \cpu1|u0|ALT_INV_TmpAddr\(2),
	combout => \cpu1|u0|PC~17_combout\);

-- Location: LABCELL_X19_Y31_N3
\cpu1|u0|PC~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~18_combout\ = ( \cpu1|u0|Regs|Mux40~4_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|Add3~9_sumout\)))) # (\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|PC~17_combout\)) # (\cpu1|u0|PC[2]~13_combout\))) ) ) # ( 
-- !\cpu1|u0|Regs|Mux40~4_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & ((\cpu1|u0|Add3~9_sumout\))) # (\cpu1|u0|PC[2]~11_combout\ & (\cpu1|u0|PC~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	datac => \cpu1|u0|ALT_INV_PC~17_combout\,
	datad => \cpu1|u0|ALT_INV_Add3~9_sumout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~4_combout\,
	combout => \cpu1|u0|PC~18_combout\);

-- Location: FF_X19_Y31_N4
\cpu1|u0|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~18_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(2));

-- Location: LABCELL_X6_Y36_N54
\cpu1|u0|Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux89~0_combout\ = ( \cpu1|u0|Regs|Mux29~2_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\ & ((\cpu1|u0|Regs|Mux21~2_combout\))) # (\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|DI_Reg\(2))) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux29~2_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\ & ((\cpu1|u0|Regs|Mux21~2_combout\))) # (\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|DI_Reg\(2))) ) ) ) # ( \cpu1|u0|Regs|Mux29~2_combout\ & ( 
-- !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( (!\cpu1|u0|ACC[2]~DUPLICATE_q\) # (!\cpu1|u0|BusB[3]~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|Mux29~2_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( (!\cpu1|u0|ACC[2]~DUPLICATE_q\ & 
-- \cpu1|u0|BusB[3]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010111011101110111000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(2),
	datad => \cpu1|u0|Regs|ALT_INV_Mux21~2_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux29~2_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	combout => \cpu1|u0|Mux89~0_combout\);

-- Location: LABCELL_X7_Y33_N18
\cpu1|u0|Mux89~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux89~1_combout\ = ( !\cpu1|u0|BusB[3]~1_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|SP\(2) ) ) ) # ( \cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|SP\(10) ) ) ) # ( 
-- !\cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|F\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(2),
	datab => \cpu1|u0|ALT_INV_SP\(10),
	datac => \cpu1|u0|ALT_INV_SP\(2),
	datae => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	combout => \cpu1|u0|Mux89~1_combout\);

-- Location: LABCELL_X6_Y33_N30
\cpu1|u0|Mux89~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux89~2_combout\ = ( \cpu1|u0|Mux89~0_combout\ & ( \cpu1|u0|Mux89~1_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\) # ((!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(2))) # (\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(10))))) ) ) ) # ( 
-- !\cpu1|u0|Mux89~0_combout\ & ( \cpu1|u0|Mux89~1_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (((\cpu1|u0|BusB[3]~3_combout\)))) # (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(2))) # (\cpu1|u0|BusB[3]~3_combout\ & 
-- ((\cpu1|u0|PC\(10)))))) ) ) ) # ( \cpu1|u0|Mux89~0_combout\ & ( !\cpu1|u0|Mux89~1_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (((!\cpu1|u0|BusB[3]~3_combout\)))) # (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(2))) # 
-- (\cpu1|u0|BusB[3]~3_combout\ & ((\cpu1|u0|PC\(10)))))) ) ) ) # ( !\cpu1|u0|Mux89~0_combout\ & ( !\cpu1|u0|Mux89~1_combout\ & ( (\cpu1|u0|BusB[3]~4_combout\ & ((!\cpu1|u0|BusB[3]~3_combout\ & (\cpu1|u0|PC\(2))) # (\cpu1|u0|BusB[3]~3_combout\ & 
-- ((\cpu1|u0|PC\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(2),
	datab => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(10),
	datad => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	datae => \cpu1|u0|ALT_INV_Mux89~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Mux89~1_combout\,
	combout => \cpu1|u0|Mux89~2_combout\);

-- Location: FF_X6_Y33_N31
\cpu1|u0|BusB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux89~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(2));

-- Location: LABCELL_X7_Y32_N30
\cpu1|u0|alu|Q_t~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~30_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|BusA[3]~DUPLICATE_q\ ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|BusA\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusA[3]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusA\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(3),
	combout => \cpu1|u0|alu|Q_t~30_combout\);

-- Location: LABCELL_X6_Y32_N33
\cpu1|u0|Save_Mux[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[2]~8_combout\ = ( \cpu1|u0|alu|Q_t~30_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|ALU_Op_r\(1)) # ((\cpu1|u0|alu|Mux7~3_combout\) # (\cpu1|u0|BusB\(2))))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(2) & (!\cpu1|u0|ALU_Op_r\(1) $ 
-- (!\cpu1|u0|alu|Mux7~3_combout\)))) ) ) # ( !\cpu1|u0|alu|Q_t~30_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|ALU_Op_r\(1) & ((\cpu1|u0|alu|Mux7~3_combout\) # (\cpu1|u0|BusB\(2))))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|BusB\(2) & 
-- (!\cpu1|u0|ALU_Op_r\(1) $ (!\cpu1|u0|alu|Mux7~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100110000000110010011010001011101011101000101110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|ALT_INV_BusB\(2),
	datad => \cpu1|u0|alu|ALT_INV_Mux7~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~30_combout\,
	combout => \cpu1|u0|Save_Mux[2]~8_combout\);

-- Location: LABCELL_X6_Y32_N0
\cpu1|u0|alu|Q_t~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~35_combout\ = ( \cpu1|u0|BusB[6]~DUPLICATE_q\ & ( (\cpu1|u0|ALU_Op_r\(0)) # (\cpu1|u0|BusB\(2)) ) ) # ( !\cpu1|u0|BusB[6]~DUPLICATE_q\ & ( (\cpu1|u0|BusB\(2) & !\cpu1|u0|ALU_Op_r\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BusB\(2),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	dataf => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~35_combout\);

-- Location: LABCELL_X5_Y31_N24
\cpu1|u0|alu|DAA_Q[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[2]~13_combout\ = ( \cpu1|u0|alu|Add3~21_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\ & (((\cpu1|u0|alu|Add5~17_sumout\)) # (\cpu1|u0|F\(1)))) # (\cpu1|u0|alu|process_0~0_combout\ & (((\cpu1|u0|BusA[2]~DUPLICATE_q\)))) ) ) # ( 
-- !\cpu1|u0|alu|Add3~21_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\ & (!\cpu1|u0|F\(1) & (\cpu1|u0|alu|Add5~17_sumout\))) # (\cpu1|u0|alu|process_0~0_combout\ & (((\cpu1|u0|BusA[2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|ALT_INV_F\(1),
	datac => \cpu1|u0|alu|ALT_INV_Add5~17_sumout\,
	datad => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add3~21_sumout\,
	combout => \cpu1|u0|alu|DAA_Q[2]~13_combout\);

-- Location: LABCELL_X5_Y32_N24
\cpu1|u0|alu|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux13~0_combout\ = ( \cpu1|u0|BusA[2]~DUPLICATE_q\ & ( \cpu1|u0|alu|Add0~9_sumout\ & ( ((!\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\) # (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ $ (!\cpu1|u0|BusB\(2)))) # (\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\cpu1|u0|BusA[2]~DUPLICATE_q\ & ( \cpu1|u0|alu|Add0~9_sumout\ & ( (!\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\) # ((!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ & (\cpu1|u0|BusB\(2) & \cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)) # (\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ & 
-- ((\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\) # (\cpu1|u0|BusB\(2))))) ) ) ) # ( \cpu1|u0|BusA[2]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Add0~9_sumout\ & ( (\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ $ (((!\cpu1|u0|BusB\(2) & 
-- !\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\))))) ) ) ) # ( !\cpu1|u0|BusA[2]~DUPLICATE_q\ & ( !\cpu1|u0|alu|Add0~9_sumout\ & ( (\cpu1|u0|BusB\(2) & (\cpu1|u0|ALU_Op_r[2]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r[0]~DUPLICATE_q\ $ (!\cpu1|u0|ALU_Op_r[1]~DUPLICATE_q\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000110101011111111000101111111111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r[0]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_BusB\(2),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r[2]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add0~9_sumout\,
	combout => \cpu1|u0|alu|Mux13~0_combout\);

-- Location: LABCELL_X6_Y32_N12
\cpu1|u0|Save_Mux[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[2]~9_combout\ = ( \cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( \cpu1|u0|alu|Mux13~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~1_combout\) # ((!\cpu1|u0|Save_Mux[7]~2_combout\ & (\cpu1|u0|Save_Mux[2]~8_combout\)) # (\cpu1|u0|Save_Mux[7]~2_combout\ & 
-- ((\cpu1|u0|alu|Q_t~35_combout\)))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( \cpu1|u0|alu|Mux13~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & (((!\cpu1|u0|Save_Mux[7]~1_combout\)) # (\cpu1|u0|Save_Mux[2]~8_combout\))) # 
-- (\cpu1|u0|Save_Mux[7]~2_combout\ & (((\cpu1|u0|alu|Q_t~35_combout\ & \cpu1|u0|Save_Mux[7]~1_combout\)))) ) ) ) # ( \cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( !\cpu1|u0|alu|Mux13~0_combout\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & 
-- (\cpu1|u0|Save_Mux[2]~8_combout\ & ((\cpu1|u0|Save_Mux[7]~1_combout\)))) # (\cpu1|u0|Save_Mux[7]~2_combout\ & (((!\cpu1|u0|Save_Mux[7]~1_combout\) # (\cpu1|u0|alu|Q_t~35_combout\)))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( 
-- !\cpu1|u0|alu|Mux13~0_combout\ & ( (\cpu1|u0|Save_Mux[7]~1_combout\ & ((!\cpu1|u0|Save_Mux[7]~2_combout\ & (\cpu1|u0|Save_Mux[2]~8_combout\)) # (\cpu1|u0|Save_Mux[7]~2_combout\ & ((\cpu1|u0|alu|Q_t~35_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_Mux[2]~8_combout\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~35_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q[2]~13_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux13~0_combout\,
	combout => \cpu1|u0|Save_Mux[2]~9_combout\);

-- Location: LABCELL_X6_Y32_N3
\cpu1|u0|Save_Mux[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[2]~10_combout\ = ( \cpu1|u0|mcode|Mux65~1_combout\ & ( \cpu1|u0|BusB\(2) ) ) # ( !\cpu1|u0|mcode|Mux65~1_combout\ & ( (!\cpu1|u0|Save_ALU_r~q\ & ((\cpu1|DI_Reg\(2)))) # (\cpu1|u0|Save_ALU_r~q\ & (\cpu1|u0|Save_Mux[2]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datab => \cpu1|u0|ALT_INV_BusB\(2),
	datac => \cpu1|u0|ALT_INV_Save_Mux[2]~9_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	combout => \cpu1|u0|Save_Mux[2]~10_combout\);

-- Location: LABCELL_X17_Y36_N39
\cpu1|u0|F~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~10_combout\ = ( \cpu1|DI_Reg\(0) & ( \cpu1|DI_Reg\(7) & ( !\cpu1|DI_Reg\(5) $ (!\cpu1|DI_Reg\(6)) ) ) ) # ( !\cpu1|DI_Reg\(0) & ( \cpu1|DI_Reg\(7) & ( !\cpu1|DI_Reg\(5) $ (\cpu1|DI_Reg\(6)) ) ) ) # ( \cpu1|DI_Reg\(0) & ( !\cpu1|DI_Reg\(7) & ( 
-- !\cpu1|DI_Reg\(5) $ (\cpu1|DI_Reg\(6)) ) ) ) # ( !\cpu1|DI_Reg\(0) & ( !\cpu1|DI_Reg\(7) & ( !\cpu1|DI_Reg\(5) $ (!\cpu1|DI_Reg\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010110100101101001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(5),
	datac => \cpu1|ALT_INV_DI_Reg\(6),
	datae => \cpu1|ALT_INV_DI_Reg\(0),
	dataf => \cpu1|ALT_INV_DI_Reg\(7),
	combout => \cpu1|u0|F~10_combout\);

-- Location: LABCELL_X17_Y36_N33
\cpu1|u0|F~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~11_combout\ = ( \cpu1|u0|F~10_combout\ & ( !\cpu1|DI_Reg\(2) $ (!\cpu1|DI_Reg\(3) $ (!\cpu1|DI_Reg\(1) $ (\cpu1|DI_Reg\(4)))) ) ) # ( !\cpu1|u0|F~10_combout\ & ( !\cpu1|DI_Reg\(2) $ (!\cpu1|DI_Reg\(3) $ (!\cpu1|DI_Reg\(1) $ 
-- (!\cpu1|DI_Reg\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(2),
	datab => \cpu1|ALT_INV_DI_Reg\(3),
	datac => \cpu1|ALT_INV_DI_Reg\(1),
	datad => \cpu1|ALT_INV_DI_Reg\(4),
	dataf => \cpu1|u0|ALT_INV_F~10_combout\,
	combout => \cpu1|u0|F~11_combout\);

-- Location: MLABCELL_X9_Y34_N33
\cpu1|u0|mcode|Mux290~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux290~0_combout\ = ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|mcode|Mux86~2_combout\ & \cpu1|u0|IntE_FF1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux86~2_combout\,
	datac => \cpu1|u0|ALT_INV_IntE_FF1~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux290~0_combout\);

-- Location: FF_X9_Y34_N41
\cpu1|u0|IntE_FF2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IntE_FF2~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IntE_FF2~q\);

-- Location: MLABCELL_X13_Y31_N0
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( intClkCount(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~30\ = CARRY(( intClkCount(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(0),
	cin => GND,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X13_Y31_N2
\intClkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(0));

-- Location: MLABCELL_X13_Y31_N3
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( intClkCount(1) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~62\ = CARRY(( intClkCount(1) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(1),
	cin => \Add0~30\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X14_Y31_N44
\intClkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~61_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(1));

-- Location: MLABCELL_X13_Y31_N6
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( intClkCount(2) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~58\ = CARRY(( intClkCount(2) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(2),
	cin => \Add0~62\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X13_Y31_N7
\intClkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~57_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(2));

-- Location: MLABCELL_X13_Y31_N9
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \intClkCount[3]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~54\ = CARRY(( \intClkCount[3]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[3]~DUPLICATE_q\,
	cin => \Add0~58\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X13_Y31_N11
\intClkCount[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[3]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N12
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( intClkCount(4) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~50\ = CARRY(( intClkCount(4) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_intClkCount(4),
	cin => \Add0~54\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X13_Y31_N14
\intClkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~49_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(4));

-- Location: MLABCELL_X13_Y31_N15
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \intClkCount[5]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~46\ = CARRY(( \intClkCount[5]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[5]~DUPLICATE_q\,
	cin => \Add0~50\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X13_Y31_N17
\intClkCount[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~45_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[5]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N18
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \intClkCount[6]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~42\ = CARRY(( \intClkCount[6]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[6]~DUPLICATE_q\,
	cin => \Add0~46\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: FF_X13_Y31_N20
\intClkCount[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~41_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[6]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N21
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \intClkCount[7]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~38\ = CARRY(( \intClkCount[7]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_intClkCount[7]~DUPLICATE_q\,
	cin => \Add0~42\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X13_Y31_N23
\intClkCount[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~37_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[7]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( intClkCount(8) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~34\ = CARRY(( intClkCount(8) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(8),
	cin => \Add0~38\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: FF_X14_Y31_N38
\intClkCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~33_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(8));

-- Location: MLABCELL_X13_Y31_N27
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \intClkCount[9]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~26\ = CARRY(( \intClkCount[9]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_intClkCount[9]~DUPLICATE_q\,
	cin => \Add0~34\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X13_Y31_N29
\intClkCount[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[9]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N30
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( intClkCount(10) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~66\ = CARRY(( intClkCount(10) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_intClkCount(10),
	cin => \Add0~26\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X13_Y31_N31
\intClkCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~65_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(10));

-- Location: MLABCELL_X13_Y31_N33
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \intClkCount[11]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \intClkCount[11]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_intClkCount[11]~DUPLICATE_q\,
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: FF_X13_Y31_N35
\intClkCount[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~69_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[11]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N36
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( intClkCount(12) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( intClkCount(12) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(12),
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: LABCELL_X14_Y31_N3
\intClkCount[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \intClkCount[12]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \intClkCount[12]~feeder_combout\);

-- Location: FF_X14_Y31_N5
\intClkCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \intClkCount[12]~feeder_combout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(12));

-- Location: MLABCELL_X13_Y31_N39
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \intClkCount[13]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \intClkCount[13]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[13]~DUPLICATE_q\,
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: FF_X13_Y31_N41
\intClkCount[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[13]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N42
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( intClkCount(14) ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~22\ = CARRY(( intClkCount(14) ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(14),
	cin => \Add0~78\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X14_Y31_N17
\intClkCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~21_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(14));

-- Location: MLABCELL_X13_Y31_N45
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( intClkCount(15) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~18\ = CARRY(( intClkCount(15) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_intClkCount(15),
	cin => \Add0~22\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X14_Y31_N52
\intClkCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~17_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(15));

-- Location: MLABCELL_X13_Y31_N48
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \intClkCount[16]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~14\ = CARRY(( \intClkCount[16]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[16]~DUPLICATE_q\,
	cin => \Add0~18\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X13_Y31_N50
\intClkCount[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[16]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N51
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( intClkCount(17) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~2\ = CARRY(( intClkCount(17) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_intClkCount(17),
	cin => \Add0~14\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: FF_X13_Y31_N52
\intClkCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(17));

-- Location: FF_X13_Y31_N56
\intClkCount[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[18]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N54
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \intClkCount[18]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \intClkCount[18]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[18]~DUPLICATE_q\,
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: FF_X13_Y31_N55
\intClkCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(18));

-- Location: FF_X13_Y31_N59
\intClkCount[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[19]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y31_N57
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \intClkCount[19]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_intClkCount[19]~DUPLICATE_q\,
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\);

-- Location: FF_X13_Y31_N58
\intClkCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(19));

-- Location: FF_X13_Y31_N49
\intClkCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(16));

-- Location: FF_X13_Y31_N28
\intClkCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(9));

-- Location: FF_X13_Y31_N34
\intClkCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~69_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(11));

-- Location: FF_X13_Y31_N40
\intClkCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(13));

-- Location: LABCELL_X14_Y31_N54
\LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ( !intClkCount(13) & ( (!intClkCount(10) & (!intClkCount(12) & !intClkCount(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_intClkCount(10),
	datac => ALT_INV_intClkCount(12),
	datad => ALT_INV_intClkCount(11),
	dataf => ALT_INV_intClkCount(13),
	combout => \LessThan0~2_combout\);

-- Location: FF_X13_Y31_N19
\intClkCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~41_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(6));

-- Location: FF_X13_Y31_N1
\intClkCount[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[0]~DUPLICATE_q\);

-- Location: FF_X13_Y31_N22
\intClkCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~37_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(7));

-- Location: FF_X13_Y31_N10
\intClkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(3));

-- Location: FF_X13_Y31_N16
\intClkCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~45_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => intClkCount(5));

-- Location: FF_X13_Y31_N13
\intClkCount[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~49_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \intClkCount[4]~DUPLICATE_q\);

-- Location: LABCELL_X14_Y31_N48
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( \intClkCount[4]~DUPLICATE_q\ & ( intClkCount(1) & ( (intClkCount(3) & (intClkCount(2) & intClkCount(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_intClkCount(3),
	datac => ALT_INV_intClkCount(2),
	datad => ALT_INV_intClkCount(5),
	datae => \ALT_INV_intClkCount[4]~DUPLICATE_q\,
	dataf => ALT_INV_intClkCount(1),
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X14_Y31_N18
\LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ( !intClkCount(7) & ( \LessThan0~0_combout\ & ( (!intClkCount(6) & (!intClkCount(8) & !\intClkCount[0]~DUPLICATE_q\)) ) ) ) # ( !intClkCount(7) & ( !\LessThan0~0_combout\ & ( (!intClkCount(6) & !intClkCount(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_intClkCount(6),
	datac => ALT_INV_intClkCount(8),
	datad => \ALT_INV_intClkCount[0]~DUPLICATE_q\,
	datae => ALT_INV_intClkCount(7),
	dataf => \ALT_INV_LessThan0~0_combout\,
	combout => \LessThan0~1_combout\);

-- Location: LABCELL_X14_Y31_N12
\LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ( \LessThan0~2_combout\ & ( \LessThan0~1_combout\ & ( !intClkCount(15) ) ) ) # ( !\LessThan0~2_combout\ & ( \LessThan0~1_combout\ & ( (!intClkCount(15) & !intClkCount(14)) ) ) ) # ( \LessThan0~2_combout\ & ( !\LessThan0~1_combout\ 
-- & ( (!intClkCount(15) & ((!intClkCount(9)) # (!intClkCount(14)))) ) ) ) # ( !\LessThan0~2_combout\ & ( !\LessThan0~1_combout\ & ( (!intClkCount(15) & !intClkCount(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011001100000011001100000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_intClkCount(15),
	datac => ALT_INV_intClkCount(9),
	datad => ALT_INV_intClkCount(14),
	datae => \ALT_INV_LessThan0~2_combout\,
	dataf => \ALT_INV_LessThan0~1_combout\,
	combout => \LessThan0~3_combout\);

-- Location: LABCELL_X14_Y31_N33
\LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = ( !\LessThan0~3_combout\ & ( (intClkCount(17) & (intClkCount(18) & (intClkCount(19) & intClkCount(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_intClkCount(17),
	datab => ALT_INV_intClkCount(18),
	datac => ALT_INV_intClkCount(19),
	datad => ALT_INV_intClkCount(16),
	dataf => \ALT_INV_LessThan0~3_combout\,
	combout => \LessThan0~4_combout\);

-- Location: LABCELL_X14_Y31_N24
\cpu1|u0|M1_n~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|M1_n~1_combout\ = ( \cpu1|u0|M1_n~q\ & ( \cpu1|u0|M1_n~0_combout\ ) ) # ( !\cpu1|u0|M1_n~q\ & ( \cpu1|u0|M1_n~0_combout\ ) ) # ( \cpu1|u0|M1_n~q\ & ( !\cpu1|u0|M1_n~0_combout\ & ( (!\cpu1|u0|mcode|Mux57~4_combout\) # (((!\cpu1|u0|TState\(1)) # 
-- (\cpu1|u0|TState\(2))) # (\cpu1|u0|TState\(0))) ) ) ) # ( !\cpu1|u0|M1_n~q\ & ( !\cpu1|u0|M1_n~0_combout\ & ( (!\cpu1|u0|TState\(0) & (!\cpu1|u0|TState\(2) & !\cpu1|u0|TState\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000111111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|ALT_INV_TState\(0),
	datac => \cpu1|u0|ALT_INV_TState\(2),
	datad => \cpu1|u0|ALT_INV_TState\(1),
	datae => \cpu1|u0|ALT_INV_M1_n~q\,
	dataf => \cpu1|u0|ALT_INV_M1_n~0_combout\,
	combout => \cpu1|u0|M1_n~1_combout\);

-- Location: FF_X14_Y31_N26
\cpu1|u0|M1_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|M1_n~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|M1_n~q\);

-- Location: LABCELL_X14_Y31_N6
\n_int50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_int50~0_combout\ = ( \n_int50~q\ & ( \cpu1|u0|M1_n~q\ & ( !\LessThan0~4_combout\ ) ) ) # ( !\n_int50~q\ & ( \cpu1|u0|M1_n~q\ & ( \cpu1|IORQ_n~q\ ) ) ) # ( \n_int50~q\ & ( !\cpu1|u0|M1_n~q\ & ( !\LessThan0~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101010101011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_IORQ_n~q\,
	datac => \ALT_INV_LessThan0~4_combout\,
	datae => \ALT_INV_n_int50~q\,
	dataf => \cpu1|u0|ALT_INV_M1_n~q\,
	combout => \n_int50~0_combout\);

-- Location: FF_X14_Y31_N8
n_int50 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \n_int50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n_int50~q\);

-- Location: LABCELL_X14_Y31_N30
\cpu1|u0|INT_s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|INT_s~0_combout\ = ( !\n_int50~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_n_int50~q\,
	combout => \cpu1|u0|INT_s~0_combout\);

-- Location: FF_X14_Y31_N31
\cpu1|u0|INT_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|INT_s~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|INT_s~q\);

-- Location: MLABCELL_X9_Y34_N48
\cpu1|u0|IntE_FF1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IntE_FF1~2_combout\ = ( \cpu1|u0|IntE_FF1~q\ & ( \cpu1|u0|IntE_FF2~0_combout\ & ( (!\cpu1|u0|Equal57~0_combout\) # ((!\cpu1|u0|mcode|Mux287~3_combout\) # (\cpu1|u0|IntE_FF2~q\)) ) ) ) # ( !\cpu1|u0|IntE_FF1~q\ & ( \cpu1|u0|IntE_FF2~0_combout\ & ( 
-- (\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|mcode|Mux287~3_combout\ & (\cpu1|u0|mcode|Mux290~0_combout\)) # (\cpu1|u0|mcode|Mux287~3_combout\ & ((\cpu1|u0|IntE_FF2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000101011110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux287~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux290~0_combout\,
	datad => \cpu1|u0|ALT_INV_IntE_FF2~q\,
	datae => \cpu1|u0|ALT_INV_IntE_FF1~q\,
	dataf => \cpu1|u0|ALT_INV_IntE_FF2~0_combout\,
	combout => \cpu1|u0|IntE_FF1~2_combout\);

-- Location: FF_X9_Y34_N50
\cpu1|u0|IntE_FF1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IntE_FF1~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IntE_FF1~q\);

-- Location: LABCELL_X10_Y32_N9
\cpu1|u0|Equal56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal56~0_combout\ = ( \cpu1|u0|alu|Q_t~4_combout\ & ( \cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|mcode|Mux228~0_combout\ & (\cpu1|u0|Equal3~0_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) ) ) ) # ( !\cpu1|u0|alu|Q_t~4_combout\ & ( 
-- \cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|mcode|Mux228~0_combout\ & (\cpu1|u0|Equal3~0_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) ) ) ) # ( \cpu1|u0|alu|Q_t~4_combout\ & ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|Equal3~0_combout\ & 
-- \cpu1|u0|mcode|Mux279~0_combout\) ) ) ) # ( !\cpu1|u0|alu|Q_t~4_combout\ & ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|mcode|Mux228~0_combout\ & (\cpu1|u0|Equal3~0_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000011001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux228~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	combout => \cpu1|u0|Equal56~0_combout\);

-- Location: MLABCELL_X9_Y34_N12
\cpu1|u0|IntE_FF1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IntE_FF1~1_combout\ = ( \cpu1|u0|M1_n~0_combout\ & ( (!\cpu1|u0|mcode|Mux290~0_combout\ & (\cpu1|u0|INT_s~q\ & (\cpu1|u0|IntE_FF1~q\ & !\cpu1|u0|Equal56~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux290~0_combout\,
	datab => \cpu1|u0|ALT_INV_INT_s~q\,
	datac => \cpu1|u0|ALT_INV_IntE_FF1~q\,
	datad => \cpu1|u0|ALT_INV_Equal56~0_combout\,
	dataf => \cpu1|u0|ALT_INV_M1_n~0_combout\,
	combout => \cpu1|u0|IntE_FF1~1_combout\);

-- Location: MLABCELL_X9_Y34_N6
\cpu1|u0|IntE_FF2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IntE_FF2~0_combout\ = ( \cpu1|u0|mcode|Mux86~1_combout\ & ( !\cpu1|u0|IntE_FF1~1_combout\ & ( (!\cpu1|u0|Equal57~2_combout\) # ((!\cpu1|u0|mcode|Mux86~0_combout\) # ((!\cpu1|u0|mcode|Mux102~1_combout\) # (!\cpu1|u0|IntE_FF1~0_combout\))) ) ) ) # 
-- ( !\cpu1|u0|mcode|Mux86~1_combout\ & ( !\cpu1|u0|IntE_FF1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux86~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	datad => \cpu1|u0|ALT_INV_IntE_FF1~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux86~1_combout\,
	dataf => \cpu1|u0|ALT_INV_IntE_FF1~1_combout\,
	combout => \cpu1|u0|IntE_FF2~0_combout\);

-- Location: MLABCELL_X9_Y34_N39
\cpu1|u0|IntE_FF2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IntE_FF2~1_combout\ = ( \cpu1|u0|IntE_FF2~0_combout\ & ( ((\cpu1|u0|mcode|Mux290~0_combout\ & \cpu1|u0|Equal57~0_combout\)) # (\cpu1|u0|IntE_FF2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux290~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datad => \cpu1|u0|ALT_INV_IntE_FF2~q\,
	dataf => \cpu1|u0|ALT_INV_IntE_FF2~0_combout\,
	combout => \cpu1|u0|IntE_FF2~1_combout\);

-- Location: FF_X9_Y34_N40
\cpu1|u0|IntE_FF2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IntE_FF2~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IntE_FF2~DUPLICATE_q\);

-- Location: FF_X6_Y34_N38
\cpu1|u0|Fp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(2));

-- Location: LABCELL_X6_Y34_N36
\cpu1|u0|F~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~13_combout\ = ( \cpu1|u0|F\(2) & ( \cpu1|u0|F~3_combout\ & ( (!\cpu1|u0|F~12_combout\ & ((!\cpu1|u0|Fp\(2)))) # (\cpu1|u0|F~12_combout\ & (\cpu1|u0|IntE_FF2~DUPLICATE_q\)) ) ) ) # ( !\cpu1|u0|F\(2) & ( \cpu1|u0|F~3_combout\ & ( 
-- (!\cpu1|u0|F~12_combout\ & ((!\cpu1|u0|Fp\(2)))) # (\cpu1|u0|F~12_combout\ & (\cpu1|u0|IntE_FF2~DUPLICATE_q\)) ) ) ) # ( \cpu1|u0|F\(2) & ( !\cpu1|u0|F~3_combout\ & ( (\cpu1|u0|F~12_combout\ & \cpu1|u0|IntE_FF2~DUPLICATE_q\) ) ) ) # ( !\cpu1|u0|F\(2) & ( 
-- !\cpu1|u0|F~3_combout\ & ( (!\cpu1|u0|F~12_combout\) # (\cpu1|u0|IntE_FF2~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000100010001000110110001101100011011000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~12_combout\,
	datab => \cpu1|u0|ALT_INV_IntE_FF2~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_Fp\(2),
	datae => \cpu1|u0|ALT_INV_F\(2),
	dataf => \cpu1|u0|ALT_INV_F~3_combout\,
	combout => \cpu1|u0|F~13_combout\);

-- Location: LABCELL_X5_Y34_N21
\cpu1|u0|alu|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux9~1_combout\ = ( \cpu1|u0|ALU_Op_r\(1) & ( !\cpu1|u0|ALU_Op_r\(0) ) ) # ( !\cpu1|u0|ALU_Op_r\(1) & ( \cpu1|u0|ALU_Op_r\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	dataf => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	combout => \cpu1|u0|alu|Mux9~1_combout\);

-- Location: LABCELL_X5_Y31_N42
\cpu1|u0|alu|F_Out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~5_combout\ = ( \cpu1|u0|BusA\(6) & ( !\cpu1|u0|BusA[5]~DUPLICATE_q\ $ (!\cpu1|u0|BusA[4]~DUPLICATE_q\ $ (!\cpu1|u0|BusA[7]~DUPLICATE_q\)) ) ) # ( !\cpu1|u0|BusA\(6) & ( !\cpu1|u0|BusA[5]~DUPLICATE_q\ $ (!\cpu1|u0|BusA[4]~DUPLICATE_q\ $ 
-- (\cpu1|u0|BusA[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_BusA\(6),
	combout => \cpu1|u0|alu|F_Out~5_combout\);

-- Location: LABCELL_X5_Y30_N0
\cpu1|u0|alu|Q_t~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~36_combout\ = ( \cpu1|u0|ALU_Op_r\(0) & ( \cpu1|u0|BusB\(1) & ( \cpu1|u0|BusB\(5) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(0) & ( \cpu1|u0|BusB\(1) ) ) # ( \cpu1|u0|ALU_Op_r\(0) & ( !\cpu1|u0|BusB\(1) & ( \cpu1|u0|BusB\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_BusB\(5),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	dataf => \cpu1|u0|ALT_INV_BusB\(1),
	combout => \cpu1|u0|alu|Q_t~36_combout\);

-- Location: LABCELL_X5_Y30_N45
\cpu1|u0|alu|F_Out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~6_combout\ = ( \cpu1|u0|alu|Q_t~36_combout\ & ( \cpu1|u0|alu|Q_t~34_combout\ & ( !\cpu1|u0|alu|Q_t~17_combout\ $ (!\cpu1|u0|alu|Q_t~35_combout\ $ (\cpu1|u0|alu|F_Out~5_combout\)) ) ) ) # ( !\cpu1|u0|alu|Q_t~36_combout\ & ( 
-- \cpu1|u0|alu|Q_t~34_combout\ & ( !\cpu1|u0|alu|Q_t~17_combout\ $ (!\cpu1|u0|alu|Q_t~35_combout\ $ (!\cpu1|u0|alu|F_Out~5_combout\)) ) ) ) # ( \cpu1|u0|alu|Q_t~36_combout\ & ( !\cpu1|u0|alu|Q_t~34_combout\ & ( !\cpu1|u0|alu|Q_t~17_combout\ $ 
-- (!\cpu1|u0|alu|Q_t~35_combout\ $ (!\cpu1|u0|alu|F_Out~5_combout\)) ) ) ) # ( !\cpu1|u0|alu|Q_t~36_combout\ & ( !\cpu1|u0|alu|Q_t~34_combout\ & ( !\cpu1|u0|alu|Q_t~17_combout\ $ (!\cpu1|u0|alu|Q_t~35_combout\ $ (\cpu1|u0|alu|F_Out~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001100101101001011010010110100101100110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~17_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~35_combout\,
	datac => \cpu1|u0|alu|ALT_INV_F_Out~5_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~36_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~34_combout\,
	combout => \cpu1|u0|alu|F_Out~6_combout\);

-- Location: LABCELL_X5_Y30_N36
\cpu1|u0|alu|F_Out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~4_combout\ = ( \cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( \cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( !\cpu1|u0|alu|DAA_Q[3]~14_combout\ $ (!\cpu1|u0|BusA[0]~DUPLICATE_q\ $ (\cpu1|u0|alu|DAA_Q[1]~15_combout\)) ) ) ) # ( 
-- !\cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( \cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( !\cpu1|u0|alu|DAA_Q[3]~14_combout\ $ (!\cpu1|u0|BusA[0]~DUPLICATE_q\ $ (!\cpu1|u0|alu|DAA_Q[1]~15_combout\)) ) ) ) # ( \cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( 
-- !\cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( !\cpu1|u0|alu|DAA_Q[3]~14_combout\ $ (!\cpu1|u0|BusA[0]~DUPLICATE_q\ $ (!\cpu1|u0|alu|DAA_Q[1]~15_combout\)) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[4]~12_combout\ & ( !\cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( 
-- !\cpu1|u0|alu|DAA_Q[3]~14_combout\ $ (!\cpu1|u0|BusA[0]~DUPLICATE_q\ $ (\cpu1|u0|alu|DAA_Q[1]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011110000110011110011000011001111000011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|alu|ALT_INV_DAA_Q[3]~14_combout\,
	datac => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datad => \cpu1|u0|alu|ALT_INV_DAA_Q[1]~15_combout\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q[4]~12_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[2]~13_combout\,
	combout => \cpu1|u0|alu|F_Out~4_combout\);

-- Location: LABCELL_X6_Y31_N39
\cpu1|u0|alu|DAA_Q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~0_combout\ = ( \cpu1|u0|alu|Add3~1_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\) # (\cpu1|u0|BusA[6]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|alu|Add3~1_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & \cpu1|u0|BusA[6]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datab => \cpu1|u0|ALT_INV_BusA[6]~DUPLICATE_q\,
	dataf => \cpu1|u0|alu|ALT_INV_Add3~1_sumout\,
	combout => \cpu1|u0|alu|DAA_Q~0_combout\);

-- Location: LABCELL_X5_Y31_N39
\cpu1|u0|alu|DAA_Q~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q~5_combout\ = ( \cpu1|u0|alu|Add5~5_sumout\ & ( (!\cpu1|u0|alu|process_0~0_combout\) # (\cpu1|u0|BusA\(6)) ) ) # ( !\cpu1|u0|alu|Add5~5_sumout\ & ( (\cpu1|u0|alu|process_0~0_combout\ & \cpu1|u0|BusA\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_BusA\(6),
	dataf => \cpu1|u0|alu|ALT_INV_Add5~5_sumout\,
	combout => \cpu1|u0|alu|DAA_Q~5_combout\);

-- Location: LABCELL_X6_Y31_N24
\cpu1|u0|alu|DAA_Q[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|DAA_Q[6]~9_combout\ = ( \cpu1|u0|alu|DAA_Q~1_combout\ & ( \cpu1|u0|alu|DAA_Q~5_combout\ & ( (!\cpu1|u0|F\(1) & (((!\cpu1|u0|alu|DAA_Q~4_combout\)) # (\cpu1|u0|alu|DAA_Q[6]~8_combout\))) # (\cpu1|u0|F\(1) & (((\cpu1|u0|alu|DAA_Q~0_combout\)))) 
-- ) ) ) # ( !\cpu1|u0|alu|DAA_Q~1_combout\ & ( \cpu1|u0|alu|DAA_Q~5_combout\ & ( (!\cpu1|u0|F\(1) & (((!\cpu1|u0|alu|DAA_Q~4_combout\)) # (\cpu1|u0|alu|DAA_Q[6]~8_combout\))) # (\cpu1|u0|F\(1) & (!\cpu1|u0|alu|DAA_Q[6]~8_combout\ $ 
-- (((\cpu1|u0|alu|DAA_Q~0_combout\))))) ) ) ) # ( \cpu1|u0|alu|DAA_Q~1_combout\ & ( !\cpu1|u0|alu|DAA_Q~5_combout\ & ( (!\cpu1|u0|F\(1) & (!\cpu1|u0|alu|DAA_Q[6]~8_combout\ & (\cpu1|u0|alu|DAA_Q~4_combout\))) # (\cpu1|u0|F\(1) & 
-- (((\cpu1|u0|alu|DAA_Q~0_combout\)))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q~1_combout\ & ( !\cpu1|u0|alu|DAA_Q~5_combout\ & ( (!\cpu1|u0|F\(1) & (!\cpu1|u0|alu|DAA_Q[6]~8_combout\ & (\cpu1|u0|alu|DAA_Q~4_combout\))) # (\cpu1|u0|F\(1) & 
-- (!\cpu1|u0|alu|DAA_Q[6]~8_combout\ $ (((\cpu1|u0|alu|DAA_Q~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000011001000010000101110111100110101100111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(1),
	datab => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~8_combout\,
	datac => \cpu1|u0|alu|ALT_INV_DAA_Q~4_combout\,
	datad => \cpu1|u0|alu|ALT_INV_DAA_Q~0_combout\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q~5_combout\,
	combout => \cpu1|u0|alu|DAA_Q[6]~9_combout\);

-- Location: LABCELL_X5_Y34_N0
\cpu1|u0|alu|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux28~3_combout\ = ( \cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( \cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (!\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|alu|DAA_Q[7]~10_combout\ $ (((!\cpu1|u0|alu|F_Out~4_combout\))))) # (\cpu1|u0|ALU_Op_r\(1) & 
-- (((\cpu1|u0|F\(2))))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( \cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (!\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|alu|DAA_Q[7]~10_combout\ $ (((\cpu1|u0|alu|F_Out~4_combout\))))) # (\cpu1|u0|ALU_Op_r\(1) & 
-- (((\cpu1|u0|F\(2))))) ) ) ) # ( \cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( !\cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (!\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|alu|DAA_Q[7]~10_combout\ $ (((\cpu1|u0|alu|F_Out~4_combout\))))) # (\cpu1|u0|ALU_Op_r\(1) & 
-- (((\cpu1|u0|F\(2))))) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( !\cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (!\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|alu|DAA_Q[7]~10_combout\ $ (((!\cpu1|u0|alu|F_Out~4_combout\))))) # (\cpu1|u0|ALU_Op_r\(1) & 
-- (((\cpu1|u0|F\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000110011101001010011001110100101001100110101101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_DAA_Q[7]~10_combout\,
	datab => \cpu1|u0|ALT_INV_F\(2),
	datac => \cpu1|u0|alu|ALT_INV_F_Out~4_combout\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~9_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[5]~11_combout\,
	combout => \cpu1|u0|alu|Mux28~3_combout\);

-- Location: MLABCELL_X4_Y32_N6
\cpu1|u0|alu|Q_t~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~28_combout\ = ( \cpu1|u0|BusA[5]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(3)) # (\cpu1|u0|BusA[7]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|BusA[5]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(3) & \cpu1|u0|BusA[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~28_combout\);

-- Location: LABCELL_X5_Y33_N6
\cpu1|u0|alu|F_Out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~2_combout\ = !\cpu1|u0|alu|Q_t~32_combout\ $ (!\cpu1|u0|alu|Q_t~33_combout\ $ (\cpu1|u0|alu|Q_t~31_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|alu|ALT_INV_Q_t~32_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~33_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~31_combout\,
	combout => \cpu1|u0|alu|F_Out~2_combout\);

-- Location: LABCELL_X6_Y32_N6
\cpu1|u0|alu|F_Out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~3_combout\ = ( \cpu1|u0|alu|F_Out~2_combout\ & ( !\cpu1|u0|alu|Q_t~30_combout\ $ (!\cpu1|u0|alu|Q_t~29_combout\ $ (!\cpu1|u0|alu|Mux22~0_combout\ $ (\cpu1|u0|alu|Q_t~28_combout\))) ) ) # ( !\cpu1|u0|alu|F_Out~2_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~30_combout\ $ (!\cpu1|u0|alu|Q_t~29_combout\ $ (!\cpu1|u0|alu|Mux22~0_combout\ $ (!\cpu1|u0|alu|Q_t~28_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~30_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~29_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux22~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~28_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_F_Out~2_combout\,
	combout => \cpu1|u0|alu|F_Out~3_combout\);

-- Location: LABCELL_X5_Y34_N6
\cpu1|u0|alu|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux28~1_combout\ = ( \cpu1|u0|alu|F_Out~3_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|mcode|Mux279~0_combout\ & ((\cpu1|u0|alu|Mux21~0_combout\))) # (\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|F\(2))))) ) ) # ( 
-- !\cpu1|u0|alu|F_Out~3_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|alu|Mux21~0_combout\))) # (\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|F\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010001000101000001000100000001010100010000000101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_F\(2),
	datac => \cpu1|u0|alu|ALT_INV_Mux21~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_F_Out~3_combout\,
	combout => \cpu1|u0|alu|Mux28~1_combout\);

-- Location: MLABCELL_X4_Y33_N21
\cpu1|u0|alu|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~3_combout\ = ( \cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|IR\(3) & (!\cpu1|u0|BusB\(0))) # (\cpu1|u0|IR\(3) & ((!\cpu1|u0|BusB\(1)))))) ) ) # ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( \cpu1|u0|ALU_Op_r\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(3),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datac => \cpu1|u0|ALT_INV_BusB\(0),
	datad => \cpu1|u0|ALT_INV_BusB\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	combout => \cpu1|u0|alu|Mux24~3_combout\);

-- Location: MLABCELL_X4_Y33_N12
\cpu1|u0|alu|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~4_combout\ = ( \cpu1|u0|alu|Mux7~7_combout\ & ( ((\cpu1|u0|alu|Mux7~3_combout\ & \cpu1|u0|BusB\(2))) # (\cpu1|u0|BusB\(3)) ) ) # ( !\cpu1|u0|alu|Mux7~7_combout\ & ( (\cpu1|u0|alu|Mux7~3_combout\ & \cpu1|u0|BusB\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB\(3),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~3_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~7_combout\,
	combout => \cpu1|u0|alu|Mux24~4_combout\);

-- Location: MLABCELL_X4_Y33_N9
\cpu1|u0|alu|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~5_combout\ = ( \cpu1|u0|mcode|Mux102~0_combout\ & ( (\cpu1|u0|alu|Mux24~3_combout\ & (!\cpu1|u0|alu|Mux24~4_combout\ & !\cpu1|u0|BusB[6]~DUPLICATE_q\)) ) ) # ( !\cpu1|u0|mcode|Mux102~0_combout\ & ( (\cpu1|u0|alu|Mux24~3_combout\ & 
-- !\cpu1|u0|alu|Mux24~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux24~3_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux24~4_combout\,
	datad => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	combout => \cpu1|u0|alu|Mux24~5_combout\);

-- Location: MLABCELL_X4_Y33_N15
\cpu1|u0|alu|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~2_combout\ = ( \cpu1|u0|alu|Mux7~6_combout\ & ( ((\cpu1|u0|alu|Mux7~5_combout\ & \cpu1|u0|BusB\(4))) # (\cpu1|u0|BusB\(7)) ) ) # ( !\cpu1|u0|alu|Mux7~6_combout\ & ( (\cpu1|u0|alu|Mux7~5_combout\ & \cpu1|u0|BusB\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|alu|ALT_INV_Mux7~5_combout\,
	datac => \cpu1|u0|ALT_INV_BusB\(4),
	datad => \cpu1|u0|ALT_INV_BusB\(7),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~6_combout\,
	combout => \cpu1|u0|alu|Mux24~2_combout\);

-- Location: MLABCELL_X4_Y33_N0
\cpu1|u0|alu|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~6_combout\ = ( !\cpu1|u0|alu|Mux24~2_combout\ & ( (\cpu1|u0|alu|Mux24~5_combout\ & ((!\cpu1|u0|alu|Mux7~4_combout\) # (!\cpu1|u0|BusB\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|alu|ALT_INV_Mux24~5_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux7~4_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(5),
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~2_combout\,
	combout => \cpu1|u0|alu|Mux24~6_combout\);

-- Location: LABCELL_X5_Y34_N9
\cpu1|u0|alu|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux28~2_combout\ = ( \cpu1|u0|alu|Mux24~6_combout\ & ( (\cpu1|u0|F\(2) & \cpu1|u0|ALU_Op_r\(1)) ) ) # ( !\cpu1|u0|alu|Mux24~6_combout\ & ( (!\cpu1|u0|ALU_Op_r\(1) & ((!\cpu1|u0|alu|Mux28~1_combout\))) # (\cpu1|u0|ALU_Op_r\(1) & 
-- (\cpu1|u0|F\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110011111100000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_F\(2),
	datac => \cpu1|u0|alu|ALT_INV_Mux28~1_combout\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~6_combout\,
	combout => \cpu1|u0|alu|Mux28~2_combout\);

-- Location: LABCELL_X5_Y34_N18
\cpu1|u0|alu|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux28~4_combout\ = ( \cpu1|u0|alu|Mux28~2_combout\ & ( (\cpu1|u0|ALU_Op_r\(2) & ((!\cpu1|u0|alu|Mux9~1_combout\ & ((!\cpu1|u0|alu|Mux28~3_combout\))) # (\cpu1|u0|alu|Mux9~1_combout\ & (!\cpu1|u0|alu|F_Out~6_combout\)))) ) ) # ( 
-- !\cpu1|u0|alu|Mux28~2_combout\ & ( (!\cpu1|u0|ALU_Op_r\(2)) # ((!\cpu1|u0|alu|Mux9~1_combout\ & ((!\cpu1|u0|alu|Mux28~3_combout\))) # (\cpu1|u0|alu|Mux9~1_combout\ & (!\cpu1|u0|alu|F_Out~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011011100111111101101110000110010000100000011001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux9~1_combout\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datac => \cpu1|u0|alu|ALT_INV_F_Out~6_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux28~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux28~2_combout\,
	combout => \cpu1|u0|alu|Mux28~4_combout\);

-- Location: LABCELL_X6_Y32_N24
\cpu1|u0|alu|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux9~0_combout\ = ( \cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add1~5_sumout\ & ( (!\cpu1|u0|BusB[6]~DUPLICATE_q\ & ((!\cpu1|u0|ALU_Op_r\(1) & (\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|BusA\(6))) # (\cpu1|u0|ALU_Op_r\(1) & ((\cpu1|u0|BusA\(6)) # 
-- (\cpu1|u0|ALU_Op_r\(0)))))) # (\cpu1|u0|BusB[6]~DUPLICATE_q\ & ((!\cpu1|u0|ALU_Op_r\(0) $ (!\cpu1|u0|BusA\(6))) # (\cpu1|u0|ALU_Op_r\(1)))) ) ) ) # ( !\cpu1|u0|ALU_Op_r\(2) & ( \cpu1|u0|alu|Add1~5_sumout\ ) ) # ( \cpu1|u0|ALU_Op_r\(2) & ( 
-- !\cpu1|u0|alu|Add1~5_sumout\ & ( (!\cpu1|u0|BusB[6]~DUPLICATE_q\ & (\cpu1|u0|BusA\(6) & (!\cpu1|u0|ALU_Op_r\(1) $ (!\cpu1|u0|ALU_Op_r\(0))))) # (\cpu1|u0|BusB[6]~DUPLICATE_q\ & (!\cpu1|u0|ALU_Op_r\(0) $ (((!\cpu1|u0|ALU_Op_r\(1) & !\cpu1|u0|BusA\(6)))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101000111100011111111111111110001011101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datad => \cpu1|u0|ALT_INV_BusA\(6),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Add1~5_sumout\,
	combout => \cpu1|u0|alu|Mux9~0_combout\);

-- Location: MLABCELL_X4_Y32_N30
\cpu1|u0|alu|F_Out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~0_combout\ = ( \cpu1|u0|alu|Mux12~0_combout\ & ( !\cpu1|u0|alu|Mux14~0_combout\ $ (!\cpu1|u0|alu|Mux15~0_combout\ $ (!\cpu1|u0|alu|Mux13~0_combout\)) ) ) # ( !\cpu1|u0|alu|Mux12~0_combout\ & ( !\cpu1|u0|alu|Mux14~0_combout\ $ 
-- (!\cpu1|u0|alu|Mux15~0_combout\ $ (\cpu1|u0|alu|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux14~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux15~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux13~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux12~0_combout\,
	combout => \cpu1|u0|alu|F_Out~0_combout\);

-- Location: LABCELL_X5_Y34_N54
\cpu1|u0|alu|F_Out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|F_Out~1_combout\ = ( \cpu1|u0|alu|Mux10~0_combout\ & ( !\cpu1|u0|alu|Mux9~0_combout\ $ (!\cpu1|u0|alu|Mux8~0_combout\ $ (!\cpu1|u0|alu|F_Out~0_combout\ $ (\cpu1|u0|alu|Mux11~0_combout\))) ) ) # ( !\cpu1|u0|alu|Mux10~0_combout\ & ( 
-- !\cpu1|u0|alu|Mux9~0_combout\ $ (!\cpu1|u0|alu|Mux8~0_combout\ $ (!\cpu1|u0|alu|F_Out~0_combout\ $ (!\cpu1|u0|alu|Mux11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux9~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Mux8~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_F_Out~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux11~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux10~0_combout\,
	combout => \cpu1|u0|alu|F_Out~1_combout\);

-- Location: LABCELL_X5_Y34_N48
\cpu1|u0|alu|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux28~0_combout\ = ( \cpu1|u0|alu|F_Out~1_combout\ & ( \cpu1|u0|alu|Add2~0_combout\ & ( (!\cpu1|u0|alu|Add1~1_sumout\ & ((!\cpu1|u0|ALU_Op_r\(2)) # ((\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|ALU_Op_r\(1))))) ) ) ) # ( !\cpu1|u0|alu|F_Out~1_combout\ & 
-- ( \cpu1|u0|alu|Add2~0_combout\ & ( (!\cpu1|u0|alu|Add1~1_sumout\) # ((\cpu1|u0|ALU_Op_r\(2) & ((!\cpu1|u0|ALU_Op_r\(0)) # (!\cpu1|u0|ALU_Op_r\(1))))) ) ) ) # ( \cpu1|u0|alu|F_Out~1_combout\ & ( !\cpu1|u0|alu|Add2~0_combout\ & ( 
-- (\cpu1|u0|alu|Add1~1_sumout\ & ((!\cpu1|u0|ALU_Op_r\(2)) # ((\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|ALU_Op_r\(1))))) ) ) ) # ( !\cpu1|u0|alu|F_Out~1_combout\ & ( !\cpu1|u0|alu|Add2~0_combout\ & ( ((\cpu1|u0|ALU_Op_r\(2) & ((!\cpu1|u0|ALU_Op_r\(0)) # 
-- (!\cpu1|u0|ALU_Op_r\(1))))) # (\cpu1|u0|alu|Add1~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111101111000011110000000111110000111111101111000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|alu|ALT_INV_Add1~1_sumout\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datae => \cpu1|u0|alu|ALT_INV_F_Out~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Add2~0_combout\,
	combout => \cpu1|u0|alu|Mux28~0_combout\);

-- Location: LABCELL_X5_Y34_N30
\cpu1|u0|alu|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux28~5_combout\ = ( \cpu1|u0|alu|Mux28~0_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & (((!\cpu1|u0|Arith16_r~q\) # (!\cpu1|u0|F\(2))))) # (\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|alu|Mux28~4_combout\)) ) ) # ( !\cpu1|u0|alu|Mux28~0_combout\ & ( 
-- (!\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|Arith16_r~q\ & !\cpu1|u0|F\(2))))) # (\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|alu|Mux28~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000111011101110100011101110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux28~4_combout\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|ALT_INV_Arith16_r~q\,
	datad => \cpu1|u0|ALT_INV_F\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Mux28~0_combout\,
	combout => \cpu1|u0|alu|Mux28~5_combout\);

-- Location: LABCELL_X7_Y36_N6
\cpu1|u0|F~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~14_combout\ = ( \cpu1|u0|alu|Mux28~5_combout\ & ( (!\cpu1|u0|process_0~5_combout\ & (((\cpu1|u0|F~13_combout\) # (\cpu1|u0|process_0~2_combout\)))) # (\cpu1|u0|process_0~5_combout\ & (!\cpu1|u0|F~11_combout\)) ) ) # ( 
-- !\cpu1|u0|alu|Mux28~5_combout\ & ( (!\cpu1|u0|process_0~5_combout\ & (((!\cpu1|u0|process_0~2_combout\ & \cpu1|u0|F~13_combout\)))) # (\cpu1|u0|process_0~5_combout\ & (!\cpu1|u0|F~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101010000011001010101000111111101010100011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~11_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datac => \cpu1|u0|ALT_INV_F~13_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~5_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux28~5_combout\,
	combout => \cpu1|u0|F~14_combout\);

-- Location: LABCELL_X7_Y36_N18
\cpu1|u0|F~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~50_combout\ = ( !\cpu1|u0|F~0_combout\ & ( (!\cpu1|u0|process_0~6_combout\ & ((((\cpu1|u0|F~14_combout\))))) # (\cpu1|u0|process_0~6_combout\ & ((!\cpu1|u0|IR\(1) & ((!\cpu1|u0|mcode|Mux231~0_combout\ & ((\cpu1|u0|F~14_combout\))) # 
-- (\cpu1|u0|mcode|Mux231~0_combout\ & (\cpu1|u0|IncDecZ~q\)))) # (\cpu1|u0|IR\(1) & (((\cpu1|u0|F~14_combout\)))))) ) ) # ( \cpu1|u0|F~0_combout\ & ( (((\cpu1|u0|Save_Mux[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000100000011110000111111111111101111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~6_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datae => \cpu1|u0|ALT_INV_F~0_combout\,
	dataf => \cpu1|u0|ALT_INV_F~14_combout\,
	datag => \cpu1|u0|ALT_INV_IncDecZ~q\,
	combout => \cpu1|u0|F~50_combout\);

-- Location: LABCELL_X7_Y36_N9
\cpu1|u0|F[2]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F[2]~61_combout\ = ( !\cpu1|u0|F~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_F~50_combout\,
	combout => \cpu1|u0|F[2]~61_combout\);

-- Location: FF_X7_Y36_N10
\cpu1|u0|F[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F[2]~61_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(2));

-- Location: LABCELL_X10_Y32_N27
\cpu1|u0|No_BTR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|No_BTR~0_combout\ = ( \cpu1|u0|IR\(0) & ( (\cpu1|u0|IR\(4) & (\cpu1|u0|F\(6) & ((!\cpu1|u0|F\(2)) # (\cpu1|u0|IR\(1))))) ) ) # ( !\cpu1|u0|IR\(0) & ( (\cpu1|u0|IR\(4) & ((!\cpu1|u0|IR\(1) & ((!\cpu1|u0|F\(2)))) # (\cpu1|u0|IR\(1) & 
-- (\cpu1|u0|F\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010001010100000001000100010000000100010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_F\(6),
	datac => \cpu1|u0|ALT_INV_F\(2),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|No_BTR~0_combout\);

-- Location: LABCELL_X17_Y32_N12
\cpu1|u0|No_BTR~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|No_BTR~1_combout\ = ( \cpu1|u0|process_0~6_combout\ & ( !\cpu1|u0|No_BTR~0_combout\ & ( \cpu1|u0|mcode|Mux231~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datae => \cpu1|u0|ALT_INV_process_0~6_combout\,
	dataf => \cpu1|u0|ALT_INV_No_BTR~0_combout\,
	combout => \cpu1|u0|No_BTR~1_combout\);

-- Location: FF_X17_Y32_N13
\cpu1|u0|No_BTR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|No_BTR~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|No_BTR~q\);

-- Location: LABCELL_X17_Y32_N6
\cpu1|u0|BTR_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|BTR_r~0_combout\ = ( \cpu1|u0|BTR_r~q\ & ( \cpu1|u0|No_BTR~q\ & ( (!\cpu1|u0|process_0~0_combout\) # (\cpu1|u0|Equal0~3_combout\) ) ) ) # ( \cpu1|u0|BTR_r~q\ & ( !\cpu1|u0|No_BTR~q\ & ( (!\cpu1|u0|process_0~0_combout\) # 
-- (((\cpu1|u0|mcode|Mux231~0_combout\ & \cpu1|u0|process_0~6_combout\)) # (\cpu1|u0|Equal0~3_combout\)) ) ) ) # ( !\cpu1|u0|BTR_r~q\ & ( !\cpu1|u0|No_BTR~q\ & ( (\cpu1|u0|mcode|Mux231~0_combout\ & (\cpu1|u0|process_0~0_combout\ & 
-- (\cpu1|u0|process_0~6_combout\ & !\cpu1|u0|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000110011011111111100000000000000001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~6_combout\,
	datad => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datae => \cpu1|u0|ALT_INV_BTR_r~q\,
	dataf => \cpu1|u0|ALT_INV_No_BTR~q\,
	combout => \cpu1|u0|BTR_r~0_combout\);

-- Location: FF_X17_Y32_N7
\cpu1|u0|BTR_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|BTR_r~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BTR_r~q\);

-- Location: LABCELL_X17_Y31_N57
\cpu1|u0|PC[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~6_combout\ = ( !\cpu1|u0|BTR_r~q\ & ( !\cpu1|u0|mcode|Mux293~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_BTR_r~q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux293~0_combout\,
	combout => \cpu1|u0|PC[2]~6_combout\);

-- Location: LABCELL_X17_Y31_N30
\cpu1|u0|PC[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~11_combout\ = (\cpu1|u0|process_0~0_combout\ & (((!\cpu1|u0|PC[2]~6_combout\) # (!\cpu1|u0|Equal57~0_combout\)) # (\cpu1|u0|mcode|Mux258~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000110100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux258~2_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~6_combout\,
	datac => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	combout => \cpu1|u0|PC[2]~11_combout\);

-- Location: LABCELL_X19_Y31_N15
\cpu1|u0|PC~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~25_combout\ = ( \cpu1|u0|Add2~25_sumout\ & ( (!\cpu1|u0|PC[2]~8_combout\ & (((\cpu1|u0|Add4~21_sumout\)) # (\cpu1|u0|PC[2]~12_combout\))) # (\cpu1|u0|PC[2]~8_combout\ & (!\cpu1|u0|PC[2]~12_combout\ & ((\cpu1|u0|TmpAddr\(6))))) ) ) # ( 
-- !\cpu1|u0|Add2~25_sumout\ & ( (!\cpu1|u0|PC[2]~12_combout\ & ((!\cpu1|u0|PC[2]~8_combout\ & (\cpu1|u0|Add4~21_sumout\)) # (\cpu1|u0|PC[2]~8_combout\ & ((\cpu1|u0|TmpAddr\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~8_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~12_combout\,
	datac => \cpu1|u0|ALT_INV_Add4~21_sumout\,
	datad => \cpu1|u0|ALT_INV_TmpAddr\(6),
	dataf => \cpu1|u0|ALT_INV_Add2~25_sumout\,
	combout => \cpu1|u0|PC~25_combout\);

-- Location: LABCELL_X19_Y31_N9
\cpu1|u0|PC~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC~26_combout\ = ( \cpu1|u0|PC~25_combout\ & ( (\cpu1|u0|Add3~25_sumout\) # (\cpu1|u0|PC[2]~11_combout\) ) ) # ( !\cpu1|u0|PC~25_combout\ & ( (!\cpu1|u0|PC[2]~11_combout\ & (((\cpu1|u0|Add3~25_sumout\)))) # (\cpu1|u0|PC[2]~11_combout\ & 
-- (\cpu1|u0|PC[2]~13_combout\ & (\cpu1|u0|Regs|Mux40~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC[2]~11_combout\,
	datab => \cpu1|u0|ALT_INV_PC[2]~13_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~8_combout\,
	datad => \cpu1|u0|ALT_INV_Add3~25_sumout\,
	dataf => \cpu1|u0|ALT_INV_PC~25_combout\,
	combout => \cpu1|u0|PC~26_combout\);

-- Location: FF_X19_Y31_N10
\cpu1|u0|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|PC~26_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|PC[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|PC\(6));

-- Location: LABCELL_X20_Y33_N30
\cpu1|u0|Mux85~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux85~1_combout\ = ( !\cpu1|u0|BusB[3]~1_combout\ & ( \cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|SP\(6) ) ) ) # ( \cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|SP\(14) ) ) ) # ( 
-- !\cpu1|u0|BusB[3]~1_combout\ & ( !\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ( !\cpu1|u0|F\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(6),
	datab => \cpu1|u0|ALT_INV_SP\(6),
	datac => \cpu1|u0|ALT_INV_SP\(14),
	datae => \cpu1|u0|ALT_INV_BusB[3]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	combout => \cpu1|u0|Mux85~1_combout\);

-- Location: LABCELL_X10_Y37_N48
\cpu1|u0|Regs|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux25~0_combout\ = ( \cpu1|u0|Regs|RegsL[6][6]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( (\cpu1|u0|Regs|RegsL[4][6]~q\) # (\cpu1|u0|RegAddrB[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][6]~q\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[1]~1_combout\ & \cpu1|u0|Regs|RegsL[4][6]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsL[6][6]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[5][6]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & 
-- (\cpu1|u0|Regs|RegsL[7][6]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsL[6][6]~q\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((\cpu1|u0|Regs|RegsL[5][6]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|Regs|RegsL[7][6]~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsL[7][6]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[5][6]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[4][6]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[6][6]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux25~0_combout\);

-- Location: MLABCELL_X9_Y37_N9
\cpu1|u0|Regs|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux25~1_combout\ = ( \cpu1|u0|Regs|RegsL[1][6]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & ((!\cpu1|u0|RegAddrB[0]~0_combout\) # ((\cpu1|u0|Regs|RegsL[0][6]~q\)))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][6]~q\)))) ) ) # 
-- ( !\cpu1|u0|Regs|RegsL[1][6]~q\ & ( (!\cpu1|u0|RegAddrB[1]~1_combout\ & (\cpu1|u0|RegAddrB[0]~0_combout\ & (\cpu1|u0|Regs|RegsL[0][6]~q\))) # (\cpu1|u0|RegAddrB[1]~1_combout\ & (((\cpu1|u0|Regs|RegsL[3][6]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL[0][6]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsL[3][6]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL[1][6]~q\,
	combout => \cpu1|u0|Regs|Mux25~1_combout\);

-- Location: LABCELL_X12_Y37_N33
\cpu1|u0|Regs|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux25~2_combout\ = ( \cpu1|u0|Regs|RegsL[2][6]~q\ & ( \cpu1|u0|Regs|Mux25~1_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\) # (\cpu1|u0|Regs|Mux25~0_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][6]~q\ & ( \cpu1|u0|Regs|Mux25~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (!\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux25~0_combout\))) ) ) ) # ( \cpu1|u0|Regs|RegsL[2][6]~q\ & ( !\cpu1|u0|Regs|Mux25~1_combout\ & ( 
-- (!\cpu1|u0|RegAddrB[2]~2_combout\ & (\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\ & ((\cpu1|u0|Regs|Mux25~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsL[2][6]~q\ & ( !\cpu1|u0|Regs|Mux25~1_combout\ & ( (\cpu1|u0|RegAddrB[2]~2_combout\ 
-- & \cpu1|u0|Regs|Mux25~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux25~0_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsL[2][6]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux25~1_combout\,
	combout => \cpu1|u0|Regs|Mux25~2_combout\);

-- Location: LABCELL_X6_Y35_N0
\cpu1|u0|Mux85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux85~0_combout\ = ( \cpu1|u0|ACC\(6) & ( \cpu1|u0|Regs|Mux25~2_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\ & ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # ((\cpu1|u0|Regs|Mux17~2_combout\)))) # (\cpu1|u0|BusB[3]~0_combout\ & 
-- (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((\cpu1|DI_Reg\(6))))) ) ) ) # ( !\cpu1|u0|ACC\(6) & ( \cpu1|u0|Regs|Mux25~2_combout\ & ( (!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # ((!\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|u0|Regs|Mux17~2_combout\)) # 
-- (\cpu1|u0|BusB[3]~0_combout\ & ((\cpu1|DI_Reg\(6))))) ) ) ) # ( \cpu1|u0|ACC\(6) & ( !\cpu1|u0|Regs|Mux25~2_combout\ & ( (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & ((!\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|u0|Regs|Mux17~2_combout\)) # 
-- (\cpu1|u0|BusB[3]~0_combout\ & ((\cpu1|DI_Reg\(6)))))) ) ) ) # ( !\cpu1|u0|ACC\(6) & ( !\cpu1|u0|Regs|Mux25~2_combout\ & ( (!\cpu1|u0|BusB[3]~0_combout\ & (\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\ & (\cpu1|u0|Regs|Mux17~2_combout\))) # 
-- (\cpu1|u0|BusB[3]~0_combout\ & ((!\cpu1|u0|mcode|Set_BusB_To[0]~1_combout\) # ((\cpu1|DI_Reg\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011001010111000000100001001111001110110111111000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB[3]~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_BusB_To[0]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux17~2_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(6),
	datae => \cpu1|u0|ALT_INV_ACC\(6),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux25~2_combout\,
	combout => \cpu1|u0|Mux85~0_combout\);

-- Location: LABCELL_X20_Y33_N24
\cpu1|u0|Mux85~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux85~2_combout\ = ( \cpu1|u0|Mux85~0_combout\ & ( \cpu1|u0|BusB[3]~3_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (\cpu1|u0|Mux85~1_combout\)) # (\cpu1|u0|BusB[3]~4_combout\ & ((\cpu1|u0|PC\(14)))) ) ) ) # ( !\cpu1|u0|Mux85~0_combout\ & ( 
-- \cpu1|u0|BusB[3]~3_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\ & (\cpu1|u0|Mux85~1_combout\)) # (\cpu1|u0|BusB[3]~4_combout\ & ((\cpu1|u0|PC\(14)))) ) ) ) # ( \cpu1|u0|Mux85~0_combout\ & ( !\cpu1|u0|BusB[3]~3_combout\ & ( (!\cpu1|u0|BusB[3]~4_combout\) # 
-- (\cpu1|u0|PC\(6)) ) ) ) # ( !\cpu1|u0|Mux85~0_combout\ & ( !\cpu1|u0|BusB[3]~3_combout\ & ( (\cpu1|u0|PC\(6) & \cpu1|u0|BusB[3]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(6),
	datab => \cpu1|u0|ALT_INV_Mux85~1_combout\,
	datac => \cpu1|u0|ALT_INV_PC\(14),
	datad => \cpu1|u0|ALT_INV_BusB[3]~4_combout\,
	datae => \cpu1|u0|ALT_INV_Mux85~0_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[3]~3_combout\,
	combout => \cpu1|u0|Mux85~2_combout\);

-- Location: FF_X20_Y33_N25
\cpu1|u0|BusB[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux85~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB[6]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y32_N48
\cpu1|u0|Save_Mux[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[6]~19_combout\ = ( \cpu1|u0|alu|Q_t~28_combout\ & ( \cpu1|u0|BusB[6]~DUPLICATE_q\ & ( (\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|Save_Mux[7]~2_combout\ & (!\cpu1|u0|ALU_Op_r\(1) $ (\cpu1|u0|mcode|Mux102~0_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~28_combout\ & ( \cpu1|u0|BusB[6]~DUPLICATE_q\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & (!\cpu1|u0|ALU_Op_r\(1) $ (((\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|mcode|Mux102~0_combout\))))) ) ) ) # ( \cpu1|u0|alu|Q_t~28_combout\ & ( 
-- !\cpu1|u0|BusB[6]~DUPLICATE_q\ & ( (!\cpu1|u0|Save_Mux[7]~2_combout\ & (((\cpu1|u0|ALU_Op_r\(1) & !\cpu1|u0|mcode|Mux102~0_combout\)) # (\cpu1|u0|ALU_Op_r\(0)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~28_combout\ & ( !\cpu1|u0|BusB[6]~DUPLICATE_q\ & ( 
-- (!\cpu1|u0|Save_Mux[7]~2_combout\ & (((!\cpu1|u0|ALU_Op_r\(1)) # (!\cpu1|u0|mcode|Mux102~0_combout\)) # (\cpu1|u0|ALU_Op_r\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000011101010000000011001001000000000100000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~28_combout\,
	dataf => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	combout => \cpu1|u0|Save_Mux[6]~19_combout\);

-- Location: LABCELL_X6_Y32_N54
\cpu1|u0|Save_Mux[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[6]~20_combout\ = ( \cpu1|u0|BusA[6]~DUPLICATE_q\ & ( \cpu1|u0|Save_Mux[6]~19_combout\ & ( (!\cpu1|u0|Save_ALU_r~q\ & (((\cpu1|DI_Reg\(6))))) # (\cpu1|u0|Save_ALU_r~q\ & (!\cpu1|u0|Save_Mux[7]~1_combout\ & 
-- ((!\cpu1|u0|Save_Mux[7]~2_combout\)))) ) ) ) # ( !\cpu1|u0|BusA[6]~DUPLICATE_q\ & ( \cpu1|u0|Save_Mux[6]~19_combout\ & ( (!\cpu1|u0|Save_ALU_r~q\ & (((\cpu1|DI_Reg\(6))))) # (\cpu1|u0|Save_ALU_r~q\ & (!\cpu1|u0|Save_Mux[7]~1_combout\ & 
-- ((!\cpu1|u0|Save_Mux[7]~2_combout\)))) ) ) ) # ( \cpu1|u0|BusA[6]~DUPLICATE_q\ & ( !\cpu1|u0|Save_Mux[6]~19_combout\ & ( (!\cpu1|u0|Save_ALU_r~q\ & (((\cpu1|DI_Reg\(6))))) # (\cpu1|u0|Save_ALU_r~q\ & (((!\cpu1|u0|Save_Mux[7]~2_combout\)) # 
-- (\cpu1|u0|Save_Mux[7]~1_combout\))) ) ) ) # ( !\cpu1|u0|BusA[6]~DUPLICATE_q\ & ( !\cpu1|u0|Save_Mux[6]~19_combout\ & ( (!\cpu1|u0|Save_ALU_r~q\ & (\cpu1|DI_Reg\(6))) # (\cpu1|u0|Save_ALU_r~q\ & ((!\cpu1|u0|Save_Mux[7]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001010010111110001101101001110000010100100111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datab => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(6),
	datad => \cpu1|u0|ALT_INV_Save_Mux[7]~2_combout\,
	datae => \cpu1|u0|ALT_INV_BusA[6]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[6]~19_combout\,
	combout => \cpu1|u0|Save_Mux[6]~20_combout\);

-- Location: LABCELL_X6_Y32_N36
\cpu1|u0|Save_Mux[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Save_Mux[6]~21_combout\ = ( !\cpu1|u0|Save_Mux[6]~20_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & (((\cpu1|u0|alu|DAA_Q[6]~9_combout\ & (!\cpu1|u0|Save_Mux[7]~1_combout\ & \cpu1|u0|Save_ALU_r~q\))))) # (\cpu1|u0|mcode|Mux65~1_combout\ & 
-- (\cpu1|u0|BusB[6]~DUPLICATE_q\)) ) ) # ( \cpu1|u0|Save_Mux[6]~20_combout\ & ( (!\cpu1|u0|mcode|Mux65~1_combout\ & ((((!\cpu1|u0|Save_ALU_r~q\) # (\cpu1|u0|Save_Mux[7]~1_combout\)) # (\cpu1|u0|alu|Mux9~0_combout\)))) # (\cpu1|u0|mcode|Mux65~1_combout\ & 
-- (\cpu1|u0|BusB[6]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001110111011101110100011101000100010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusB[6]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux65~1_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux9~0_combout\,
	datad => \cpu1|u0|ALT_INV_Save_Mux[7]~1_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[6]~20_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	datag => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~9_combout\,
	combout => \cpu1|u0|Save_Mux[6]~21_combout\);

-- Location: MLABCELL_X13_Y30_N42
\cpu1|u0|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~57_sumout\ = SUM(( !\cpu1|u0|SP\(14) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~54\ ))
-- \cpu1|u0|Add7~58\ = CARRY(( !\cpu1|u0|SP\(14) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(14),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~54\,
	sumout => \cpu1|u0|Add7~57_sumout\,
	cout => \cpu1|u0|Add7~58\);

-- Location: LABCELL_X7_Y30_N54
\cpu1|u0|SP~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~21_combout\ = ( \cpu1|u0|SP~13_combout\ & ( \cpu1|u0|Add7~57_sumout\ & ( !\cpu1|u0|Save_Mux[6]~21_combout\ ) ) ) # ( !\cpu1|u0|SP~13_combout\ & ( \cpu1|u0|Add7~57_sumout\ & ( (\cpu1|u0|mcode|Mux270~0_combout\ & !\cpu1|u0|Regs|Mux32~8_combout\) 
-- ) ) ) # ( \cpu1|u0|SP~13_combout\ & ( !\cpu1|u0|Add7~57_sumout\ & ( !\cpu1|u0|Save_Mux[6]~21_combout\ ) ) ) # ( !\cpu1|u0|SP~13_combout\ & ( !\cpu1|u0|Add7~57_sumout\ & ( (!\cpu1|u0|mcode|Mux270~0_combout\) # (!\cpu1|u0|Regs|Mux32~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100101010101010101000110000001100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux32~8_combout\,
	datae => \cpu1|u0|ALT_INV_SP~13_combout\,
	dataf => \cpu1|u0|ALT_INV_Add7~57_sumout\,
	combout => \cpu1|u0|SP~21_combout\);

-- Location: FF_X7_Y30_N55
\cpu1|u0|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~21_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(14));

-- Location: MLABCELL_X13_Y30_N45
\cpu1|u0|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add7~61_sumout\ = SUM(( !\cpu1|u0|SP\(15) ) + ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|mcode|Mux271~3_combout\)) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((\cpu1|u0|mcode|Mux223~1_combout\ & \cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101100000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datad => \cpu1|u0|ALT_INV_SP\(15),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	cin => \cpu1|u0|Add7~58\,
	sumout => \cpu1|u0|Add7~61_sumout\);

-- Location: LABCELL_X7_Y30_N24
\cpu1|u0|SP~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|SP~22_combout\ = ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|SP~13_combout\ & ((!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~61_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux32~9_combout\))))) ) ) # ( 
-- !\cpu1|u0|Save_Mux[7]~7_combout\ & ( ((!\cpu1|u0|mcode|Mux270~0_combout\ & (!\cpu1|u0|Add7~61_sumout\)) # (\cpu1|u0|mcode|Mux270~0_combout\ & ((!\cpu1|u0|Regs|Mux32~9_combout\)))) # (\cpu1|u0|SP~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111010101111101111101010110100010100000001010001010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP~13_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux270~0_combout\,
	datac => \cpu1|u0|ALT_INV_Add7~61_sumout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux32~9_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	combout => \cpu1|u0|SP~22_combout\);

-- Location: FF_X7_Y30_N25
\cpu1|u0|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|SP~22_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|SP[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|SP\(15));

-- Location: FF_X5_Y36_N22
\cpu1|u0|Regs|RegsH[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[4][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[4][7]~q\);

-- Location: FF_X5_Y36_N52
\cpu1|u0|Regs|RegsH[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[6][7]~q\);

-- Location: FF_X7_Y37_N1
\cpu1|u0|Regs|RegsH[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[5][7]~q\);

-- Location: FF_X5_Y37_N37
\cpu1|u0|Regs|RegsH[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[7][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[7][7]~q\);

-- Location: LABCELL_X7_Y37_N0
\cpu1|u0|Regs|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux0~0_combout\ = ( \cpu1|u0|Regs|RegsH[5][7]~q\ & ( \cpu1|u0|Regs|RegsH[7][7]~q\ & ( ((!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[4][7]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsH[6][7]~q\)))) # 
-- (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[5][7]~q\ & ( \cpu1|u0|Regs|RegsH[7][7]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[4][7]~q\ & ((!\cpu1|u0|RegAddrA[0]~10_combout\)))) # (\cpu1|u0|RegAddrA[1]~3_combout\ 
-- & (((\cpu1|u0|RegAddrA[0]~10_combout\) # (\cpu1|u0|Regs|RegsH[6][7]~q\)))) ) ) ) # ( \cpu1|u0|Regs|RegsH[5][7]~q\ & ( !\cpu1|u0|Regs|RegsH[7][7]~q\ & ( (!\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|RegAddrA[0]~10_combout\)) # 
-- (\cpu1|u0|Regs|RegsH[4][7]~q\))) # (\cpu1|u0|RegAddrA[1]~3_combout\ & (((\cpu1|u0|Regs|RegsH[6][7]~q\ & !\cpu1|u0|RegAddrA[0]~10_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[5][7]~q\ & ( !\cpu1|u0|Regs|RegsH[7][7]~q\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ 
-- & ((!\cpu1|u0|RegAddrA[1]~3_combout\ & (\cpu1|u0|Regs|RegsH[4][7]~q\)) # (\cpu1|u0|RegAddrA[1]~3_combout\ & ((\cpu1|u0|Regs|RegsH[6][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[4][7]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[6][7]~q\,
	datad => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[5][7]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_RegsH[7][7]~q\,
	combout => \cpu1|u0|Regs|Mux0~0_combout\);

-- Location: FF_X6_Y36_N8
\cpu1|u0|Regs|RegsH[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[1][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[1][7]~q\);

-- Location: FF_X6_Y36_N20
\cpu1|u0|Regs|RegsH[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegDIH[7]~7_combout\,
	ena => \cpu1|u0|Regs|RegsH[0][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[0][7]~q\);

-- Location: FF_X5_Y38_N19
\cpu1|u0|Regs|RegsH[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[2][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[2][7]~q\);

-- Location: FF_X6_Y36_N38
\cpu1|u0|Regs|RegsH[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegDIH[7]~7_combout\,
	sload => VCC,
	ena => \cpu1|u0|Regs|RegsH[3][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsH[3][7]~q\);

-- Location: LABCELL_X6_Y36_N36
\cpu1|u0|Regs|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux0~1_combout\ = ( \cpu1|u0|Regs|RegsH[3][7]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( (\cpu1|u0|Regs|RegsH[2][7]~q\) # (\cpu1|u0|RegAddrA[0]~10_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][7]~q\ & ( \cpu1|u0|RegAddrA[1]~3_combout\ & ( 
-- (!\cpu1|u0|RegAddrA[0]~10_combout\ & \cpu1|u0|Regs|RegsH[2][7]~q\) ) ) ) # ( \cpu1|u0|Regs|RegsH[3][7]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[0][7]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & 
-- (\cpu1|u0|Regs|RegsH[1][7]~q\)) ) ) ) # ( !\cpu1|u0|Regs|RegsH[3][7]~q\ & ( !\cpu1|u0|RegAddrA[1]~3_combout\ & ( (!\cpu1|u0|RegAddrA[0]~10_combout\ & ((\cpu1|u0|Regs|RegsH[0][7]~q\))) # (\cpu1|u0|RegAddrA[0]~10_combout\ & (\cpu1|u0|Regs|RegsH[1][7]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[0]~10_combout\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[1][7]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[0][7]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[2][7]~q\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[3][7]~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[1]~3_combout\,
	combout => \cpu1|u0|Regs|Mux0~1_combout\);

-- Location: LABCELL_X7_Y37_N30
\cpu1|u0|Regs|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux0~2_combout\ = ( \cpu1|u0|Regs|Mux0~0_combout\ & ( \cpu1|u0|Regs|Mux0~1_combout\ ) ) # ( !\cpu1|u0|Regs|Mux0~0_combout\ & ( \cpu1|u0|Regs|Mux0~1_combout\ & ( !\cpu1|u0|RegAddrA[2]~8_combout\ ) ) ) # ( \cpu1|u0|Regs|Mux0~0_combout\ & ( 
-- !\cpu1|u0|Regs|Mux0~1_combout\ & ( \cpu1|u0|RegAddrA[2]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_RegAddrA[2]~8_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux0~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux0~1_combout\,
	combout => \cpu1|u0|Regs|Mux0~2_combout\);

-- Location: LABCELL_X5_Y35_N3
\cpu1|u0|Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux92~0_combout\ = ( \cpu1|u0|mcode|Mux253~4_combout\ & ( \cpu1|u0|Regs|Mux0~2_combout\ & ( (!\cpu1|u0|BusA[1]~0_combout\) # (\cpu1|DI_Reg\(7)) ) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( \cpu1|u0|Regs|Mux0~2_combout\ & ( 
-- (!\cpu1|u0|BusA[1]~0_combout\ & ((\cpu1|u0|Regs|Mux8~2_combout\))) # (\cpu1|u0|BusA[1]~0_combout\ & (!\cpu1|u0|ACC\(7))) ) ) ) # ( \cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|Regs|Mux0~2_combout\ & ( (\cpu1|DI_Reg\(7) & \cpu1|u0|BusA[1]~0_combout\) ) ) 
-- ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( !\cpu1|u0|Regs|Mux0~2_combout\ & ( (!\cpu1|u0|BusA[1]~0_combout\ & ((\cpu1|u0|Regs|Mux8~2_combout\))) # (\cpu1|u0|BusA[1]~0_combout\ & (!\cpu1|u0|ACC\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100000100010001000100110000111111001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(7),
	datab => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	datac => \cpu1|u0|ALT_INV_ACC\(7),
	datad => \cpu1|u0|Regs|ALT_INV_Mux8~2_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux0~2_combout\,
	combout => \cpu1|u0|Mux92~0_combout\);

-- Location: LABCELL_X5_Y35_N57
\cpu1|u0|Mux92~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux92~1_combout\ = ( \cpu1|u0|mcode|Mux253~4_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\ & ((\cpu1|u0|Mux92~0_combout\))) # (\cpu1|u0|mcode|Mux250~4_combout\ & (!\cpu1|u0|SP\(7))) ) ) # ( !\cpu1|u0|mcode|Mux253~4_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux250~4_combout\ & ((\cpu1|u0|Mux92~0_combout\))) # (\cpu1|u0|mcode|Mux250~4_combout\ & (!\cpu1|u0|SP\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011101110001100001111110000100010111011100011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP\(15),
	datab => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datac => \cpu1|u0|ALT_INV_SP\(7),
	datad => \cpu1|u0|ALT_INV_Mux92~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	combout => \cpu1|u0|Mux92~1_combout\);

-- Location: FF_X5_Y35_N58
\cpu1|u0|BusA[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux92~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA[7]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y33_N42
\cpu1|u0|alu|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux23~5_combout\ = ( !\cpu1|u0|ALU_Op_r\(0) & ( (!\cpu1|u0|ALU_Op_r\(1) & ((!\cpu1|u0|mcode|Mux279~0_combout\ & (((\cpu1|u0|alu|Mux21~0_combout\)))) # (\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|F[7]~DUPLICATE_q\)))) # 
-- (\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|F[7]~DUPLICATE_q\)) ) ) # ( \cpu1|u0|ALU_Op_r\(0) & ( (!\cpu1|u0|ALU_Op_r\(1) & (((\cpu1|u0|BusB\(7) & (\cpu1|u0|alu|Mux7~6_combout\))))) # (\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|F[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010101000101010001000100010111011101010111010100010001000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|ALT_INV_BusB\(7),
	datad => \cpu1|u0|alu|ALT_INV_Mux7~6_combout\,
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Mux21~0_combout\,
	datag => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|alu|Mux23~5_combout\);

-- Location: LABCELL_X16_Y33_N36
\cpu1|u0|alu|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux23~1_combout\ = ( !\cpu1|u0|ALU_Op_r\(1) & ( (!\cpu1|u0|ALU_Op_r\(2) & ((((\cpu1|u0|alu|Mux23~5_combout\))))) # (\cpu1|u0|ALU_Op_r\(2) & ((!\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|alu|DAA_Q[7]~10_combout\)))) # (\cpu1|u0|ALU_Op_r\(0) & 
-- (\cpu1|u0|BusA[7]~DUPLICATE_q\)))) ) ) # ( \cpu1|u0|ALU_Op_r\(1) & ( (!\cpu1|u0|ALU_Op_r\(2) & ((((!\cpu1|u0|F[7]~DUPLICATE_q\ & \cpu1|u0|ALU_Op_r\(0))) # (\cpu1|u0|alu|Mux23~5_combout\)))) # (\cpu1|u0|ALU_Op_r\(2) & ((!\cpu1|u0|ALU_Op_r\(0) & 
-- (\cpu1|u0|BusA[7]~DUPLICATE_q\)) # (\cpu1|u0|ALU_Op_r\(0) & (((!\cpu1|u0|F[7]~DUPLICATE_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100010001000100011111000010101111101110111011101111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	datab => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Mux23~5_combout\,
	datag => \cpu1|u0|alu|ALT_INV_DAA_Q[7]~10_combout\,
	combout => \cpu1|u0|alu|Mux23~1_combout\);

-- Location: LABCELL_X16_Y33_N51
\cpu1|u0|alu|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux23~0_combout\ = ( \cpu1|u0|alu|Mux8~0_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & ((!\cpu1|u0|F[7]~DUPLICATE_q\) # ((!\cpu1|u0|Arith16_r~q\)))) # (\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|alu|Mux23~1_combout\)))) ) ) # ( 
-- !\cpu1|u0|alu|Mux8~0_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & (!\cpu1|u0|F[7]~DUPLICATE_q\ & (\cpu1|u0|Arith16_r~q\))) # (\cpu1|u0|ALU_Op_r\(3) & (((\cpu1|u0|alu|Mux23~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111001000000010111111100000111011111110000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_Arith16_r~q\,
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datad => \cpu1|u0|alu|ALT_INV_Mux23~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux8~0_combout\,
	combout => \cpu1|u0|alu|Mux23~0_combout\);

-- Location: LABCELL_X16_Y33_N12
\cpu1|u0|F~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~8_combout\ = ( \cpu1|u0|F~3_combout\ & ( \cpu1|u0|alu|Mux23~0_combout\ & ( (!\cpu1|u0|Fp\(7)) # (\cpu1|u0|process_0~2_combout\) ) ) ) # ( !\cpu1|u0|F~3_combout\ & ( \cpu1|u0|alu|Mux23~0_combout\ & ( (!\cpu1|u0|F[7]~DUPLICATE_q\) # 
-- (\cpu1|u0|process_0~2_combout\) ) ) ) # ( \cpu1|u0|F~3_combout\ & ( !\cpu1|u0|alu|Mux23~0_combout\ & ( (!\cpu1|u0|Fp\(7) & !\cpu1|u0|process_0~2_combout\) ) ) ) # ( !\cpu1|u0|F~3_combout\ & ( !\cpu1|u0|alu|Mux23~0_combout\ & ( (!\cpu1|u0|F[7]~DUPLICATE_q\ 
-- & !\cpu1|u0|process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110011000000000011110000111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Fp\(7),
	datac => \cpu1|u0|ALT_INV_F[7]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datae => \cpu1|u0|ALT_INV_F~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux23~0_combout\,
	combout => \cpu1|u0|F~8_combout\);

-- Location: MLABCELL_X13_Y36_N9
\cpu1|u0|F~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~9_combout\ = ( \cpu1|u0|F~8_combout\ & ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( (!\cpu1|u0|F~0_combout\ & (\cpu1|u0|process_0~5_combout\ & !\cpu1|DI_Reg\(7))) ) ) ) # ( !\cpu1|u0|F~8_combout\ & ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( 
-- (!\cpu1|u0|F~0_combout\ & ((!\cpu1|u0|process_0~5_combout\) # (!\cpu1|DI_Reg\(7)))) ) ) ) # ( \cpu1|u0|F~8_combout\ & ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( ((\cpu1|u0|process_0~5_combout\ & !\cpu1|DI_Reg\(7))) # (\cpu1|u0|F~0_combout\) ) ) ) # ( 
-- !\cpu1|u0|F~8_combout\ & ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( ((!\cpu1|u0|process_0~5_combout\) # (!\cpu1|DI_Reg\(7))) # (\cpu1|u0|F~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011101011101110101010110101010100010000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~5_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(7),
	datae => \cpu1|u0|ALT_INV_F~8_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	combout => \cpu1|u0|F~9_combout\);

-- Location: FF_X13_Y36_N10
\cpu1|u0|F[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(7));

-- Location: LABCELL_X10_Y36_N0
\cpu1|u0|mcode|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux45~1_combout\ = ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(5) & (!\cpu1|u0|F\(7) $ (!\cpu1|u0|IR\(3)))) ) ) # ( !\cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(5) & (!\cpu1|u0|F\(2) $ (!\cpu1|u0|IR\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000010001001000100001000100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(7),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_F\(2),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux45~1_combout\);

-- Location: LABCELL_X12_Y36_N54
\cpu1|u0|mcode|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux46~1_combout\ = ( \cpu1|u0|mcode|Mux45~0_combout\ & ( (\cpu1|u0|mcode|Mux46~0_combout\) # (\cpu1|u0|mcode|Mux57~3_combout\) ) ) # ( !\cpu1|u0|mcode|Mux45~0_combout\ & ( ((\cpu1|u0|mcode|Mux45~1_combout\ & 
-- \cpu1|u0|mcode|Mux57~3_combout\)) # (\cpu1|u0|mcode|Mux46~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\,
	combout => \cpu1|u0|mcode|Mux46~1_combout\);

-- Location: LABCELL_X12_Y35_N33
\cpu1|u0|alu|Q_t~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~60_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(2) & (((!\cpu1|u0|IR\(6)) # (\cpu1|u0|mcode|Mux46~1_combout\)) # (\cpu1|u0|IR\(1)))) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(1) & 
-- ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|mcode|Mux46~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000100010000000100010001010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux46~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|alu|Q_t~60_combout\);

-- Location: LABCELL_X12_Y35_N12
\cpu1|u0|mcode|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux62~3_combout\ = ( \cpu1|u0|mcode|Mux198~0_combout\ & ( \cpu1|u0|mcode|Mux62~0_combout\ & ( (!\cpu1|u0|IR\(4)) # (((!\cpu1|u0|IR\(5)) # (\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(3))) ) ) ) # ( !\cpu1|u0|mcode|Mux198~0_combout\ & 
-- ( \cpu1|u0|mcode|Mux62~0_combout\ & ( (!\cpu1|u0|IR\(4) & (\cpu1|u0|IR\(3) & \cpu1|u0|IR\(5))) ) ) ) # ( \cpu1|u0|mcode|Mux198~0_combout\ & ( !\cpu1|u0|mcode|Mux62~0_combout\ & ( (!\cpu1|u0|IR\(4)) # (((!\cpu1|u0|IR\(5)) # 
-- (\cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|IR\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111111100000010000000101111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux62~0_combout\,
	combout => \cpu1|u0|mcode|Mux62~3_combout\);

-- Location: LABCELL_X12_Y35_N0
\cpu1|u0|alu|Q_t~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~66_combout\ = ( \cpu1|u0|alu|Q_t~2_combout\ & ( (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(1)))) ) ) # ( !\cpu1|u0|alu|Q_t~2_combout\ & ( (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	combout => \cpu1|u0|alu|Q_t~66_combout\);

-- Location: LABCELL_X12_Y35_N9
\cpu1|u0|alu|Q_t~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~65_combout\ = ( \cpu1|u0|alu|Q_t~23_combout\ & ( \cpu1|u0|IR\(2) ) ) # ( !\cpu1|u0|alu|Q_t~23_combout\ & ( (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(6)) # ((\cpu1|u0|alu|Q_t~2_combout\ & \cpu1|u0|alu|Q_t~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000101010001000100010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~3_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~23_combout\,
	combout => \cpu1|u0|alu|Q_t~65_combout\);

-- Location: LABCELL_X12_Y35_N21
\cpu1|u0|alu|Q_t~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~61_combout\ = ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(5)) # ((\cpu1|u0|IR\(4) & \cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~61_combout\);

-- Location: LABCELL_X12_Y35_N18
\cpu1|u0|alu|Q_t~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~62_combout\ = ( \cpu1|u0|alu|Q_t~2_combout\ & ( (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(6)) # (!\cpu1|u0|alu|Q_t~61_combout\))) ) ) # ( !\cpu1|u0|alu|Q_t~2_combout\ & ( (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~61_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	combout => \cpu1|u0|alu|Q_t~62_combout\);

-- Location: LABCELL_X12_Y35_N3
\cpu1|u0|alu|Q_t~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~63_combout\ = ( \cpu1|u0|alu|Q_t~27_combout\ & ( (!\cpu1|u0|alu|Q_t~62_combout\ & !\cpu1|u0|mcode|Mux88~0_combout\) ) ) # ( !\cpu1|u0|alu|Q_t~27_combout\ & ( !\cpu1|u0|alu|Q_t~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~62_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~27_combout\,
	combout => \cpu1|u0|alu|Q_t~63_combout\);

-- Location: LABCELL_X12_Y35_N30
\cpu1|u0|alu|Q_t~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~13_combout\ = ( \cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & !\cpu1|u0|MCycle\(2)))) ) ) # ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & 
-- \cpu1|u0|MCycle\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|alu|Q_t~13_combout\);

-- Location: LABCELL_X12_Y35_N6
\cpu1|u0|alu|Q_t~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~64_combout\ = ( \cpu1|u0|alu|Q_t~13_combout\ & ( (!\cpu1|u0|alu|Q_t~62_combout\ & ((!\cpu1|u0|IR\(6)) # (!\cpu1|u0|MCycle\(0)))) ) ) # ( !\cpu1|u0|alu|Q_t~13_combout\ & ( !\cpu1|u0|alu|Q_t~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~62_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~13_combout\,
	combout => \cpu1|u0|alu|Q_t~64_combout\);

-- Location: LABCELL_X12_Y35_N24
\cpu1|u0|mcode|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux62~4_combout\ = ( \cpu1|u0|alu|Q_t~63_combout\ & ( \cpu1|u0|alu|Q_t~64_combout\ & ( (\cpu1|u0|IR\(3) & ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~65_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~66_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~63_combout\ & ( \cpu1|u0|alu|Q_t~64_combout\ & ( (!\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(3)) # (\cpu1|u0|alu|Q_t~65_combout\)))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~66_combout\ & ((\cpu1|u0|IR\(3))))) ) ) ) # ( 
-- \cpu1|u0|alu|Q_t~63_combout\ & ( !\cpu1|u0|alu|Q_t~64_combout\ & ( (!\cpu1|u0|IR\(5) & (((\cpu1|u0|alu|Q_t~65_combout\ & \cpu1|u0|IR\(3))))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(3))) # (\cpu1|u0|alu|Q_t~66_combout\))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~63_combout\ & ( !\cpu1|u0|alu|Q_t~64_combout\ & ( (!\cpu1|u0|IR\(3)) # ((!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~65_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~66_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110101000011110011010111110000001101010000000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~66_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~65_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|alu|ALT_INV_Q_t~63_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~64_combout\,
	combout => \cpu1|u0|mcode|Mux62~4_combout\);

-- Location: LABCELL_X12_Y33_N48
\cpu1|u0|alu|Q_t~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~59_combout\ = ( \cpu1|u0|MCycle\(0) & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(6) & \cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|MCycle\(0) & ( \cpu1|u0|IR\(1) & ( 
-- (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(6) & \cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) ) # ( !\cpu1|u0|MCycle\(0) & ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(6) & 
-- !\cpu1|u0|MCycle[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000100000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~59_combout\);

-- Location: LABCELL_X12_Y33_N30
\cpu1|u0|alu|Q_t~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~58_combout\ = ( \cpu1|u0|mcode|Mux43~0_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(2))) ) ) # ( !\cpu1|u0|mcode|Mux43~0_combout\ & ( (!\cpu1|u0|IR\(1) & 
-- (\cpu1|u0|IR\(6) & \cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010000000010100101000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux43~0_combout\,
	combout => \cpu1|u0|alu|Q_t~58_combout\);

-- Location: LABCELL_X12_Y33_N3
\cpu1|u0|alu|Q_t~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~57_combout\ = ( \cpu1|u0|IR\(1) & ( (\cpu1|u0|mcode|Mux57~4_combout\ & (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(6))) ) ) # ( !\cpu1|u0|IR\(1) & ( (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~57_combout\);

-- Location: LABCELL_X12_Y33_N42
\cpu1|u0|alu|Q_t~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~56_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(6)) ) ) ) # ( \cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|alu|Q_t~2_combout\ & 
-- (\cpu1|u0|IntCycle~DUPLICATE_q\ & !\cpu1|u0|IR\(6)))) # (\cpu1|u0|IR\(2) & (((\cpu1|u0|IR\(6))))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|alu|Q_t~2_combout\ & (\cpu1|u0|IntCycle~DUPLICATE_q\ & 
-- !\cpu1|u0|IR\(6)))) # (\cpu1|u0|IR\(2) & (((\cpu1|u0|IR\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110011000001000011001100000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~56_combout\);

-- Location: LABCELL_X12_Y33_N18
\cpu1|u0|mcode|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux62~1_combout\ = ( \cpu1|u0|alu|Q_t~57_combout\ & ( \cpu1|u0|alu|Q_t~56_combout\ & ( (!\cpu1|u0|IR\(5)) # ((!\cpu1|u0|IR\(4) & ((\cpu1|u0|alu|Q_t~58_combout\))) # (\cpu1|u0|IR\(4) & (\cpu1|u0|alu|Q_t~59_combout\))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~57_combout\ & ( \cpu1|u0|alu|Q_t~56_combout\ & ( (!\cpu1|u0|IR\(4) & (((!\cpu1|u0|IR\(5)) # (\cpu1|u0|alu|Q_t~58_combout\)))) # (\cpu1|u0|IR\(4) & (\cpu1|u0|alu|Q_t~59_combout\ & ((\cpu1|u0|IR\(5))))) ) ) ) # ( 
-- \cpu1|u0|alu|Q_t~57_combout\ & ( !\cpu1|u0|alu|Q_t~56_combout\ & ( (!\cpu1|u0|IR\(4) & (((\cpu1|u0|alu|Q_t~58_combout\ & \cpu1|u0|IR\(5))))) # (\cpu1|u0|IR\(4) & (((!\cpu1|u0|IR\(5))) # (\cpu1|u0|alu|Q_t~59_combout\))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~57_combout\ & ( !\cpu1|u0|alu|Q_t~56_combout\ & ( (\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(4) & ((\cpu1|u0|alu|Q_t~58_combout\))) # (\cpu1|u0|IR\(4) & (\cpu1|u0|alu|Q_t~59_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~59_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~58_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|alu|ALT_INV_Q_t~57_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~56_combout\,
	combout => \cpu1|u0|mcode|Mux62~1_combout\);

-- Location: LABCELL_X12_Y35_N51
\cpu1|u0|mcode|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux62~2_combout\ = ( \cpu1|u0|mcode|Mux62~1_combout\ & ( (!\cpu1|u0|IR\(3)) # (\cpu1|u0|alu|Q_t~7_combout\) ) ) # ( !\cpu1|u0|mcode|Mux62~1_combout\ & ( (\cpu1|u0|IR\(3) & \cpu1|u0|alu|Q_t~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux62~1_combout\,
	combout => \cpu1|u0|mcode|Mux62~2_combout\);

-- Location: LABCELL_X12_Y35_N54
\cpu1|u0|mcode|Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux62~5_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux62~2_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~60_combout\)) # (\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux62~4_combout\))) ) ) ) # ( !\cpu1|u0|IR\(7) & ( 
-- \cpu1|u0|mcode|Mux62~2_combout\ & ( (!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux62~3_combout\) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux62~2_combout\ & ( (!\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~60_combout\)) # (\cpu1|u0|IR\(0) & 
-- ((\cpu1|u0|mcode|Mux62~4_combout\))) ) ) ) # ( !\cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux62~2_combout\ & ( (\cpu1|u0|mcode|Mux62~3_combout\ & \cpu1|u0|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~60_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux62~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux62~4_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux62~2_combout\,
	combout => \cpu1|u0|mcode|Mux62~5_combout\);

-- Location: LABCELL_X6_Y35_N15
\cpu1|u0|mcode|Mux246~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux246~5_combout\ = ( \cpu1|u0|mcode|Mux246~0_combout\ & ( \cpu1|u0|mcode|Mux279~0_combout\ ) ) # ( !\cpu1|u0|mcode|Mux246~0_combout\ & ( \cpu1|u0|mcode|Mux279~0_combout\ & ( (!\cpu1|u0|mcode|Mux131~0_combout\ & 
-- ((\cpu1|u0|mcode|Mux62~5_combout\) # (\cpu1|u0|mcode|Mux246~4_combout\))) ) ) ) # ( \cpu1|u0|mcode|Mux246~0_combout\ & ( !\cpu1|u0|mcode|Mux279~0_combout\ ) ) # ( !\cpu1|u0|mcode|Mux246~0_combout\ & ( !\cpu1|u0|mcode|Mux279~0_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux131~0_combout\ & \cpu1|u0|mcode|Mux246~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010111111111111111100101010001010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux131~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux246~4_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux62~5_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux246~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|mcode|Mux246~5_combout\);

-- Location: MLABCELL_X9_Y33_N9
\cpu1|u0|RegAddrB_r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrB_r~1_combout\ = ( \cpu1|u0|mcode|Mux247~5_combout\ & ( \cpu1|u0|mcode|Mux246~5_combout\ & ( \cpu1|u0|Alternate~q\ ) ) ) # ( !\cpu1|u0|mcode|Mux247~5_combout\ & ( \cpu1|u0|mcode|Mux246~5_combout\ & ( (!\cpu1|u0|process_1~0_combout\ & 
-- ((\cpu1|u0|Alternate~q\))) # (\cpu1|u0|process_1~0_combout\ & (\cpu1|u0|XY_State\(1))) ) ) ) # ( \cpu1|u0|mcode|Mux247~5_combout\ & ( !\cpu1|u0|mcode|Mux246~5_combout\ & ( \cpu1|u0|Alternate~q\ ) ) ) # ( !\cpu1|u0|mcode|Mux247~5_combout\ & ( 
-- !\cpu1|u0|mcode|Mux246~5_combout\ & ( \cpu1|u0|Alternate~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101001101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_XY_State\(1),
	datab => \cpu1|u0|ALT_INV_Alternate~q\,
	datac => \cpu1|u0|ALT_INV_process_1~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux247~5_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux246~5_combout\,
	combout => \cpu1|u0|RegAddrB_r~1_combout\);

-- Location: FF_X9_Y33_N10
\cpu1|u0|RegAddrB_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|RegAddrB_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegAddrB_r\(2));

-- Location: MLABCELL_X4_Y36_N36
\cpu1|u0|RegAddrB[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrB[2]~2_combout\ = ( \cpu1|u0|mcode|Mux275~0_combout\ & ( (!\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|RegAddrB_r\(2))) # (\cpu1|u0|Equal57~2_combout\ & ((\cpu1|u0|Alternate~q\))) ) ) # ( !\cpu1|u0|mcode|Mux275~0_combout\ & ( 
-- \cpu1|u0|RegAddrB_r\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrB_r\(2),
	datad => \cpu1|u0|ALT_INV_Alternate~q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux275~0_combout\,
	combout => \cpu1|u0|RegAddrB[2]~2_combout\);

-- Location: LABCELL_X6_Y36_N3
\cpu1|u0|Regs|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux16~1_combout\ = ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( \cpu1|u0|Regs|RegsH[3][7]~q\ ) ) ) # ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( \cpu1|u0|Regs|RegsH[0][7]~q\ ) ) ) # 
-- ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( \cpu1|u0|Regs|RegsH[3][7]~q\ ) ) ) # ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( \cpu1|u0|Regs|RegsH[1][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[3][7]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[1][7]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[0][7]~q\,
	datae => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	combout => \cpu1|u0|Regs|Mux16~1_combout\);

-- Location: LABCELL_X7_Y39_N3
\cpu1|u0|Regs|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux16~0_combout\ = ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|Regs|RegsH[6][7]~q\ ) ) ) # ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( \cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|Regs|RegsH[7][7]~q\ ) ) ) # 
-- ( \cpu1|u0|RegAddrB[0]~0_combout\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|Regs|RegsH[4][7]~q\ ) ) ) # ( !\cpu1|u0|RegAddrB[0]~0_combout\ & ( !\cpu1|u0|RegAddrB[1]~1_combout\ & ( \cpu1|u0|Regs|RegsH[5][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsH[7][7]~q\,
	datab => \cpu1|u0|Regs|ALT_INV_RegsH[5][7]~q\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsH[6][7]~q\,
	datad => \cpu1|u0|Regs|ALT_INV_RegsH[4][7]~q\,
	datae => \cpu1|u0|ALT_INV_RegAddrB[0]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrB[1]~1_combout\,
	combout => \cpu1|u0|Regs|Mux16~0_combout\);

-- Location: LABCELL_X5_Y38_N18
\cpu1|u0|Regs|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux16~2_combout\ = ( \cpu1|u0|Regs|RegsH[2][7]~q\ & ( \cpu1|u0|Regs|Mux16~0_combout\ & ( ((\cpu1|u0|Regs|Mux16~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][7]~q\ & ( 
-- \cpu1|u0|Regs|Mux16~0_combout\ & ( ((!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux16~1_combout\)) # (\cpu1|u0|RegAddrB[2]~2_combout\) ) ) ) # ( \cpu1|u0|Regs|RegsH[2][7]~q\ & ( !\cpu1|u0|Regs|Mux16~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & 
-- ((\cpu1|u0|Regs|Mux16~1_combout\) # (\cpu1|u0|Regs|Mux30~0_combout\))) ) ) ) # ( !\cpu1|u0|Regs|RegsH[2][7]~q\ & ( !\cpu1|u0|Regs|Mux16~0_combout\ & ( (!\cpu1|u0|RegAddrB[2]~2_combout\ & (!\cpu1|u0|Regs|Mux30~0_combout\ & \cpu1|u0|Regs|Mux16~1_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_RegAddrB[2]~2_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux30~0_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux16~1_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH[2][7]~q\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux16~0_combout\,
	combout => \cpu1|u0|Regs|Mux16~2_combout\);

-- Location: FF_X7_Y37_N25
\cpu1|u0|RegBusA_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|Regs|Mux0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(15));

-- Location: LABCELL_X6_Y37_N45
\cpu1|u0|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add8~61_sumout\ = SUM(( (!\cpu1|u0|ISet\(1) & (((\cpu1|u0|mcode|Mux271~3_combout\)))) # (\cpu1|u0|ISet\(1) & (\cpu1|u0|mcode|Mux223~1_combout\ & ((\cpu1|u0|IR\(7))))) ) + ( \cpu1|u0|Regs|Mux0~2_combout\ ) + ( \cpu1|u0|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000110000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux223~1_combout\,
	datab => \cpu1|u0|ALT_INV_ISet\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux271~3_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux0~2_combout\,
	cin => \cpu1|u0|Add8~58\,
	sumout => \cpu1|u0|Add8~61_sumout\);

-- Location: LABCELL_X6_Y36_N18
\cpu1|u0|RegDIH[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIH[7]~7_combout\ = ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( \cpu1|u0|Add8~61_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|RegBusA_r\(15)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|Regs|Mux16~2_combout\))) ) ) ) # ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( \cpu1|u0|Add8~61_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (!\cpu1|u0|RegDIL[7]~1_combout\)) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|RegBusA_r\(15)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|Regs|Mux16~2_combout\)))) ) ) ) # ( \cpu1|u0|Save_Mux[7]~7_combout\ & ( !\cpu1|u0|Add8~61_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (\cpu1|u0|RegDIL[7]~1_combout\)) # 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|RegBusA_r\(15)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|Regs|Mux16~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[7]~7_combout\ & ( !\cpu1|u0|Add8~61_sumout\ & ( 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|RegBusA_r\(15)))) # (\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|Regs|Mux16~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux16~2_combout\,
	datad => \cpu1|u0|ALT_INV_RegBusA_r\(15),
	datae => \cpu1|u0|ALT_INV_Save_Mux[7]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~61_sumout\,
	combout => \cpu1|u0|RegDIH[7]~7_combout\);

-- Location: LABCELL_X2_Y36_N36
\cpu1|u0|Regs|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux32~9_combout\ = ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(7) & ( \cpu1|u0|Regs|Mux32~1_combout\ ) ) # ( \cpu1|u0|Regs|RegsH_rtl_0_bypass\(7) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( 
-- \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) ) ) # ( !\cpu1|u0|Regs|RegsH_rtl_0_bypass\(7) & ( !\cpu1|u0|Regs|Mux32~1_combout\ & ( \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|RegsH_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datae => \cpu1|u0|Regs|ALT_INV_RegsH_rtl_0_bypass\(7),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux32~1_combout\,
	combout => \cpu1|u0|Regs|Mux32~9_combout\);

-- Location: MLABCELL_X18_Y33_N33
\cpu1|u0|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~45_sumout\ = SUM(( \cpu1|u0|TmpAddr\(11) ) + ( GND ) + ( \cpu1|u0|Add1~42\ ))
-- \cpu1|u0|Add1~46\ = CARRY(( \cpu1|u0|TmpAddr\(11) ) + ( GND ) + ( \cpu1|u0|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(11),
	cin => \cpu1|u0|Add1~42\,
	sumout => \cpu1|u0|Add1~45_sumout\,
	cout => \cpu1|u0|Add1~46\);

-- Location: MLABCELL_X18_Y33_N36
\cpu1|u0|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~49_sumout\ = SUM(( \cpu1|u0|TmpAddr\(12) ) + ( GND ) + ( \cpu1|u0|Add1~46\ ))
-- \cpu1|u0|Add1~50\ = CARRY(( \cpu1|u0|TmpAddr\(12) ) + ( GND ) + ( \cpu1|u0|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(12),
	cin => \cpu1|u0|Add1~46\,
	sumout => \cpu1|u0|Add1~49_sumout\,
	cout => \cpu1|u0|Add1~50\);

-- Location: MLABCELL_X18_Y33_N39
\cpu1|u0|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~53_sumout\ = SUM(( \cpu1|u0|TmpAddr\(13) ) + ( GND ) + ( \cpu1|u0|Add1~50\ ))
-- \cpu1|u0|Add1~54\ = CARRY(( \cpu1|u0|TmpAddr\(13) ) + ( GND ) + ( \cpu1|u0|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(13),
	cin => \cpu1|u0|Add1~50\,
	sumout => \cpu1|u0|Add1~53_sumout\,
	cout => \cpu1|u0|Add1~54\);

-- Location: MLABCELL_X18_Y33_N42
\cpu1|u0|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~57_sumout\ = SUM(( \cpu1|u0|TmpAddr\(14) ) + ( GND ) + ( \cpu1|u0|Add1~54\ ))
-- \cpu1|u0|Add1~58\ = CARRY(( \cpu1|u0|TmpAddr\(14) ) + ( GND ) + ( \cpu1|u0|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TmpAddr\(14),
	cin => \cpu1|u0|Add1~54\,
	sumout => \cpu1|u0|Add1~57_sumout\,
	cout => \cpu1|u0|Add1~58\);

-- Location: MLABCELL_X18_Y33_N45
\cpu1|u0|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add1~61_sumout\ = SUM(( \cpu1|u0|TmpAddr\(15) ) + ( GND ) + ( \cpu1|u0|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(15),
	cin => \cpu1|u0|Add1~58\,
	sumout => \cpu1|u0|Add1~61_sumout\);

-- Location: MLABCELL_X18_Y32_N24
\cpu1|u0|A~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~46_combout\ = ( \cpu1|u0|SP\(15) & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|ACC\(7) & !\cpu1|u0|A[7]~1_combout\) ) ) ) # ( !\cpu1|u0|SP\(15) & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|ACC\(7)) # 
-- (\cpu1|u0|A[7]~1_combout\) ) ) ) # ( \cpu1|u0|SP\(15) & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|A[7]~1_combout\ & (\cpu1|u0|Add1~61_sumout\)) # (\cpu1|u0|A[7]~1_combout\ & ((\cpu1|u0|PC\(15)))) ) ) ) # ( !\cpu1|u0|SP\(15) & ( 
-- !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|A[7]~1_combout\ & (\cpu1|u0|Add1~61_sumout\)) # (\cpu1|u0|A[7]~1_combout\ & ((\cpu1|u0|PC\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111111001111110011111100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add1~61_sumout\,
	datab => \cpu1|u0|ALT_INV_ACC\(7),
	datac => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	datad => \cpu1|u0|ALT_INV_PC\(15),
	datae => \cpu1|u0|ALT_INV_SP\(15),
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	combout => \cpu1|u0|A~46_combout\);

-- Location: LABCELL_X19_Y32_N12
\cpu1|u0|A~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~47_combout\ = ( \cpu1|u0|A[14]~30_combout\ & ( \cpu1|u0|A~46_combout\ & ( (!\cpu1|u0|A[14]~28_combout\) # (\cpu1|u0|TmpAddr\(15)) ) ) ) # ( !\cpu1|u0|A[14]~30_combout\ & ( \cpu1|u0|A~46_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & 
-- ((\cpu1|DI_Reg\(7)))) # (\cpu1|u0|A[14]~28_combout\ & (\cpu1|u0|Regs|Mux32~9_combout\)) ) ) ) # ( \cpu1|u0|A[14]~30_combout\ & ( !\cpu1|u0|A~46_combout\ & ( (\cpu1|u0|TmpAddr\(15) & \cpu1|u0|A[14]~28_combout\) ) ) ) # ( !\cpu1|u0|A[14]~30_combout\ & ( 
-- !\cpu1|u0|A~46_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & ((\cpu1|DI_Reg\(7)))) # (\cpu1|u0|A[14]~28_combout\ & (\cpu1|u0|Regs|Mux32~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux32~9_combout\,
	datab => \cpu1|u0|ALT_INV_TmpAddr\(15),
	datac => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(7),
	datae => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	dataf => \cpu1|u0|ALT_INV_A~46_combout\,
	combout => \cpu1|u0|A~47_combout\);

-- Location: FF_X19_Y32_N14
\cpu1|u0|A[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~47_combout\,
	asdata => \cpu1|u0|I\(7),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(15));

-- Location: LABCELL_X19_Y36_N51
\cpu1|u0|A~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~42_combout\ = ( \cpu1|u0|Add1~53_sumout\ & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|PC\(13))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|SP\(13)))) ) ) ) # ( !\cpu1|u0|Add1~53_sumout\ 
-- & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|PC\(13))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|SP\(13)))) ) ) ) # ( \cpu1|u0|Add1~53_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( 
-- (!\cpu1|u0|ACC[5]~DUPLICATE_q\) # (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) ) # ( !\cpu1|u0|Add1~53_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|ACC[5]~DUPLICATE_q\ & \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010111111111010101000110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ACC[5]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_PC\(13),
	datac => \cpu1|u0|ALT_INV_SP\(13),
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datae => \cpu1|u0|ALT_INV_Add1~53_sumout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~42_combout\);

-- Location: LABCELL_X19_Y33_N18
\cpu1|u0|A~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~43_combout\ = ( \cpu1|u0|Regs|Mux32~7_combout\ & ( \cpu1|u0|A~42_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & (((\cpu1|u0|A[14]~28_combout\) # (\cpu1|DI_Reg\(5))))) # (\cpu1|u0|A[14]~30_combout\ & (((!\cpu1|u0|A[14]~28_combout\)) # 
-- (\cpu1|u0|TmpAddr\(13)))) ) ) ) # ( !\cpu1|u0|Regs|Mux32~7_combout\ & ( \cpu1|u0|A~42_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & (((\cpu1|DI_Reg\(5) & !\cpu1|u0|A[14]~28_combout\)))) # (\cpu1|u0|A[14]~30_combout\ & (((!\cpu1|u0|A[14]~28_combout\)) # 
-- (\cpu1|u0|TmpAddr\(13)))) ) ) ) # ( \cpu1|u0|Regs|Mux32~7_combout\ & ( !\cpu1|u0|A~42_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & (((\cpu1|u0|A[14]~28_combout\) # (\cpu1|DI_Reg\(5))))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|TmpAddr\(13) & 
-- ((\cpu1|u0|A[14]~28_combout\)))) ) ) ) # ( !\cpu1|u0|Regs|Mux32~7_combout\ & ( !\cpu1|u0|A~42_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & (((\cpu1|DI_Reg\(5) & !\cpu1|u0|A[14]~28_combout\)))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|TmpAddr\(13) & 
-- ((\cpu1|u0|A[14]~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(13),
	datab => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(5),
	datad => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux32~7_combout\,
	dataf => \cpu1|u0|ALT_INV_A~42_combout\,
	combout => \cpu1|u0|A~43_combout\);

-- Location: FF_X19_Y33_N19
\cpu1|u0|A[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~43_combout\,
	asdata => \cpu1|u0|I\(5),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(13));

-- Location: MLABCELL_X18_Y33_N51
\cpu1|u0|A~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~38_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|SP\(11) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|PC\(11) ) ) ) # ( 
-- \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|ACC\(3) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|Add1~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111100001111000001010101010101011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(11),
	datab => \cpu1|u0|ALT_INV_SP\(11),
	datac => \cpu1|u0|ALT_INV_ACC\(3),
	datad => \cpu1|u0|ALT_INV_Add1~45_sumout\,
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~38_combout\);

-- Location: LABCELL_X19_Y33_N42
\cpu1|u0|A~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~39_combout\ = ( \cpu1|u0|A~38_combout\ & ( \cpu1|u0|A[14]~30_combout\ & ( (!\cpu1|u0|A[14]~28_combout\) # (\cpu1|u0|TmpAddr\(11)) ) ) ) # ( !\cpu1|u0|A~38_combout\ & ( \cpu1|u0|A[14]~30_combout\ & ( (\cpu1|u0|TmpAddr\(11) & 
-- \cpu1|u0|A[14]~28_combout\) ) ) ) # ( \cpu1|u0|A~38_combout\ & ( !\cpu1|u0|A[14]~30_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & (\cpu1|DI_Reg\(3))) # (\cpu1|u0|A[14]~28_combout\ & ((\cpu1|u0|Regs|Mux32~5_combout\))) ) ) ) # ( !\cpu1|u0|A~38_combout\ & ( 
-- !\cpu1|u0|A[14]~30_combout\ & ( (!\cpu1|u0|A[14]~28_combout\ & (\cpu1|DI_Reg\(3))) # (\cpu1|u0|A[14]~28_combout\ & ((\cpu1|u0|Regs|Mux32~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(11),
	datab => \cpu1|ALT_INV_DI_Reg\(3),
	datac => \cpu1|u0|Regs|ALT_INV_Mux32~5_combout\,
	datad => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	datae => \cpu1|u0|ALT_INV_A~38_combout\,
	dataf => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	combout => \cpu1|u0|A~39_combout\);

-- Location: FF_X19_Y33_N43
\cpu1|u0|A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~39_combout\,
	asdata => \cpu1|u0|I\(3),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(11));

-- Location: MLABCELL_X18_Y32_N54
\cpu1|u0|A~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~40_combout\ = ( \cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|ACC[4]~DUPLICATE_q\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|PC\(12))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|SP\(12)))) ) ) ) # ( 
-- !\cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|ACC[4]~DUPLICATE_q\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & \cpu1|u0|Add1~49_sumout\) ) ) ) # ( \cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|ACC[4]~DUPLICATE_q\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & 
-- (\cpu1|u0|PC\(12))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((!\cpu1|u0|SP\(12)))) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|ACC[4]~DUPLICATE_q\ & ( (\cpu1|u0|Add1~49_sumout\) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111010111110000101000100010001000100101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datab => \cpu1|u0|ALT_INV_Add1~49_sumout\,
	datac => \cpu1|u0|ALT_INV_PC\(12),
	datad => \cpu1|u0|ALT_INV_SP\(12),
	datae => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_ACC[4]~DUPLICATE_q\,
	combout => \cpu1|u0|A~40_combout\);

-- Location: LABCELL_X19_Y33_N48
\cpu1|u0|A~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~41_combout\ = ( \cpu1|u0|A~40_combout\ & ( \cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & ((\cpu1|u0|Regs|Mux32~6_combout\))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|TmpAddr\(12))) ) ) ) # ( !\cpu1|u0|A~40_combout\ & ( 
-- \cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & ((\cpu1|u0|Regs|Mux32~6_combout\))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|TmpAddr\(12))) ) ) ) # ( \cpu1|u0|A~40_combout\ & ( !\cpu1|u0|A[14]~28_combout\ & ( (\cpu1|u0|A[14]~30_combout\) # 
-- (\cpu1|DI_Reg\(4)) ) ) ) # ( !\cpu1|u0|A~40_combout\ & ( !\cpu1|u0|A[14]~28_combout\ & ( (\cpu1|DI_Reg\(4) & !\cpu1|u0|A[14]~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(4),
	datab => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	datac => \cpu1|u0|ALT_INV_TmpAddr\(12),
	datad => \cpu1|u0|Regs|ALT_INV_Mux32~6_combout\,
	datae => \cpu1|u0|ALT_INV_A~40_combout\,
	dataf => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	combout => \cpu1|u0|A~41_combout\);

-- Location: FF_X19_Y33_N50
\cpu1|u0|A[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~41_combout\,
	asdata => \cpu1|u0|I\(4),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(12));

-- Location: MLABCELL_X18_Y33_N54
\cpu1|u0|A~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~44_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|SP\(14) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|PC\(14) ) ) ) # ( 
-- \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|ACC\(6) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|Add1~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111100001111000001010101010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(14),
	datab => \cpu1|u0|ALT_INV_Add1~57_sumout\,
	datac => \cpu1|u0|ALT_INV_ACC\(6),
	datad => \cpu1|u0|ALT_INV_SP\(14),
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~44_combout\);

-- Location: LABCELL_X19_Y33_N24
\cpu1|u0|A~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~45_combout\ = ( \cpu1|u0|Regs|Mux32~8_combout\ & ( \cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\) # (\cpu1|u0|TmpAddr\(14)) ) ) ) # ( !\cpu1|u0|Regs|Mux32~8_combout\ & ( \cpu1|u0|A[14]~28_combout\ & ( (\cpu1|u0|TmpAddr\(14) & 
-- \cpu1|u0|A[14]~30_combout\) ) ) ) # ( \cpu1|u0|Regs|Mux32~8_combout\ & ( !\cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & ((\cpu1|DI_Reg\(6)))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|A~44_combout\)) ) ) ) # ( 
-- !\cpu1|u0|Regs|Mux32~8_combout\ & ( !\cpu1|u0|A[14]~28_combout\ & ( (!\cpu1|u0|A[14]~30_combout\ & ((\cpu1|DI_Reg\(6)))) # (\cpu1|u0|A[14]~30_combout\ & (\cpu1|u0|A~44_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A~44_combout\,
	datab => \cpu1|ALT_INV_DI_Reg\(6),
	datac => \cpu1|u0|ALT_INV_TmpAddr\(14),
	datad => \cpu1|u0|ALT_INV_A[14]~30_combout\,
	datae => \cpu1|u0|Regs|ALT_INV_Mux32~8_combout\,
	dataf => \cpu1|u0|ALT_INV_A[14]~28_combout\,
	combout => \cpu1|u0|A~45_combout\);

-- Location: FF_X19_Y33_N25
\cpu1|u0|A[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~45_combout\,
	asdata => \cpu1|u0|I\(6),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => \cpu1|u0|A[14]~33_combout\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(14));

-- Location: LABCELL_X24_Y35_N9
\brg1|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|process_1~0_combout\ = ( \cpu1|u0|A\(5) & ( (\cpu1|u0|A\(3) & (\cpu1|u0|A\(4) & !\cpu1|u0|A\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(3),
	datac => \cpu1|u0|ALT_INV_A\(4),
	datad => \cpu1|u0|ALT_INV_A\(7),
	dataf => \cpu1|u0|ALT_INV_A\(5),
	combout => \brg1|process_1~0_combout\);

-- Location: LABCELL_X20_Y35_N6
\n_RomActive~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_RomActive~0_combout\ = ( \brg1|process_1~0_combout\ & ( \n_RomActive~q\ & ( ((!\n_interface1CS~0_combout\) # (!\cpu1|u0|A\(0))) # (\cpu1|u0|A\(6)) ) ) ) # ( !\brg1|process_1~0_combout\ & ( \n_RomActive~q\ ) ) # ( \brg1|process_1~0_combout\ & ( 
-- !\n_RomActive~q\ & ( (!\cpu1|u0|A\(6) & (\n_interface1CS~0_combout\ & !\cpu1|u0|A\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000011111111111111111111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(6),
	datac => \ALT_INV_n_interface1CS~0_combout\,
	datad => \cpu1|u0|ALT_INV_A\(0),
	datae => \brg1|ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_n_RomActive~q\,
	combout => \n_RomActive~0_combout\);

-- Location: LABCELL_X20_Y35_N18
\n_RomActive~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_RomActive~feeder_combout\ = ( \n_RomActive~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_n_RomActive~0_combout\,
	combout => \n_RomActive~feeder_combout\);

-- Location: FF_X20_Y35_N20
n_RomActive : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_ioWR~combout\,
	d => \n_RomActive~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n_RomActive~q\);

-- Location: LABCELL_X20_Y35_N48
\n_monRomCS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_monRomCS~0_combout\ = ( !\cpu1|u0|A\(14) & ( !\n_RomActive~q\ & ( (!\cpu1|u0|A\(15) & (!\cpu1|u0|A\(13) & (!\cpu1|u0|A\(11) & !\cpu1|u0|A\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(15),
	datab => \cpu1|u0|ALT_INV_A\(13),
	datac => \cpu1|u0|ALT_INV_A\(11),
	datad => \cpu1|u0|ALT_INV_A\(12),
	datae => \cpu1|u0|ALT_INV_A\(14),
	dataf => \ALT_INV_n_RomActive~q\,
	combout => \n_monRomCS~0_combout\);

-- Location: MLABCELL_X18_Y34_N42
\sd1|Selector142~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector142~0_combout\ = ( \sd1|dout\(2) & ( \sd1|Selector143~0_combout\ ) ) # ( !\sd1|dout\(2) & ( \sd1|Selector143~0_combout\ & ( (\sd1|recv_data\(2) & \sd1|Selector144~0_combout\) ) ) ) # ( \sd1|dout\(2) & ( !\sd1|Selector143~0_combout\ & ( 
-- (\sd1|recv_data\(2) & \sd1|Selector144~0_combout\) ) ) ) # ( !\sd1|dout\(2) & ( !\sd1|Selector143~0_combout\ & ( (\sd1|recv_data\(2) & \sd1|Selector144~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_recv_data\(2),
	datad => \sd1|ALT_INV_Selector144~0_combout\,
	datae => \sd1|ALT_INV_dout\(2),
	dataf => \sd1|ALT_INV_Selector143~0_combout\,
	combout => \sd1|Selector142~0_combout\);

-- Location: FF_X18_Y34_N43
\sd1|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector142~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(2));

-- Location: LABCELL_X19_Y34_N48
\cpuDataIn[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~14_combout\ = ( \sd1|dout\(2) & ( \rom1|altsyncram_component|auto_generated|q_a\(2) & ( (!\n_sdCardCS~0_combout\ & (((\n_monRomCS~0_combout\)) # (\sramData[2]~input_o\))) # (\n_sdCardCS~0_combout\ & (((\MemoryManagement|Mux6~0_combout\)))) ) 
-- ) ) # ( !\sd1|dout\(2) & ( \rom1|altsyncram_component|auto_generated|q_a\(2) & ( (!\n_sdCardCS~0_combout\ & ((\n_monRomCS~0_combout\) # (\sramData[2]~input_o\))) ) ) ) # ( \sd1|dout\(2) & ( !\rom1|altsyncram_component|auto_generated|q_a\(2) & ( 
-- (!\n_sdCardCS~0_combout\ & (\sramData[2]~input_o\ & ((!\n_monRomCS~0_combout\)))) # (\n_sdCardCS~0_combout\ & (((\MemoryManagement|Mux6~0_combout\)))) ) ) ) # ( !\sd1|dout\(2) & ( !\rom1|altsyncram_component|auto_generated|q_a\(2) & ( 
-- (!\n_sdCardCS~0_combout\ & (\sramData[2]~input_o\ & !\n_monRomCS~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001001110000010100100010101010100010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_sdCardCS~0_combout\,
	datab => \ALT_INV_sramData[2]~input_o\,
	datac => \MemoryManagement|ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_n_monRomCS~0_combout\,
	datae => \sd1|ALT_INV_dout\(2),
	dataf => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \cpuDataIn[2]~14_combout\);

-- Location: LABCELL_X19_Y35_N24
\cpuDataIn[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~15_combout\ = ( \io1|dataOut\(2) & ( \cpuDataIn[2]~14_combout\ & ( (!\cpuDataIn[3]~1_combout\) # ((!\cpuDataIn[3]~2_combout\ & ((\io2|dataOut\(2)))) # (\cpuDataIn[3]~2_combout\ & (\io4|dataOut\(2)))) ) ) ) # ( !\io1|dataOut\(2) & ( 
-- \cpuDataIn[2]~14_combout\ & ( (!\cpuDataIn[3]~2_combout\ & (((\io2|dataOut\(2) & \cpuDataIn[3]~1_combout\)))) # (\cpuDataIn[3]~2_combout\ & (((!\cpuDataIn[3]~1_combout\)) # (\io4|dataOut\(2)))) ) ) ) # ( \io1|dataOut\(2) & ( !\cpuDataIn[2]~14_combout\ & ( 
-- (!\cpuDataIn[3]~2_combout\ & (((!\cpuDataIn[3]~1_combout\) # (\io2|dataOut\(2))))) # (\cpuDataIn[3]~2_combout\ & (\io4|dataOut\(2) & ((\cpuDataIn[3]~1_combout\)))) ) ) ) # ( !\io1|dataOut\(2) & ( !\cpuDataIn[2]~14_combout\ & ( (\cpuDataIn[3]~1_combout\ & 
-- ((!\cpuDataIn[3]~2_combout\ & ((\io2|dataOut\(2)))) # (\cpuDataIn[3]~2_combout\ & (\io4|dataOut\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_dataOut\(2),
	datab => \ALT_INV_cpuDataIn[3]~2_combout\,
	datac => \io2|ALT_INV_dataOut\(2),
	datad => \ALT_INV_cpuDataIn[3]~1_combout\,
	datae => \io1|ALT_INV_dataOut\(2),
	dataf => \ALT_INV_cpuDataIn[2]~14_combout\,
	combout => \cpuDataIn[2]~15_combout\);

-- Location: FF_X19_Y35_N26
\cpu1|DI_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[2]~15_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(2));

-- Location: LABCELL_X17_Y36_N12
\cpu1|u0|F~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~5_combout\ = ( !\cpu1|DI_Reg\(0) & ( !\cpu1|DI_Reg\(6) & ( (!\cpu1|DI_Reg\(7) & !\cpu1|DI_Reg\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ALT_INV_DI_Reg\(7),
	datac => \cpu1|ALT_INV_DI_Reg\(5),
	datae => \cpu1|ALT_INV_DI_Reg\(0),
	dataf => \cpu1|ALT_INV_DI_Reg\(6),
	combout => \cpu1|u0|F~5_combout\);

-- Location: LABCELL_X17_Y36_N30
\cpu1|u0|F~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~6_combout\ = ( \cpu1|u0|F~5_combout\ & ( (!\cpu1|DI_Reg\(2) & (!\cpu1|DI_Reg\(3) & (!\cpu1|DI_Reg\(1) & !\cpu1|DI_Reg\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(2),
	datab => \cpu1|ALT_INV_DI_Reg\(3),
	datac => \cpu1|ALT_INV_DI_Reg\(1),
	datad => \cpu1|ALT_INV_DI_Reg\(4),
	dataf => \cpu1|u0|ALT_INV_F~5_combout\,
	combout => \cpu1|u0|F~6_combout\);

-- Location: FF_X13_Y36_N34
\cpu1|u0|Fp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|F\(6),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \cpu1|u0|F~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Fp\(6));

-- Location: LABCELL_X5_Y31_N48
\cpu1|u0|alu|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Equal3~0_combout\ = ( !\cpu1|u0|BusA\(6) & ( (!\cpu1|u0|BusA[4]~DUPLICATE_q\ & (!\cpu1|u0|BusA[7]~DUPLICATE_q\ & !\cpu1|u0|BusA[5]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA[4]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusA[7]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_BusA[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_BusA\(6),
	combout => \cpu1|u0|alu|Equal3~0_combout\);

-- Location: LABCELL_X5_Y30_N33
\cpu1|u0|alu|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Equal3~1_combout\ = ( !\cpu1|u0|alu|Q_t~36_combout\ & ( !\cpu1|u0|alu|Q_t~34_combout\ & ( (!\cpu1|u0|alu|Q_t~17_combout\ & (!\cpu1|u0|alu|Q_t~35_combout\ & \cpu1|u0|alu|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~17_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~35_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Equal3~0_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~36_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~34_combout\,
	combout => \cpu1|u0|alu|Equal3~1_combout\);

-- Location: LABCELL_X5_Y30_N12
\cpu1|u0|alu|Mux24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~13_combout\ = ( \cpu1|u0|alu|DAA_Q[1]~15_combout\ & ( \cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( (\cpu1|u0|alu|Equal3~1_combout\ & \cpu1|u0|ALU_Op_r\(0)) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[1]~15_combout\ & ( \cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( 
-- (\cpu1|u0|alu|Equal3~1_combout\ & \cpu1|u0|ALU_Op_r\(0)) ) ) ) # ( \cpu1|u0|alu|DAA_Q[1]~15_combout\ & ( !\cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( (\cpu1|u0|alu|Equal3~1_combout\ & \cpu1|u0|ALU_Op_r\(0)) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[1]~15_combout\ & ( 
-- !\cpu1|u0|alu|DAA_Q[2]~13_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & (((!\cpu1|u0|alu|DAA_Q[3]~14_combout\ & !\cpu1|u0|BusA[0]~DUPLICATE_q\)))) # (\cpu1|u0|ALU_Op_r\(0) & (\cpu1|u0|alu|Equal3~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Equal3~1_combout\,
	datab => \cpu1|u0|alu|ALT_INV_DAA_Q[3]~14_combout\,
	datac => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q[1]~15_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[2]~13_combout\,
	combout => \cpu1|u0|alu|Mux24~13_combout\);

-- Location: LABCELL_X5_Y34_N12
\cpu1|u0|alu|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~8_combout\ = ( \cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( \cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|alu|Mux24~13_combout\) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( \cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( 
-- (\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|alu|Mux24~13_combout\) ) ) ) # ( \cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( !\cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (\cpu1|u0|ALU_Op_r\(0) & \cpu1|u0|alu|Mux24~13_combout\) ) ) ) # ( !\cpu1|u0|alu|DAA_Q[6]~9_combout\ & ( 
-- !\cpu1|u0|alu|DAA_Q[5]~11_combout\ & ( (\cpu1|u0|alu|Mux24~13_combout\ & (((!\cpu1|u0|alu|DAA_Q[4]~12_combout\ & !\cpu1|u0|alu|DAA_Q[7]~10_combout\)) # (\cpu1|u0|ALU_Op_r\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_DAA_Q[4]~12_combout\,
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datac => \cpu1|u0|alu|ALT_INV_DAA_Q[7]~10_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux24~13_combout\,
	datae => \cpu1|u0|alu|ALT_INV_DAA_Q[6]~9_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_DAA_Q[5]~11_combout\,
	combout => \cpu1|u0|alu|Mux24~8_combout\);

-- Location: LABCELL_X5_Y33_N3
\cpu1|u0|alu|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~0_combout\ = ( !\cpu1|u0|alu|Q_t~31_combout\ & ( (!\cpu1|u0|alu|Q_t~32_combout\ & !\cpu1|u0|alu|Q_t~33_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|alu|ALT_INV_Q_t~32_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~33_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~31_combout\,
	combout => \cpu1|u0|alu|Mux24~0_combout\);

-- Location: LABCELL_X6_Y32_N9
\cpu1|u0|alu|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~1_combout\ = ( \cpu1|u0|alu|Mux24~0_combout\ & ( (!\cpu1|u0|alu|Q_t~30_combout\ & (!\cpu1|u0|alu|Q_t~29_combout\ & (!\cpu1|u0|alu|Q_t~28_combout\ & !\cpu1|u0|alu|Mux22~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~30_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~29_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~28_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux22~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~0_combout\,
	combout => \cpu1|u0|alu|Mux24~1_combout\);

-- Location: LABCELL_X5_Y34_N42
\cpu1|u0|alu|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~7_combout\ = ( \cpu1|u0|alu|Mux21~0_combout\ & ( \cpu1|u0|alu|Mux24~6_combout\ ) ) # ( !\cpu1|u0|alu|Mux21~0_combout\ & ( \cpu1|u0|alu|Mux24~6_combout\ ) ) # ( \cpu1|u0|alu|Mux21~0_combout\ & ( !\cpu1|u0|alu|Mux24~6_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & (!\cpu1|u0|F\(6) & !\cpu1|u0|ALU_Op_r\(0))) ) ) ) # ( !\cpu1|u0|alu|Mux21~0_combout\ & ( !\cpu1|u0|alu|Mux24~6_combout\ & ( (!\cpu1|u0|ALU_Op_r\(0) & ((!\cpu1|u0|mcode|Mux279~0_combout\ & 
-- (\cpu1|u0|alu|Mux24~1_combout\)) # (\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|F\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001000000000010100000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Mux24~1_combout\,
	datac => \cpu1|u0|ALT_INV_F\(6),
	datad => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datae => \cpu1|u0|alu|ALT_INV_Mux21~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~6_combout\,
	combout => \cpu1|u0|alu|Mux24~7_combout\);

-- Location: LABCELL_X5_Y34_N24
\cpu1|u0|alu|Mux24~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~14_combout\ = ( !\cpu1|u0|ALU_Op_r\(2) & ( (!\cpu1|u0|ALU_Op_r\(1) & (((\cpu1|u0|alu|Mux24~7_combout\)))) # (\cpu1|u0|ALU_Op_r\(1) & (!\cpu1|u0|F\(6))) ) ) # ( \cpu1|u0|ALU_Op_r\(2) & ( (!\cpu1|u0|ALU_Op_r\(1) & 
-- ((((\cpu1|u0|alu|Mux24~8_combout\))))) # (\cpu1|u0|ALU_Op_r\(1) & ((!\cpu1|u0|ALU_Op_r\(0) & (((\cpu1|u0|alu|Equal3~1_combout\)))) # (\cpu1|u0|ALU_Op_r\(0) & (!\cpu1|u0|F\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010111000101110000000100011001000101110001011101100111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(6),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(1),
	datac => \cpu1|u0|ALT_INV_ALU_Op_r\(0),
	datad => \cpu1|u0|alu|ALT_INV_Equal3~1_combout\,
	datae => \cpu1|u0|ALT_INV_ALU_Op_r\(2),
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~8_combout\,
	datag => \cpu1|u0|alu|ALT_INV_Mux24~7_combout\,
	combout => \cpu1|u0|alu|Mux24~14_combout\);

-- Location: LABCELL_X14_Y32_N51
\cpu1|u0|process_0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~9_combout\ = ( !\cpu1|u0|mcode|Mux281~4_combout\ & ( !\cpu1|u0|mcode|Mux283~1_combout\ & ( (\cpu1|u0|process_0~6_combout\ & !\cpu1|u0|ISet\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~6_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(0),
	datae => \cpu1|u0|mcode|ALT_INV_Mux281~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux283~1_combout\,
	combout => \cpu1|u0|process_0~9_combout\);

-- Location: FF_X14_Y32_N52
\cpu1|u0|Z16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|process_0~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Z16_r~q\);

-- Location: MLABCELL_X4_Y32_N0
\cpu1|u0|alu|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~9_combout\ = ( !\cpu1|u0|alu|Mux15~0_combout\ & ( (!\cpu1|u0|Arith16_r~q\ & ((!\cpu1|u0|Z16_r~q\) # (!\cpu1|u0|F\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Z16_r~q\,
	datac => \cpu1|u0|ALT_INV_F\(6),
	datad => \cpu1|u0|ALT_INV_Arith16_r~q\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux15~0_combout\,
	combout => \cpu1|u0|alu|Mux24~9_combout\);

-- Location: MLABCELL_X4_Y32_N3
\cpu1|u0|alu|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~10_combout\ = ( !\cpu1|u0|alu|Mux12~0_combout\ & ( (\cpu1|u0|alu|Mux24~9_combout\ & (!\cpu1|u0|alu|Mux13~0_combout\ & !\cpu1|u0|alu|Mux14~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux24~9_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux13~0_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux14~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux12~0_combout\,
	combout => \cpu1|u0|alu|Mux24~10_combout\);

-- Location: LABCELL_X5_Y34_N57
\cpu1|u0|alu|Mux24~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~11_combout\ = ( !\cpu1|u0|alu|Mux10~0_combout\ & ( (!\cpu1|u0|alu|Mux9~0_combout\ & (!\cpu1|u0|alu|Mux8~0_combout\ & (\cpu1|u0|alu|Mux24~10_combout\ & !\cpu1|u0|alu|Mux11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Mux9~0_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Mux8~0_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Mux24~10_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Mux11~0_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux10~0_combout\,
	combout => \cpu1|u0|alu|Mux24~11_combout\);

-- Location: LABCELL_X5_Y34_N36
\cpu1|u0|alu|Mux24~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Mux24~12_combout\ = ( \cpu1|u0|Arith16_r~q\ & ( \cpu1|u0|alu|Mux24~11_combout\ & ( (\cpu1|u0|ALU_Op_r\(3) & !\cpu1|u0|alu|Mux24~14_combout\) ) ) ) # ( !\cpu1|u0|Arith16_r~q\ & ( \cpu1|u0|alu|Mux24~11_combout\ & ( (\cpu1|u0|ALU_Op_r\(3) & 
-- !\cpu1|u0|alu|Mux24~14_combout\) ) ) ) # ( \cpu1|u0|Arith16_r~q\ & ( !\cpu1|u0|alu|Mux24~11_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3) & (\cpu1|u0|F\(6))) # (\cpu1|u0|ALU_Op_r\(3) & ((!\cpu1|u0|alu|Mux24~14_combout\))) ) ) ) # ( !\cpu1|u0|Arith16_r~q\ & ( 
-- !\cpu1|u0|alu|Mux24~11_combout\ & ( (!\cpu1|u0|ALU_Op_r\(3)) # (!\cpu1|u0|alu|Mux24~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100011101000111010000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(6),
	datab => \cpu1|u0|ALT_INV_ALU_Op_r\(3),
	datac => \cpu1|u0|alu|ALT_INV_Mux24~14_combout\,
	datae => \cpu1|u0|ALT_INV_Arith16_r~q\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~11_combout\,
	combout => \cpu1|u0|alu|Mux24~12_combout\);

-- Location: MLABCELL_X13_Y36_N33
\cpu1|u0|F~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~4_combout\ = ( \cpu1|u0|F\(6) & ( \cpu1|u0|alu|Mux24~12_combout\ & ( (!\cpu1|u0|process_0~2_combout\ & (\cpu1|u0|F~3_combout\ & !\cpu1|u0|Fp\(6))) ) ) ) # ( !\cpu1|u0|F\(6) & ( \cpu1|u0|alu|Mux24~12_combout\ & ( (!\cpu1|u0|process_0~2_combout\ 
-- & ((!\cpu1|u0|F~3_combout\) # (!\cpu1|u0|Fp\(6)))) ) ) ) # ( \cpu1|u0|F\(6) & ( !\cpu1|u0|alu|Mux24~12_combout\ & ( ((\cpu1|u0|F~3_combout\ & !\cpu1|u0|Fp\(6))) # (\cpu1|u0|process_0~2_combout\) ) ) ) # ( !\cpu1|u0|F\(6) & ( 
-- !\cpu1|u0|alu|Mux24~12_combout\ & ( ((!\cpu1|u0|F~3_combout\) # (!\cpu1|u0|Fp\(6))) # (\cpu1|u0|process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101010111110101010110101010101000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_0~2_combout\,
	datac => \cpu1|u0|ALT_INV_F~3_combout\,
	datad => \cpu1|u0|ALT_INV_Fp\(6),
	datae => \cpu1|u0|ALT_INV_F\(6),
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~12_combout\,
	combout => \cpu1|u0|F~4_combout\);

-- Location: MLABCELL_X13_Y36_N36
\cpu1|u0|F~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|F~7_combout\ = ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( \cpu1|u0|F~4_combout\ & ( (\cpu1|u0|process_0~5_combout\ & (!\cpu1|u0|F~0_combout\ & !\cpu1|u0|F~6_combout\)) ) ) ) # ( !\cpu1|u0|Save_Mux[6]~21_combout\ & ( \cpu1|u0|F~4_combout\ & ( 
-- ((\cpu1|u0|process_0~5_combout\ & !\cpu1|u0|F~6_combout\)) # (\cpu1|u0|F~0_combout\) ) ) ) # ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( !\cpu1|u0|F~4_combout\ & ( (!\cpu1|u0|F~0_combout\ & ((!\cpu1|u0|process_0~5_combout\) # (!\cpu1|u0|F~6_combout\))) ) ) ) # 
-- ( !\cpu1|u0|Save_Mux[6]~21_combout\ & ( !\cpu1|u0|F~4_combout\ & ( (!\cpu1|u0|process_0~5_combout\) # ((!\cpu1|u0|F~6_combout\) # (\cpu1|u0|F~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111100001100000000111111000011110011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_process_0~5_combout\,
	datac => \cpu1|u0|ALT_INV_F~0_combout\,
	datad => \cpu1|u0|ALT_INV_F~6_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	dataf => \cpu1|u0|ALT_INV_F~4_combout\,
	combout => \cpu1|u0|F~7_combout\);

-- Location: FF_X13_Y36_N38
\cpu1|u0|F[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|F~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|F\(6));

-- Location: LABCELL_X10_Y36_N51
\cpu1|u0|mcode|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux45~0_combout\ = ( \cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|F[0]~DUPLICATE_q\ $ (!\cpu1|u0|IR\(3)))) ) ) # ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|F\(6) $ (!\cpu1|u0|IR\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001000010001001000100000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(6),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux45~0_combout\);

-- Location: LABCELL_X10_Y36_N24
\cpu1|u0|alu|Q_t~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~19_combout\ = ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (\cpu1|u0|MCycle\(1) & (\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycle\(1),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|alu|Q_t~19_combout\);

-- Location: LABCELL_X10_Y36_N15
\cpu1|u0|alu|Q_t~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~20_combout\ = ( \cpu1|u0|mcode|Mux45~1_combout\ & ( !\cpu1|u0|alu|Q_t~19_combout\ & ( (!\cpu1|u0|alu|Q_t~7_combout\) # ((!\cpu1|u0|mcode|Mux46~0_combout\ & !\cpu1|u0|mcode|Mux57~3_combout\)) ) ) ) # ( !\cpu1|u0|mcode|Mux45~1_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~19_combout\ & ( (!\cpu1|u0|alu|Q_t~7_combout\) # ((!\cpu1|u0|mcode|Mux46~0_combout\ & ((!\cpu1|u0|mcode|Mux57~3_combout\) # (!\cpu1|u0|mcode|Mux45~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111000111110001111100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux45~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux45~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~19_combout\,
	combout => \cpu1|u0|alu|Q_t~20_combout\);

-- Location: MLABCELL_X9_Y36_N42
\cpu1|u0|mcode|Mux88~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~4_combout\ = ( \cpu1|u0|alu|Q_t~20_combout\ & ( \cpu1|u0|mcode|Mux88~3_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux88~2_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~18_combout\)))) ) ) ) # ( 
-- !\cpu1|u0|alu|Q_t~20_combout\ & ( \cpu1|u0|mcode|Mux88~3_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux88~2_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~18_combout\)))) # (\cpu1|u0|IR\(7) & (((!\cpu1|u0|IR\(0))))) ) ) ) # 
-- ( \cpu1|u0|alu|Q_t~20_combout\ & ( !\cpu1|u0|mcode|Mux88~3_combout\ & ( (!\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux88~2_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~18_combout\)))) # (\cpu1|u0|IR\(7) & (((\cpu1|u0|IR\(0))))) ) ) ) 
-- # ( !\cpu1|u0|alu|Q_t~20_combout\ & ( !\cpu1|u0|mcode|Mux88~3_combout\ & ( ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|mcode|Mux88~2_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|alu|Q_t~18_combout\))) # (\cpu1|u0|IR\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111110111000001111010011101010010111100100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|alu|ALT_INV_Q_t~18_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~20_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\,
	combout => \cpu1|u0|mcode|Mux88~4_combout\);

-- Location: LABCELL_X7_Y38_N15
\cpu1|u0|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_2~1_combout\ = ( \cpu1|u0|Equal57~0_combout\ & ( (!\cpu1|u0|mcode|Mux57~4_combout\) # (\cpu1|u0|Equal57~2_combout\) ) ) # ( !\cpu1|u0|Equal57~0_combout\ & ( (\cpu1|u0|Equal57~2_combout\ & \cpu1|u0|mcode|Mux57~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	combout => \cpu1|u0|process_2~1_combout\);

-- Location: LABCELL_X7_Y38_N42
\cpu1|u0|process_2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_2~2_combout\ = ( \cpu1|u0|process_2~1_combout\ & ( (!\cpu1|u0|mcode|Mux272~1_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & (\cpu1|u0|mcode|Mux88~4_combout\))) # (\cpu1|u0|mcode|Mux272~1_combout\ & (((\cpu1|u0|mcode|Mux279~0_combout\ & 
-- \cpu1|u0|mcode|Mux88~4_combout\)) # (\cpu1|u0|mcode|Mux274~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux272~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~4_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux274~0_combout\,
	dataf => \cpu1|u0|ALT_INV_process_2~1_combout\,
	combout => \cpu1|u0|process_2~2_combout\);

-- Location: LABCELL_X7_Y38_N12
\cpu1|u0|RegDIL[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[7]~0_combout\ = ( !\cpu1|u0|process_2~2_combout\ & ( \cpu1|u0|process_2~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_process_2~3_combout\,
	dataf => \cpu1|u0|ALT_INV_process_2~2_combout\,
	combout => \cpu1|u0|RegDIL[7]~0_combout\);

-- Location: FF_X7_Y37_N55
\cpu1|u0|RegBusA_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|RegBusA_r\(6));

-- Location: LABCELL_X10_Y37_N36
\cpu1|u0|RegDIL[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegDIL[6]~8_combout\ = ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( \cpu1|u0|Add8~25_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\) # ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(6))) # (\cpu1|u0|RegDIL[7]~1_combout\ & 
-- ((\cpu1|u0|Regs|Mux25~2_combout\)))) ) ) ) # ( !\cpu1|u0|Save_Mux[6]~21_combout\ & ( \cpu1|u0|Add8~25_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (((!\cpu1|u0|RegDIL[7]~1_combout\)))) # (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & 
-- (\cpu1|u0|RegBusA_r\(6))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux25~2_combout\))))) ) ) ) # ( \cpu1|u0|Save_Mux[6]~21_combout\ & ( !\cpu1|u0|Add8~25_sumout\ & ( (!\cpu1|u0|RegDIL[7]~0_combout\ & (((\cpu1|u0|RegDIL[7]~1_combout\)))) # 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(6))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux25~2_combout\))))) ) ) ) # ( !\cpu1|u0|Save_Mux[6]~21_combout\ & ( !\cpu1|u0|Add8~25_sumout\ & ( 
-- (\cpu1|u0|RegDIL[7]~0_combout\ & ((!\cpu1|u0|RegDIL[7]~1_combout\ & (\cpu1|u0|RegBusA_r\(6))) # (\cpu1|u0|RegDIL[7]~1_combout\ & ((\cpu1|u0|Regs|Mux25~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegDIL[7]~0_combout\,
	datab => \cpu1|u0|ALT_INV_RegBusA_r\(6),
	datac => \cpu1|u0|ALT_INV_RegDIL[7]~1_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux25~2_combout\,
	datae => \cpu1|u0|ALT_INV_Save_Mux[6]~21_combout\,
	dataf => \cpu1|u0|ALT_INV_Add8~25_sumout\,
	combout => \cpu1|u0|RegDIL[6]~8_combout\);

-- Location: LABCELL_X12_Y37_N27
\cpu1|u0|Regs|RegsL_rtl_0_bypass[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL_rtl_0_bypass[8]~feeder_combout\ = ( \cpu1|u0|RegDIL[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegDIL[6]~8_combout\,
	combout => \cpu1|u0|Regs|RegsL_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X12_Y37_N28
\cpu1|u0|Regs|RegsL_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(8));

-- Location: LABCELL_X17_Y34_N51
\cpu1|u0|TmpAddr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~9_combout\ = ( \cpu1|DI_Reg\(6) & ( (\cpu1|u0|Equal57~2_combout\ & (((\cpu1|u0|mcode|Mux57~0_combout\ & \cpu1|u0|Add5~25_sumout\)) # (\cpu1|u0|mcode|Mux264~1_combout\))) ) ) # ( !\cpu1|DI_Reg\(6) & ( (\cpu1|u0|mcode|Mux57~0_combout\ & 
-- (\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|Add5~25_sumout\ & !\cpu1|u0|mcode|Mux264~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|ALT_INV_Add5~25_sumout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux264~1_combout\,
	dataf => \cpu1|ALT_INV_DI_Reg\(6),
	combout => \cpu1|u0|TmpAddr~9_combout\);

-- Location: FF_X17_Y34_N52
\cpu1|u0|TmpAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(6));

-- Location: MLABCELL_X18_Y32_N30
\cpu1|u0|A~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~20_combout\ = ( \cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|SP\(6) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|DI_Reg\(6) ) ) ) # ( \cpu1|u0|A[7]~1_combout\ 
-- & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|PC\(6) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|Add1~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(6),
	datab => \cpu1|u0|ALT_INV_Add1~25_sumout\,
	datac => \cpu1|u0|ALT_INV_SP\(6),
	datad => \cpu1|u0|ALT_INV_PC\(6),
	datae => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	combout => \cpu1|u0|A~20_combout\);

-- Location: MLABCELL_X23_Y35_N0
\cpu1|u0|A~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~21_combout\ = ( \cpu1|u0|A~20_combout\ & ( \cpu1|u0|A[7]~6_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(6))) # (\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|Regs|Mux40~8_combout\))) ) ) ) # ( !\cpu1|u0|A~20_combout\ & ( 
-- \cpu1|u0|A[7]~6_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(6))) # (\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|Regs|Mux40~8_combout\))) ) ) ) # ( \cpu1|u0|A~20_combout\ & ( !\cpu1|u0|A[7]~6_combout\ & ( (\cpu1|u0|A[7]~7_combout\) # 
-- (\cpu1|u0|R\(6)) ) ) ) # ( !\cpu1|u0|A~20_combout\ & ( !\cpu1|u0|A[7]~6_combout\ & ( (\cpu1|u0|R\(6) & !\cpu1|u0|A[7]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(6),
	datab => \cpu1|u0|ALT_INV_R\(6),
	datac => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~8_combout\,
	datae => \cpu1|u0|ALT_INV_A~20_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	combout => \cpu1|u0|A~21_combout\);

-- Location: FF_X23_Y35_N2
\cpu1|u0|A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~21_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(6));

-- Location: LABCELL_X24_Y35_N27
\brg4|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|process_1~0_combout\ = ( !\cpu1|u0|A\(0) & ( (\cpu1|u0|A\(2) & \cpu1|u0|A\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \cpu1|u0|ALT_INV_A\(1),
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \brg4|process_1~0_combout\);

-- Location: LABCELL_X24_Y35_N24
\brg4|reload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~1_combout\ = ( \brg1|process_1~0_combout\ & ( (!\n_reset~input_o\) # ((\cpu1|u0|A\(6) & (!\n_ioWR~combout\ & \brg4|process_1~0_combout\))) ) ) # ( !\brg1|process_1~0_combout\ & ( !\n_reset~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111101001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(6),
	datab => \ALT_INV_n_ioWR~combout\,
	datac => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_process_1~0_combout\,
	dataf => \brg1|ALT_INV_process_1~0_combout\,
	combout => \brg4|reload~1_combout\);

-- Location: FF_X24_Y32_N44
\brg4|BaudReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \brg4|BaudReg~2_combout\,
	sload => VCC,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|BaudReg\(1));

-- Location: FF_X23_Y32_N5
\brg4|BaudReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \brg4|BaudReg~1_combout\,
	sload => VCC,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|BaudReg\(2));

-- Location: LABCELL_X26_Y32_N54
\brg4|BaudReg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|BaudReg~0_combout\ = ( !\cpu1|u0|DO\(0) & ( \n_reset~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_n_reset~input_o\,
	dataf => \cpu1|u0|ALT_INV_DO\(0),
	combout => \brg4|BaudReg~0_combout\);

-- Location: FF_X24_Y32_N47
\brg4|BaudReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \brg4|BaudReg~0_combout\,
	sload => VCC,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|BaudReg\(0));

-- Location: MLABCELL_X23_Y32_N57
\brg4|reload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~0_combout\ = ( \brg4|BaudReg\(0) & ( (\n_reset~input_o\ & !\brg4|BaudReg\(2)) ) ) # ( !\brg4|BaudReg\(0) & ( (\n_reset~input_o\ & ((\brg4|BaudReg\(2)) # (\brg4|BaudReg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg4|ALT_INV_BaudReg\(1),
	datac => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_BaudReg\(2),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~0_combout\);

-- Location: FF_X23_Y32_N58
\brg4|reload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~0_combout\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(0));

-- Location: MLABCELL_X23_Y32_N30
\brg4|reload[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload[0]~_wirecell_combout\ = ( !\brg4|reload\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \brg4|ALT_INV_reload\(0),
	combout => \brg4|reload[0]~_wirecell_combout\);

-- Location: LABCELL_X24_Y32_N6
\brg4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~1_sumout\ = SUM(( \brg4|counter\(2) ) + ( VCC ) + ( \brg4|Add0~62\ ))
-- \brg4|Add0~2\ = CARRY(( \brg4|counter\(2) ) + ( VCC ) + ( \brg4|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg4|ALT_INV_counter\(2),
	cin => \brg4|Add0~62\,
	sumout => \brg4|Add0~1_sumout\,
	cout => \brg4|Add0~2\);

-- Location: LABCELL_X24_Y32_N9
\brg4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~13_sumout\ = SUM(( \brg4|counter\(3) ) + ( VCC ) + ( \brg4|Add0~2\ ))
-- \brg4|Add0~14\ = CARRY(( \brg4|counter\(3) ) + ( VCC ) + ( \brg4|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg4|ALT_INV_counter\(3),
	cin => \brg4|Add0~2\,
	sumout => \brg4|Add0~13_sumout\,
	cout => \brg4|Add0~14\);

-- Location: MLABCELL_X23_Y32_N6
\brg4|reload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~4_combout\ = ( \brg4|BaudReg\(0) & ( (\n_reset~input_o\ & ((\brg4|BaudReg\(1)) # (\brg4|BaudReg\(2)))) ) ) # ( !\brg4|BaudReg\(0) & ( (\brg4|BaudReg\(2) & (\n_reset~input_o\ & !\brg4|BaudReg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datac => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~4_combout\);

-- Location: FF_X23_Y32_N8
\brg4|reload[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~4_combout\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(3));

-- Location: MLABCELL_X23_Y32_N48
\brg4|reload[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload[3]~_wirecell_combout\ = ( !\brg4|reload\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \brg4|ALT_INV_reload\(3),
	combout => \brg4|reload[3]~_wirecell_combout\);

-- Location: FF_X24_Y32_N11
\brg4|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~13_sumout\,
	asdata => \brg4|reload[3]~_wirecell_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(3));

-- Location: LABCELL_X24_Y32_N12
\brg4|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~57_sumout\ = SUM(( \brg4|counter\(4) ) + ( VCC ) + ( \brg4|Add0~14\ ))
-- \brg4|Add0~58\ = CARRY(( \brg4|counter\(4) ) + ( VCC ) + ( \brg4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg4|ALT_INV_counter\(4),
	cin => \brg4|Add0~14\,
	sumout => \brg4|Add0~57_sumout\,
	cout => \brg4|Add0~58\);

-- Location: MLABCELL_X23_Y32_N15
\brg4|reload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~9_combout\ = ( \brg4|BaudReg\(0) & ( (!\brg4|BaudReg\(2)) # (\brg4|BaudReg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datac => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~9_combout\);

-- Location: FF_X23_Y32_N16
\brg4|reload[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~9_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(4));

-- Location: FF_X24_Y32_N14
\brg4|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~57_sumout\,
	asdata => \brg4|reload\(4),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(4));

-- Location: LABCELL_X24_Y32_N15
\brg4|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~53_sumout\ = SUM(( \brg4|counter\(5) ) + ( VCC ) + ( \brg4|Add0~58\ ))
-- \brg4|Add0~54\ = CARRY(( \brg4|counter\(5) ) + ( VCC ) + ( \brg4|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg4|ALT_INV_counter\(5),
	cin => \brg4|Add0~58\,
	sumout => \brg4|Add0~53_sumout\,
	cout => \brg4|Add0~54\);

-- Location: MLABCELL_X23_Y32_N12
\brg4|reload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~8_combout\ = ( !\brg4|BaudReg\(0) & ( !\brg4|BaudReg\(2) $ (!\brg4|BaudReg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datad => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~8_combout\);

-- Location: FF_X23_Y32_N13
\brg4|reload[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~8_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(5));

-- Location: FF_X24_Y32_N17
\brg4|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~53_sumout\,
	asdata => \brg4|reload\(5),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(5));

-- Location: LABCELL_X24_Y32_N18
\brg4|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~49_sumout\ = SUM(( \brg4|counter\(6) ) + ( VCC ) + ( \brg4|Add0~54\ ))
-- \brg4|Add0~50\ = CARRY(( \brg4|counter\(6) ) + ( VCC ) + ( \brg4|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg4|ALT_INV_counter\(6),
	cin => \brg4|Add0~54\,
	sumout => \brg4|Add0~49_sumout\,
	cout => \brg4|Add0~50\);

-- Location: MLABCELL_X23_Y32_N9
\brg4|reload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~7_combout\ = ( \brg4|BaudReg\(0) & ( !\brg4|BaudReg\(2) $ (!\brg4|BaudReg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datac => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~7_combout\);

-- Location: FF_X23_Y32_N10
\brg4|reload[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~7_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(6));

-- Location: FF_X24_Y32_N20
\brg4|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~49_sumout\,
	asdata => \brg4|reload\(6),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(6));

-- Location: LABCELL_X24_Y32_N21
\brg4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~21_sumout\ = SUM(( \brg4|counter\(7) ) + ( VCC ) + ( \brg4|Add0~50\ ))
-- \brg4|Add0~22\ = CARRY(( \brg4|counter\(7) ) + ( VCC ) + ( \brg4|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(7),
	cin => \brg4|Add0~50\,
	sumout => \brg4|Add0~21_sumout\,
	cout => \brg4|Add0~22\);

-- Location: MLABCELL_X23_Y32_N39
\brg4|reload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~6_combout\ = ( !\brg4|BaudReg\(0) & ( \brg4|BaudReg\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~6_combout\);

-- Location: FF_X23_Y32_N40
\brg4|reload[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~6_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(7));

-- Location: FF_X24_Y32_N23
\brg4|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~21_sumout\,
	asdata => \brg4|reload\(7),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(7));

-- Location: LABCELL_X24_Y32_N24
\brg4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~17_sumout\ = SUM(( \brg4|counter\(8) ) + ( VCC ) + ( \brg4|Add0~22\ ))
-- \brg4|Add0~18\ = CARRY(( \brg4|counter\(8) ) + ( VCC ) + ( \brg4|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg4|ALT_INV_counter\(8),
	cin => \brg4|Add0~22\,
	sumout => \brg4|Add0~17_sumout\,
	cout => \brg4|Add0~18\);

-- Location: MLABCELL_X23_Y32_N27
\brg4|reload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~5_combout\ = ( \brg4|BaudReg\(2) & ( \brg4|BaudReg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \brg4|ALT_INV_BaudReg\(2),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~5_combout\);

-- Location: FF_X23_Y32_N28
\brg4|reload[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~5_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(8));

-- Location: FF_X24_Y32_N26
\brg4|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~17_sumout\,
	asdata => \brg4|reload\(8),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(8));

-- Location: LABCELL_X24_Y32_N27
\brg4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~9_sumout\ = SUM(( \brg4|counter\(9) ) + ( VCC ) + ( \brg4|Add0~18\ ))
-- \brg4|Add0~10\ = CARRY(( \brg4|counter\(9) ) + ( VCC ) + ( \brg4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(9),
	cin => \brg4|Add0~18\,
	sumout => \brg4|Add0~9_sumout\,
	cout => \brg4|Add0~10\);

-- Location: MLABCELL_X23_Y32_N45
\brg4|reload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~3_combout\ = ( !\brg4|BaudReg\(0) & ( (\brg4|BaudReg\(2) & (\n_reset~input_o\ & \brg4|BaudReg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datab => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~3_combout\);

-- Location: FF_X23_Y32_N46
\brg4|reload[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~3_combout\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(9));

-- Location: FF_X24_Y32_N29
\brg4|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~9_sumout\,
	asdata => \brg4|reload\(9),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(9));

-- Location: LABCELL_X24_Y32_N30
\brg4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~5_sumout\ = SUM(( \brg4|counter\(10) ) + ( VCC ) + ( \brg4|Add0~10\ ))
-- \brg4|Add0~6\ = CARRY(( \brg4|counter\(10) ) + ( VCC ) + ( \brg4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg4|ALT_INV_counter\(10),
	cin => \brg4|Add0~10\,
	sumout => \brg4|Add0~5_sumout\,
	cout => \brg4|Add0~6\);

-- Location: MLABCELL_X23_Y32_N42
\brg4|reload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~2_combout\ = ( \brg4|BaudReg\(0) & ( (\brg4|BaudReg\(2) & (\n_reset~input_o\ & \brg4|BaudReg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datab => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~2_combout\);

-- Location: FF_X23_Y32_N43
\brg4|reload[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~2_combout\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(10));

-- Location: FF_X24_Y32_N32
\brg4|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~5_sumout\,
	asdata => \brg4|reload\(10),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(10));

-- Location: MLABCELL_X23_Y32_N54
\brg4|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Equal0~0_combout\ = ( !\brg4|counter\(8) & ( (!\brg4|counter\(3) & (!\brg4|counter\(9) & !\brg4|counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(3),
	datac => \brg4|ALT_INV_counter\(9),
	datad => \brg4|ALT_INV_counter\(7),
	dataf => \brg4|ALT_INV_counter\(8),
	combout => \brg4|Equal0~0_combout\);

-- Location: LABCELL_X24_Y32_N33
\brg4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~25_sumout\ = SUM(( \brg4|counter\(11) ) + ( VCC ) + ( \brg4|Add0~6\ ))
-- \brg4|Add0~26\ = CARRY(( \brg4|counter\(11) ) + ( VCC ) + ( \brg4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(11),
	cin => \brg4|Add0~6\,
	sumout => \brg4|Add0~25_sumout\,
	cout => \brg4|Add0~26\);

-- Location: LABCELL_X25_Y32_N42
\brg4|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|counter~0_combout\ = ( !\brg4|Equal0~3_combout\ & ( \brg4|Add0~25_sumout\ & ( \n_reset~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datae => \brg4|ALT_INV_Equal0~3_combout\,
	dataf => \brg4|ALT_INV_Add0~25_sumout\,
	combout => \brg4|counter~0_combout\);

-- Location: FF_X25_Y32_N44
\brg4|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(11));

-- Location: LABCELL_X24_Y32_N36
\brg4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~29_sumout\ = SUM(( \brg4|counter\(12) ) + ( VCC ) + ( \brg4|Add0~26\ ))
-- \brg4|Add0~30\ = CARRY(( \brg4|counter\(12) ) + ( VCC ) + ( \brg4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(12),
	cin => \brg4|Add0~26\,
	sumout => \brg4|Add0~29_sumout\,
	cout => \brg4|Add0~30\);

-- Location: LABCELL_X25_Y32_N36
\brg4|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|counter~1_combout\ = ( \brg4|Add0~29_sumout\ & ( (\n_reset~input_o\ & !\brg4|Equal0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_Equal0~3_combout\,
	dataf => \brg4|ALT_INV_Add0~29_sumout\,
	combout => \brg4|counter~1_combout\);

-- Location: FF_X25_Y32_N38
\brg4|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(12));

-- Location: LABCELL_X24_Y32_N39
\brg4|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~33_sumout\ = SUM(( \brg4|counter\(13) ) + ( VCC ) + ( \brg4|Add0~30\ ))
-- \brg4|Add0~34\ = CARRY(( \brg4|counter\(13) ) + ( VCC ) + ( \brg4|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(13),
	cin => \brg4|Add0~30\,
	sumout => \brg4|Add0~33_sumout\,
	cout => \brg4|Add0~34\);

-- Location: LABCELL_X24_Y32_N51
\brg4|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|counter~2_combout\ = ( \brg4|Add0~33_sumout\ & ( (\n_reset~input_o\ & !\brg4|Equal0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_n_reset~input_o\,
	datad => \brg4|ALT_INV_Equal0~3_combout\,
	dataf => \brg4|ALT_INV_Add0~33_sumout\,
	combout => \brg4|counter~2_combout\);

-- Location: FF_X24_Y32_N53
\brg4|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(13));

-- Location: LABCELL_X24_Y32_N42
\brg4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~37_sumout\ = SUM(( \brg4|counter\(14) ) + ( VCC ) + ( \brg4|Add0~34\ ))
-- \brg4|Add0~38\ = CARRY(( \brg4|counter\(14) ) + ( VCC ) + ( \brg4|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(14),
	cin => \brg4|Add0~34\,
	sumout => \brg4|Add0~37_sumout\,
	cout => \brg4|Add0~38\);

-- Location: LABCELL_X24_Y32_N57
\brg4|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|counter~3_combout\ = ( \brg4|Add0~37_sumout\ & ( (!\brg4|Equal0~3_combout\ & \n_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_Equal0~3_combout\,
	datab => \ALT_INV_n_reset~input_o\,
	dataf => \brg4|ALT_INV_Add0~37_sumout\,
	combout => \brg4|counter~3_combout\);

-- Location: FF_X24_Y32_N59
\brg4|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(14));

-- Location: LABCELL_X24_Y32_N45
\brg4|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~41_sumout\ = SUM(( \brg4|counter\(15) ) + ( VCC ) + ( \brg4|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(15),
	cin => \brg4|Add0~38\,
	sumout => \brg4|Add0~41_sumout\);

-- Location: LABCELL_X24_Y32_N54
\brg4|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|counter~4_combout\ = ( \brg4|Add0~41_sumout\ & ( (!\brg4|Equal0~3_combout\ & \n_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_Equal0~3_combout\,
	datab => \ALT_INV_n_reset~input_o\,
	dataf => \brg4|ALT_INV_Add0~41_sumout\,
	combout => \brg4|counter~4_combout\);

-- Location: FF_X24_Y32_N56
\brg4|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(15));

-- Location: LABCELL_X25_Y32_N9
\brg4|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Equal0~1_combout\ = ( !\brg4|counter\(15) & ( (!\brg4|counter\(13) & (!\brg4|counter\(14) & (!\brg4|counter\(11) & !\brg4|counter\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(13),
	datab => \brg4|ALT_INV_counter\(14),
	datac => \brg4|ALT_INV_counter\(11),
	datad => \brg4|ALT_INV_counter\(12),
	dataf => \brg4|ALT_INV_counter\(15),
	combout => \brg4|Equal0~1_combout\);

-- Location: MLABCELL_X23_Y32_N0
\brg4|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Equal0~2_combout\ = ( !\brg4|counter\(1) & ( !\brg4|counter\(6) & ( (!\brg4|counter\(0) & (!\brg4|counter\(4) & !\brg4|counter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(0),
	datab => \brg4|ALT_INV_counter\(4),
	datac => \brg4|ALT_INV_counter\(5),
	datae => \brg4|ALT_INV_counter\(1),
	dataf => \brg4|ALT_INV_counter\(6),
	combout => \brg4|Equal0~2_combout\);

-- Location: LABCELL_X24_Y32_N48
\brg4|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Equal0~3_combout\ = ( \brg4|Equal0~2_combout\ & ( (!\brg4|counter\(2) & (!\brg4|counter\(10) & (\brg4|Equal0~0_combout\ & \brg4|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(2),
	datab => \brg4|ALT_INV_counter\(10),
	datac => \brg4|ALT_INV_Equal0~0_combout\,
	datad => \brg4|ALT_INV_Equal0~1_combout\,
	dataf => \brg4|ALT_INV_Equal0~2_combout\,
	combout => \brg4|Equal0~3_combout\);

-- Location: FF_X24_Y32_N2
\brg4|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~45_sumout\,
	asdata => \brg4|reload[0]~_wirecell_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(0));

-- Location: LABCELL_X24_Y32_N3
\brg4|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|Add0~61_sumout\ = SUM(( \brg4|counter\(1) ) + ( VCC ) + ( \brg4|Add0~46\ ))
-- \brg4|Add0~62\ = CARRY(( \brg4|counter\(1) ) + ( VCC ) + ( \brg4|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg4|ALT_INV_counter\(1),
	cin => \brg4|Add0~46\,
	sumout => \brg4|Add0~61_sumout\,
	cout => \brg4|Add0~62\);

-- Location: MLABCELL_X23_Y32_N36
\brg4|reload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|reload~10_combout\ = ( \brg4|BaudReg\(0) & ( (!\brg4|BaudReg\(2) & !\brg4|BaudReg\(1)) ) ) # ( !\brg4|BaudReg\(0) & ( \brg4|BaudReg\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_BaudReg\(2),
	datad => \brg4|ALT_INV_BaudReg\(1),
	dataf => \brg4|ALT_INV_BaudReg\(0),
	combout => \brg4|reload~10_combout\);

-- Location: FF_X23_Y32_N37
\brg4|reload[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|reload~10_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg4|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|reload\(1));

-- Location: FF_X24_Y32_N5
\brg4|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~61_sumout\,
	asdata => \brg4|reload\(1),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(1));

-- Location: FF_X24_Y32_N8
\brg4|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg4|Add0~1_sumout\,
	asdata => \brg4|reload[0]~_wirecell_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|counter\(2));

-- Location: MLABCELL_X23_Y32_N21
\brg4|baud_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|baud_clk~0_combout\ = ( \brg4|Equal0~2_combout\ & ( \brg4|Equal0~1_combout\ & ( !\brg4|baud_clk~q\ $ ((((!\brg4|Equal0~0_combout\) # (\brg4|counter\(10))) # (\brg4|counter\(2)))) ) ) ) # ( !\brg4|Equal0~2_combout\ & ( \brg4|Equal0~1_combout\ & ( 
-- \brg4|baud_clk~q\ ) ) ) # ( \brg4|Equal0~2_combout\ & ( !\brg4|Equal0~1_combout\ & ( \brg4|baud_clk~q\ ) ) ) # ( !\brg4|Equal0~2_combout\ & ( !\brg4|Equal0~1_combout\ & ( \brg4|baud_clk~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000100011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg4|ALT_INV_counter\(2),
	datab => \brg4|ALT_INV_counter\(10),
	datac => \brg4|ALT_INV_Equal0~0_combout\,
	datad => \brg4|ALT_INV_baud_clk~q\,
	datae => \brg4|ALT_INV_Equal0~2_combout\,
	dataf => \brg4|ALT_INV_Equal0~1_combout\,
	combout => \brg4|baud_clk~0_combout\);

-- Location: FF_X23_Y32_N35
\brg4|baud_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \brg4|baud_clk~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg4|baud_clk~q\);

-- Location: LABCELL_X24_Y36_N21
\io4|rxState.stopBit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxState.stopBit~0_combout\ = ( \io4|rxState.stopBit~q\ & ( !\io4|Equal5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_Equal5~0_combout\,
	datae => \io4|ALT_INV_rxState.stopBit~q\,
	combout => \io4|rxState.stopBit~0_combout\);

-- Location: LABCELL_X25_Y37_N30
\io4|rxState.stopBit~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxState.stopBit~1_combout\ = ( \io4|rxState.idle~q\ & ( \io4|rxState.stopBit~0_combout\ ) ) # ( !\io4|rxState.idle~q\ & ( \io4|rxState.stopBit~0_combout\ & ( (!\io4|rxdFiltered~q\) # ((!\io4|rxState~11_combout\) # ((!\io4|rxState~10_combout\ & 
-- \io4|rxState.dataBit~q\))) ) ) ) # ( \io4|rxState.idle~q\ & ( !\io4|rxState.stopBit~0_combout\ & ( (!\io4|rxState~10_combout\ & \io4|rxState.dataBit~q\) ) ) ) # ( !\io4|rxState.idle~q\ & ( !\io4|rxState.stopBit~0_combout\ & ( (!\io4|rxState~10_combout\ & 
-- \io4|rxState.dataBit~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111100111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxState~10_combout\,
	datab => \io4|ALT_INV_rxdFiltered~q\,
	datac => \io4|ALT_INV_rxState~11_combout\,
	datad => \io4|ALT_INV_rxState.dataBit~q\,
	datae => \io4|ALT_INV_rxState.idle~q\,
	dataf => \io4|ALT_INV_rxState.stopBit~0_combout\,
	combout => \io4|rxState.stopBit~1_combout\);

-- Location: FF_X25_Y37_N32
\io4|rxState.stopBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|rxState.stopBit~1_combout\,
	clrn => \io4|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|rxState.stopBit~q\);

-- Location: MLABCELL_X23_Y36_N0
\io4|rxInPointer[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|rxInPointer[0]~1_combout\ = ( \io4|Equal5~0_combout\ & ( (\io4|rxState.stopBit~q\ & ((!\io2|process_2~0_combout\) # (\comb~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_process_2~0_combout\,
	datac => \io4|ALT_INV_rxState.stopBit~q\,
	datad => \ALT_INV_comb~3_combout\,
	dataf => \io4|ALT_INV_Equal5~0_combout\,
	combout => \io4|rxInPointer[0]~1_combout\);

-- Location: LABCELL_X21_Y32_N15
\io4|dataOut[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|dataOut[3]~feeder_combout\ = ( \io4|rxBuffer_rtl_0|auto_generated|ram_block1a3\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io4|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \io4|dataOut[3]~feeder_combout\);

-- Location: FF_X21_Y32_N17
\io4|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|dataOut[3]~feeder_combout\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(3));

-- Location: LABCELL_X21_Y32_N51
\cpu1|u0|IR~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~14_combout\ = ( \cpuDataIn[3]~2_combout\ & ( \io4|dataOut\(3) ) ) # ( !\cpuDataIn[3]~2_combout\ & ( \io4|dataOut\(3) & ( \io2|dataOut\(3) ) ) ) # ( !\cpuDataIn[3]~2_combout\ & ( !\io4|dataOut\(3) & ( \io2|dataOut\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_dataOut\(3),
	datae => \ALT_INV_cpuDataIn[3]~2_combout\,
	dataf => \io4|ALT_INV_dataOut\(3),
	combout => \cpu1|u0|IR~14_combout\);

-- Location: MLABCELL_X28_Y34_N33
\sd1|Selector141~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector141~0_combout\ = ( \sd1|Selector143~0_combout\ & ( ((\sd1|Selector144~0_combout\ & \sd1|recv_data\(3))) # (\sd1|dout\(3)) ) ) # ( !\sd1|Selector143~0_combout\ & ( (\sd1|Selector144~0_combout\ & \sd1|recv_data\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_Selector144~0_combout\,
	datac => \sd1|ALT_INV_recv_data\(3),
	datad => \sd1|ALT_INV_dout\(3),
	dataf => \sd1|ALT_INV_Selector143~0_combout\,
	combout => \sd1|Selector141~0_combout\);

-- Location: FF_X28_Y34_N34
\sd1|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector141~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(3));

-- Location: IOIBUF_X8_Y45_N75
\sramData[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(3),
	o => \sramData[3]~input_o\);

-- Location: LABCELL_X29_Y34_N51
\cpuDataIn[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[3]~20_combout\ = ( \rom1|altsyncram_component|auto_generated|q_a\(3) & ( \n_monRomCS~0_combout\ & ( (!\n_sdCardCS~0_combout\) # ((\MemoryManagement|Mux6~0_combout\ & \sd1|dout\(3))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(3) & 
-- ( \n_monRomCS~0_combout\ & ( (\n_sdCardCS~0_combout\ & (\MemoryManagement|Mux6~0_combout\ & \sd1|dout\(3))) ) ) ) # ( \rom1|altsyncram_component|auto_generated|q_a\(3) & ( !\n_monRomCS~0_combout\ & ( (!\n_sdCardCS~0_combout\ & (((\sramData[3]~input_o\)))) 
-- # (\n_sdCardCS~0_combout\ & (\MemoryManagement|Mux6~0_combout\ & (\sd1|dout\(3)))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|q_a\(3) & ( !\n_monRomCS~0_combout\ & ( (!\n_sdCardCS~0_combout\ & (((\sramData[3]~input_o\)))) # 
-- (\n_sdCardCS~0_combout\ & (\MemoryManagement|Mux6~0_combout\ & (\sd1|dout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101100000001000000011010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_sdCardCS~0_combout\,
	datab => \MemoryManagement|ALT_INV_Mux6~0_combout\,
	datac => \sd1|ALT_INV_dout\(3),
	datad => \ALT_INV_sramData[3]~input_o\,
	datae => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \ALT_INV_n_monRomCS~0_combout\,
	combout => \cpuDataIn[3]~20_combout\);

-- Location: LABCELL_X10_Y34_N12
\cpu1|u0|IR~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~10_combout\ = ( \cpu1|u0|IR~14_combout\ & ( \cpuDataIn[3]~20_combout\ & ( (((\cpuDataIn[3]~2_combout\) # (\cpuDataIn[3]~1_combout\)) # (\cpu1|u0|IR[7]~0_combout\)) # (\io1|dataOut\(3)) ) ) ) # ( !\cpu1|u0|IR~14_combout\ & ( 
-- \cpuDataIn[3]~20_combout\ & ( ((!\cpuDataIn[3]~1_combout\ & ((\cpuDataIn[3]~2_combout\) # (\io1|dataOut\(3))))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( \cpu1|u0|IR~14_combout\ & ( !\cpuDataIn[3]~20_combout\ & ( (((\io1|dataOut\(3) & 
-- !\cpuDataIn[3]~2_combout\)) # (\cpuDataIn[3]~1_combout\)) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( !\cpu1|u0|IR~14_combout\ & ( !\cpuDataIn[3]~20_combout\ & ( ((\io1|dataOut\(3) & (!\cpuDataIn[3]~1_combout\ & !\cpuDataIn[3]~2_combout\))) # 
-- (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011011111110011111101110011111100110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_dataOut\(3),
	datab => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datac => \ALT_INV_cpuDataIn[3]~1_combout\,
	datad => \ALT_INV_cpuDataIn[3]~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR~14_combout\,
	dataf => \ALT_INV_cpuDataIn[3]~20_combout\,
	combout => \cpu1|u0|IR~10_combout\);

-- Location: MLABCELL_X18_Y30_N30
\cpu1|u0|IR[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR[7]~2_combout\ = ( \cpu1|u0|IR[7]~0_combout\ & ( (!\cpu1|u0|IStatus\(0)) # ((!\cpu1|u0|IntCycle~q\) # (\cpu1|u0|IStatus\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IStatus\(0),
	datab => \cpu1|u0|ALT_INV_IStatus\(1),
	datac => \cpu1|u0|ALT_INV_IntCycle~q\,
	dataf => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	combout => \cpu1|u0|IR[7]~2_combout\);

-- Location: LABCELL_X14_Y34_N36
\cpu1|u0|IR~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~3_combout\ = ( \cpu1|u0|mcode|Mux57~1_combout\ & ( (\cpu1|u0|Equal57~0_combout\ & ((!\cpu1|u0|process_0~0_combout\) # (\cpu1|u0|mcode|Equal8~0_combout\))) ) ) # ( !\cpu1|u0|mcode|Mux57~1_combout\ & ( (\cpu1|u0|Equal57~0_combout\ & 
-- !\cpu1|u0|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~1_combout\,
	combout => \cpu1|u0|IR~3_combout\);

-- Location: FF_X10_Y34_N14
\cpu1|u0|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~10_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(3));

-- Location: LABCELL_X10_Y36_N18
\cpu1|u0|mcode|Mux88~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~2_combout\ = ( \cpu1|u0|mcode|Mux88~1_combout\ & ( (\cpu1|u0|IntCycle~DUPLICATE_q\ & (!\cpu1|u0|IR\(3) & \cpu1|u0|mcode|Mux272~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|mcode|ALT_INV_Mux272~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~1_combout\,
	combout => \cpu1|u0|mcode|Mux88~2_combout\);

-- Location: MLABCELL_X9_Y36_N6
\cpu1|u0|mcode|Mux273~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux273~2_combout\ = ( \cpu1|u0|mcode|Mux88~5_combout\ & ( (\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|IR\(7)) # ((!\cpu1|u0|alu|Q_t~20_combout\) # (\cpu1|u0|IR\(0))))) ) ) # ( !\cpu1|u0|mcode|Mux88~5_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & ((!\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|alu|Q_t~20_combout\) # (\cpu1|u0|IR\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101000001010100010100000101010101010001010101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~20_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~5_combout\,
	combout => \cpu1|u0|mcode|Mux273~2_combout\);

-- Location: MLABCELL_X9_Y36_N15
\cpu1|u0|mcode|Mux273~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux273~1_combout\ = ( !\cpu1|u0|mcode|Mux273~0_combout\ & ( \cpu1|u0|mcode|Mux273~2_combout\ & ( (!\cpu1|u0|IR\(7) & (!\cpu1|u0|mcode|Mux88~2_combout\ & (!\cpu1|u0|IR\(0)))) # (\cpu1|u0|IR\(7) & (((\cpu1|u0|IR\(0) & 
-- \cpu1|u0|mcode|Mux88~3_combout\)))) ) ) ) # ( !\cpu1|u0|mcode|Mux273~0_combout\ & ( !\cpu1|u0|mcode|Mux273~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010000000100001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~2_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux88~3_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux273~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux273~2_combout\,
	combout => \cpu1|u0|mcode|Mux273~1_combout\);

-- Location: LABCELL_X7_Y38_N39
\cpu1|u0|process_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_1~2_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|Equal57~2_combout\ & ( (\cpu1|u0|mcode|Mux273~1_combout\ & (\cpu1|u0|mcode|Mux274~3_combout\ & \cpu1|u0|mcode|Mux272~2_combout\)) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( 
-- \cpu1|u0|Equal57~2_combout\ & ( (\cpu1|u0|mcode|Mux273~1_combout\ & (\cpu1|u0|Equal57~0_combout\ & (\cpu1|u0|mcode|Mux274~3_combout\ & \cpu1|u0|mcode|Mux272~2_combout\))) ) ) ) # ( \cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|Equal57~2_combout\ & ( 
-- (\cpu1|u0|mcode|Mux273~1_combout\ & (\cpu1|u0|Equal57~0_combout\ & (\cpu1|u0|mcode|Mux274~3_combout\ & \cpu1|u0|mcode|Mux272~2_combout\))) ) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|Equal57~2_combout\ & ( (\cpu1|u0|mcode|Mux273~1_combout\ & 
-- (\cpu1|u0|Equal57~0_combout\ & (\cpu1|u0|mcode|Mux274~3_combout\ & \cpu1|u0|mcode|Mux272~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux273~1_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux274~3_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux272~2_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	combout => \cpu1|u0|process_1~2_combout\);

-- Location: LABCELL_X6_Y38_N0
\cpu1|u0|Equal22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal22~0_combout\ = ( !\cpu1|u0|Add8~17_sumout\ & ( (!\cpu1|u0|Add8~5_sumout\ & (!\cpu1|u0|Add8~1_sumout\ & (!\cpu1|u0|Add8~13_sumout\ & !\cpu1|u0|Add8~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Add8~5_sumout\,
	datab => \cpu1|u0|ALT_INV_Add8~1_sumout\,
	datac => \cpu1|u0|ALT_INV_Add8~13_sumout\,
	datad => \cpu1|u0|ALT_INV_Add8~9_sumout\,
	dataf => \cpu1|u0|ALT_INV_Add8~17_sumout\,
	combout => \cpu1|u0|Equal22~0_combout\);

-- Location: LABCELL_X6_Y38_N36
\cpu1|u0|IncDecZ~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IncDecZ~2_combout\ = ( !\cpu1|u0|Add8~45_sumout\ & ( !\cpu1|u0|Add8~33_sumout\ & ( (!\cpu1|u0|Add8~29_sumout\ & (!\cpu1|u0|Add8~21_sumout\ & !\cpu1|u0|Add8~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Add8~29_sumout\,
	datac => \cpu1|u0|ALT_INV_Add8~21_sumout\,
	datad => \cpu1|u0|ALT_INV_Add8~25_sumout\,
	datae => \cpu1|u0|ALT_INV_Add8~45_sumout\,
	dataf => \cpu1|u0|ALT_INV_Add8~33_sumout\,
	combout => \cpu1|u0|IncDecZ~2_combout\);

-- Location: LABCELL_X6_Y38_N42
\cpu1|u0|IncDecZ~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IncDecZ~3_combout\ = ( \cpu1|u0|Save_ALU_r~q\ & ( \cpu1|u0|alu|Mux24~12_combout\ & ( (!\cpu1|u0|mcode|Mux295~0_combout\ & \cpu1|u0|IncDecZ~q\) ) ) ) # ( !\cpu1|u0|Save_ALU_r~q\ & ( \cpu1|u0|alu|Mux24~12_combout\ & ( \cpu1|u0|IncDecZ~q\ ) ) ) # ( 
-- \cpu1|u0|Save_ALU_r~q\ & ( !\cpu1|u0|alu|Mux24~12_combout\ & ( (\cpu1|u0|IncDecZ~q\) # (\cpu1|u0|mcode|Mux295~0_combout\) ) ) ) # ( !\cpu1|u0|Save_ALU_r~q\ & ( !\cpu1|u0|alu|Mux24~12_combout\ & ( \cpu1|u0|IncDecZ~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010111110101111100001111000011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux295~0_combout\,
	datac => \cpu1|u0|ALT_INV_IncDecZ~q\,
	datae => \cpu1|u0|ALT_INV_Save_ALU_r~q\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux24~12_combout\,
	combout => \cpu1|u0|IncDecZ~3_combout\);

-- Location: LABCELL_X6_Y38_N6
\cpu1|u0|IncDecZ~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IncDecZ~1_combout\ = ( \cpu1|u0|Add8~57_sumout\ & ( \cpu1|u0|Add8~61_sumout\ & ( (!\cpu1|u0|process_1~2_combout\ & !\cpu1|u0|IncDecZ~3_combout\) ) ) ) # ( !\cpu1|u0|Add8~57_sumout\ & ( \cpu1|u0|Add8~61_sumout\ & ( (!\cpu1|u0|process_1~2_combout\ 
-- & !\cpu1|u0|IncDecZ~3_combout\) ) ) ) # ( \cpu1|u0|Add8~57_sumout\ & ( !\cpu1|u0|Add8~61_sumout\ & ( (!\cpu1|u0|process_1~2_combout\ & !\cpu1|u0|IncDecZ~3_combout\) ) ) ) # ( !\cpu1|u0|Add8~57_sumout\ & ( !\cpu1|u0|Add8~61_sumout\ & ( 
-- (!\cpu1|u0|process_1~2_combout\ & (!\cpu1|u0|IncDecZ~3_combout\)) # (\cpu1|u0|process_1~2_combout\ & (((!\cpu1|u0|Add8~41_sumout\ & !\cpu1|u0|Add8~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_1~2_combout\,
	datab => \cpu1|u0|ALT_INV_IncDecZ~3_combout\,
	datac => \cpu1|u0|ALT_INV_Add8~41_sumout\,
	datad => \cpu1|u0|ALT_INV_Add8~37_sumout\,
	datae => \cpu1|u0|ALT_INV_Add8~57_sumout\,
	dataf => \cpu1|u0|ALT_INV_Add8~61_sumout\,
	combout => \cpu1|u0|IncDecZ~1_combout\);

-- Location: LABCELL_X6_Y38_N48
\cpu1|u0|IncDecZ~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IncDecZ~0_combout\ = ( \cpu1|u0|IncDecZ~2_combout\ & ( \cpu1|u0|IncDecZ~1_combout\ & ( (\cpu1|u0|process_1~2_combout\ & (((!\cpu1|u0|Equal22~0_combout\) # (\cpu1|u0|Add8~53_sumout\)) # (\cpu1|u0|Add8~49_sumout\))) ) ) ) # ( 
-- !\cpu1|u0|IncDecZ~2_combout\ & ( \cpu1|u0|IncDecZ~1_combout\ & ( \cpu1|u0|process_1~2_combout\ ) ) ) # ( \cpu1|u0|IncDecZ~2_combout\ & ( !\cpu1|u0|IncDecZ~1_combout\ ) ) # ( !\cpu1|u0|IncDecZ~2_combout\ & ( !\cpu1|u0|IncDecZ~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_1~2_combout\,
	datab => \cpu1|u0|ALT_INV_Add8~49_sumout\,
	datac => \cpu1|u0|ALT_INV_Equal22~0_combout\,
	datad => \cpu1|u0|ALT_INV_Add8~53_sumout\,
	datae => \cpu1|u0|ALT_INV_IncDecZ~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IncDecZ~1_combout\,
	combout => \cpu1|u0|IncDecZ~0_combout\);

-- Location: FF_X6_Y38_N50
\cpu1|u0|IncDecZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IncDecZ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IncDecZ~q\);

-- Location: LABCELL_X12_Y34_N57
\cpu1|u0|mcode|Mux256~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux256~0_combout\ = ( \cpu1|u0|IR\(0) & ( (!\cpu1|u0|IR\(1) & \cpu1|u0|mcode|Mux250~0_combout\) ) ) # ( !\cpu1|u0|IR\(0) & ( (\cpu1|u0|mcode|Mux250~0_combout\ & !\cpu1|u0|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux250~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux256~0_combout\);

-- Location: LABCELL_X14_Y30_N42
\cpu1|u0|mcode|Mux228~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux228~3_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(3)) # ((!\cpu1|u0|IR\(2))))) # (\cpu1|u0|IR\(1) & (((\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(0))))) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|IR\(4) & ( 
-- (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(0)))) ) ) ) # ( \cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2) & !\cpu1|u0|IR\(0))) ) ) ) # ( 
-- !\cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(4) & ( (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(0))) # (\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100000101001011010000011110101101000001010110110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux228~3_combout\);

-- Location: LABCELL_X14_Y30_N0
\cpu1|u0|mcode|Mux228~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux228~2_combout\ = ( \cpu1|u0|mcode|Mux45~3_combout\ & ( ((!\cpu1|u0|IR\(2) & ((!\cpu1|u0|mcode|Mux57~4_combout\))) # (\cpu1|u0|IR\(2) & (\cpu1|u0|mcode|Mux57~3_combout\))) # (\cpu1|u0|IR\(1)) ) ) # ( !\cpu1|u0|mcode|Mux45~3_combout\ & ( 
-- (!\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111011111000111111101111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~3_combout\,
	combout => \cpu1|u0|mcode|Mux228~2_combout\);

-- Location: LABCELL_X14_Y30_N30
\cpu1|u0|mcode|Mux228~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux228~4_combout\ = ( !\cpu1|u0|IR\(0) & ( ((!\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(3)) # (\cpu1|u0|IR\(4)))))) # (\cpu1|u0|mcode|Mux228~2_combout\) ) ) # ( \cpu1|u0|IR\(0) & ( (!\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(3)) # 
-- (!\cpu1|u0|IR\(1) $ (((\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(4))))))) # (\cpu1|u0|IR\(5) & (((!\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(3)))) # (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111111111111000000011001111010011111100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	datag => \cpu1|u0|mcode|ALT_INV_Mux228~2_combout\,
	combout => \cpu1|u0|mcode|Mux228~4_combout\);

-- Location: LABCELL_X14_Y30_N36
\cpu1|u0|mcode|Mux72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux72~0_combout\ = ( \cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux228~4_combout\ & ( (\cpu1|u0|Equal4~0_combout\) # (\cpu1|u0|IR\(6)) ) ) ) # ( !\cpu1|u0|IR\(7) & ( \cpu1|u0|mcode|Mux228~4_combout\ & ( (!\cpu1|u0|IR\(6) & 
-- (\cpu1|u0|mcode|Mux228~3_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux102~0_combout\ $ (!\cpu1|u0|Equal4~0_combout\)))) ) ) ) # ( \cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux228~4_combout\ & ( (!\cpu1|u0|IR\(6) & \cpu1|u0|Equal4~0_combout\) ) ) ) # ( 
-- !\cpu1|u0|IR\(7) & ( !\cpu1|u0|mcode|Mux228~4_combout\ & ( (!\cpu1|u0|IR\(6) & (\cpu1|u0|mcode|Mux228~3_combout\)) # (\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux102~0_combout\ $ (!\cpu1|u0|Equal4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110010000000001010101000100111011100100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|mcode|ALT_INV_Mux228~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux228~4_combout\,
	combout => \cpu1|u0|mcode|Mux72~0_combout\);

-- Location: LABCELL_X12_Y34_N21
\cpu1|u0|mcode|Mux256~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux256~1_combout\ = ( \cpu1|u0|mcode|Mux72~0_combout\ & ( ((!\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|ISet\(0)) # (\cpu1|u0|Equal4~0_combout\)))) # (\cpu1|u0|mcode|Mux256~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux72~0_combout\ & ( 
-- ((!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (\cpu1|u0|Equal4~0_combout\ & \cpu1|u0|ISet\(0)))) # (\cpu1|u0|mcode|Mux256~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111000011110010111110101111001011111010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux256~0_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux72~0_combout\,
	combout => \cpu1|u0|mcode|Mux256~1_combout\);

-- Location: FF_X12_Y34_N23
\cpu1|u0|MCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|Mux256~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycles\(1));

-- Location: LABCELL_X14_Y30_N3
\cpu1|u0|alu|Q_t~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~70_combout\ = ( \cpu1|u0|mcode|Mux45~3_combout\ & ( (!\cpu1|u0|mcode|Mux57~3_combout\ & (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(0) & !\cpu1|u0|IR\(1)))) ) ) # ( !\cpu1|u0|mcode|Mux45~3_combout\ & ( (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(0) & 
-- !\cpu1|u0|IR\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~3_combout\,
	combout => \cpu1|u0|alu|Q_t~70_combout\);

-- Location: LABCELL_X14_Y30_N57
\cpu1|u0|mcode|Mux71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux71~0_combout\ = ( \cpu1|u0|IR\(0) & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(5) $ (!\cpu1|u0|IR\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux71~0_combout\);

-- Location: LABCELL_X14_Y30_N54
\cpu1|u0|mcode|Mux71~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux71~1_combout\ = ( \cpu1|u0|IR\(1) & ( ((\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(2) & \cpu1|u0|mcode|Mux71~0_combout\))) # (\cpu1|u0|alu|Q_t~70_combout\) ) ) # ( !\cpu1|u0|IR\(1) & ( ((!\cpu1|u0|IR\(5) & (\cpu1|u0|IR\(2) & 
-- \cpu1|u0|mcode|Mux71~0_combout\))) # (\cpu1|u0|alu|Q_t~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011101010101010101110101010101011101010101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~70_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|mcode|ALT_INV_Mux71~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux71~1_combout\);

-- Location: LABCELL_X16_Y32_N27
\cpu1|u0|mcode|Mux71~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux71~2_combout\ = ( \cpu1|u0|IntCycle~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|alu|Mux7~0_combout\)) # (\cpu1|u0|IR\(1) & ((\cpu1|u0|IR\(5)))) ) ) # ( !\cpu1|u0|IntCycle~DUPLICATE_q\ & ( (\cpu1|u0|IR\(1) & \cpu1|u0|IR\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|alu|ALT_INV_Mux7~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux71~2_combout\);

-- Location: LABCELL_X14_Y30_N12
\cpu1|u0|mcode|Mux255~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux255~2_combout\ = ( !\cpu1|u0|IR\(6) & ( (!\cpu1|u0|IR\(0) & (!\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(2) & (\cpu1|u0|mcode|Mux71~2_combout\ & \cpu1|u0|mcode|Mux279~0_combout\)))) ) ) # ( \cpu1|u0|IR\(6) & ( ((\cpu1|u0|IR\(7) & 
-- (\cpu1|u0|mcode|Mux71~1_combout\ & ((\cpu1|u0|mcode|Mux279~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000100000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux71~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux71~2_combout\,
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datag => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux255~2_combout\);

-- Location: MLABCELL_X13_Y34_N48
\cpu1|u0|mcode|Mux255~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux255~0_combout\ = ( \cpu1|u0|mcode|Mux206~1_combout\ & ( (\cpu1|u0|IR\(1) & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|alu|Mux7~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux206~1_combout\,
	combout => \cpu1|u0|mcode|Mux255~0_combout\);

-- Location: LABCELL_X12_Y34_N36
\cpu1|u0|mcode|Mux255~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux255~1_combout\ = ((\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((\cpu1|u0|mcode|Mux255~0_combout\) # (\cpu1|u0|mcode|Mux231~0_combout\)))) # (\cpu1|u0|mcode|Mux255~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101011111010101110101111101010111010111110101011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux255~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux255~0_combout\,
	combout => \cpu1|u0|mcode|Mux255~1_combout\);

-- Location: FF_X12_Y34_N37
\cpu1|u0|MCycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|Mux255~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycles\(2));

-- Location: LABCELL_X17_Y30_N0
\cpu1|u0|mcode|Mux257~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~4_combout\ = ( \cpu1|u0|ISet\(0) & ( (!\cpu1|u0|IR\(4) & !\cpu1|u0|IR\(2)) ) ) # ( !\cpu1|u0|ISet\(0) & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(4) & (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(3) & !\cpu1|u0|IR\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100010001000100110001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_ISet\(0),
	combout => \cpu1|u0|mcode|Mux257~4_combout\);

-- Location: LABCELL_X10_Y31_N15
\cpu1|u0|mcode|Mux257~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~2_combout\ = ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(6) ) ) # ( !\cpu1|u0|IR\(2) & ( (!\cpu1|u0|IR\(6) & ((!\cpu1|u0|mcode|Mux57~2_combout\) # ((\cpu1|u0|F[0]~DUPLICATE_q\ & \cpu1|u0|mcode|Mux102~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101100000000101010110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datab => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux102~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|mcode|Mux257~2_combout\);

-- Location: LABCELL_X17_Y30_N3
\cpu1|u0|mcode|Mux257~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~5_combout\ = ( \cpu1|u0|mcode|Mux45~2_combout\ & ( (\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(4)) # (!\cpu1|u0|IR\(6)))) ) ) # ( !\cpu1|u0|mcode|Mux45~2_combout\ & ( ((!\cpu1|u0|IR\(2) & \cpu1|u0|IR\(6))) # (\cpu1|u0|IR\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~2_combout\,
	combout => \cpu1|u0|mcode|Mux257~5_combout\);

-- Location: LABCELL_X10_Y31_N54
\cpu1|u0|mcode|Mux257~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~3_combout\ = ( \cpu1|u0|IR\(4) & ( \cpu1|u0|F[0]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & ((!\cpu1|u0|IR\(3)) # (!\cpu1|u0|IR\(6)))) ) ) ) # ( !\cpu1|u0|IR\(4) & ( \cpu1|u0|F[0]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(6) & 
-- (!\cpu1|u0|F\(6) $ (\cpu1|u0|IR\(3))))) ) ) ) # ( \cpu1|u0|IR\(4) & ( !\cpu1|u0|F[0]~DUPLICATE_q\ & ( (!\cpu1|u0|IR\(3) & \cpu1|u0|IR\(5)) ) ) ) # ( !\cpu1|u0|IR\(4) & ( !\cpu1|u0|F[0]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(6) & 
-- (!\cpu1|u0|F\(6) $ (\cpu1|u0|IR\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000000000011000000110000001001000000000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_F\(6),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|ALT_INV_IR\(5),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_F[0]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux257~3_combout\);

-- Location: LABCELL_X17_Y30_N18
\cpu1|u0|mcode|Mux257~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~6_combout\ = ( !\cpu1|u0|mcode|Mux257~5_combout\ & ( \cpu1|u0|mcode|Mux257~3_combout\ & ( (!\cpu1|u0|IR\(1) & (((!\cpu1|u0|mcode|Mux257~2_combout\)))) # (\cpu1|u0|IR\(1) & ((!\cpu1|u0|mcode|Mux257~4_combout\) # ((!\cpu1|u0|IR\(5))))) 
-- ) ) ) # ( !\cpu1|u0|mcode|Mux257~5_combout\ & ( !\cpu1|u0|mcode|Mux257~3_combout\ & ( (\cpu1|u0|IR\(1) & ((!\cpu1|u0|mcode|Mux257~4_combout\) # (!\cpu1|u0|IR\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000000000000000011001111110010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux257~4_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux257~2_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|mcode|ALT_INV_Mux257~5_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux257~3_combout\,
	combout => \cpu1|u0|mcode|Mux257~6_combout\);

-- Location: LABCELL_X17_Y30_N36
\cpu1|u0|mcode|Mux257~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~7_combout\ = ( \cpu1|u0|IR\(7) & ( (\cpu1|u0|Equal4~0_combout\ & !\cpu1|u0|ISet\(0)) ) ) # ( !\cpu1|u0|IR\(7) & ( (!\cpu1|u0|ISet\(0)) # ((\cpu1|u0|mcode|Mux198~0_combout\ & \cpu1|u0|mcode|Mux288~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal4~0_combout\,
	datac => \cpu1|u0|ALT_INV_ISet\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux288~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux257~7_combout\);

-- Location: LABCELL_X17_Y30_N15
\cpu1|u0|mcode|Mux257~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~0_combout\ = ( \cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(7) & (!\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|IR\(6))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(6)))) ) ) # ( !\cpu1|u0|IR\(5) & ( (!\cpu1|u0|IR\(7) & 
-- (!\cpu1|u0|mcode|Mux206~0_combout\ & \cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010101101000000101010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux257~0_combout\);

-- Location: LABCELL_X17_Y30_N9
\cpu1|u0|mcode|Mux257~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~1_combout\ = ( \cpu1|u0|mcode|Mux100~0_combout\ & ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & \cpu1|u0|mcode|Mux257~0_combout\) ) ) ) # ( !\cpu1|u0|mcode|Mux100~0_combout\ & ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|IR\(2) & 
-- \cpu1|u0|mcode|Mux257~0_combout\) ) ) ) # ( \cpu1|u0|mcode|Mux100~0_combout\ & ( !\cpu1|u0|IR\(7) & ( (\cpu1|u0|mcode|Mux257~0_combout\ & ((!\cpu1|u0|IR\(2)) # (\cpu1|u0|IR\(0)))) ) ) ) # ( !\cpu1|u0|mcode|Mux100~0_combout\ & ( !\cpu1|u0|IR\(7) & ( 
-- (!\cpu1|u0|IR\(2) & \cpu1|u0|mcode|Mux257~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011010000110100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|mcode|ALT_INV_Mux257~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux257~1_combout\);

-- Location: LABCELL_X17_Y30_N12
\cpu1|u0|mcode|Mux257~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux257~8_combout\ = ( \cpu1|u0|mcode|Mux257~1_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|mcode|Mux257~7_combout\) # ((!\cpu1|u0|IR\(7) & !\cpu1|u0|mcode|Mux257~6_combout\)))) ) ) # ( !\cpu1|u0|mcode|Mux257~1_combout\ & ( 
-- ((!\cpu1|u0|mcode|Mux257~7_combout\) # ((!\cpu1|u0|IR\(7) & !\cpu1|u0|mcode|Mux257~6_combout\))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110110011111111111011001111001100100000001100110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux257~6_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux257~7_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux257~1_combout\,
	combout => \cpu1|u0|mcode|Mux257~8_combout\);

-- Location: FF_X17_Y30_N13
\cpu1|u0|MCycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|Mux257~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycles\(0));

-- Location: LABCELL_X7_Y33_N54
\cpu1|u0|Equal54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal54~0_combout\ = ( !\cpu1|u0|MCycle\(0) & ( \cpu1|u0|MCycles\(0) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|MCycles\(2) & (!\cpu1|u0|MCycles\(1) $ (\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & 
-- (\cpu1|u0|MCycles\(2) & (!\cpu1|u0|MCycles\(1) $ (\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) ) ) ) # ( \cpu1|u0|MCycle\(0) & ( !\cpu1|u0|MCycles\(0) & ( (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (!\cpu1|u0|MCycles\(2) & (!\cpu1|u0|MCycles\(1) $ 
-- (\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|MCycle[2]~DUPLICATE_q\ & (\cpu1|u0|MCycles\(2) & (!\cpu1|u0|MCycles\(1) $ (\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100001000010000110000100001000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_MCycles\(1),
	datac => \cpu1|u0|ALT_INV_MCycles\(2),
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_MCycles\(0),
	combout => \cpu1|u0|Equal54~0_combout\);

-- Location: LABCELL_X6_Y38_N57
\cpu1|u0|process_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_7~1_combout\ = ( \cpu1|u0|No_BTR~q\ & ( \cpu1|u0|mcode|Mux295~0_combout\ ) ) # ( !\cpu1|u0|No_BTR~q\ & ( \cpu1|u0|mcode|Mux295~0_combout\ & ( ((\cpu1|u0|IncDecZ~q\ & \cpu1|u0|mcode|Mux57~2_combout\)) # (\cpu1|u0|Equal54~0_combout\) ) ) ) 
-- # ( \cpu1|u0|No_BTR~q\ & ( !\cpu1|u0|mcode|Mux295~0_combout\ ) ) # ( !\cpu1|u0|No_BTR~q\ & ( !\cpu1|u0|mcode|Mux295~0_combout\ & ( \cpu1|u0|Equal54~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IncDecZ~q\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	datad => \cpu1|u0|ALT_INV_Equal54~0_combout\,
	datae => \cpu1|u0|ALT_INV_No_BTR~q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux295~0_combout\,
	combout => \cpu1|u0|process_7~1_combout\);

-- Location: LABCELL_X16_Y34_N24
\cpu1|u0|MCycle[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|MCycle[2]~3_combout\ = ( !\cpu1|u0|process_7~0_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & (((!\cpu1|u0|process_7~1_combout\ & (!\cpu1|u0|MCycle[2]~DUPLICATE_q\ $ (!\cpu1|u0|Add10~0_combout\)))) # (\cpu1|u0|NextIs_XY_Fetch~1_combout\))) # 
-- (\cpu1|u0|Equal0~3_combout\ & (\cpu1|u0|MCycle[2]~DUPLICATE_q\)) ) ) # ( \cpu1|u0|process_7~0_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & (((!\cpu1|u0|Pre_XY_F_M\(2) $ (!\cpu1|u0|Add10~0_combout\)) # (\cpu1|u0|NextIs_XY_Fetch~1_combout\)))) # 
-- (\cpu1|u0|Equal0~3_combout\ & (\cpu1|u0|MCycle[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111001110110011001111111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\,
	datac => \cpu1|u0|ALT_INV_Pre_XY_F_M\(2),
	datad => \cpu1|u0|ALT_INV_Add10~0_combout\,
	datae => \cpu1|u0|ALT_INV_process_7~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datag => \cpu1|u0|ALT_INV_process_7~1_combout\,
	combout => \cpu1|u0|MCycle[2]~3_combout\);

-- Location: FF_X10_Y36_N10
\cpu1|u0|MCycle[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|MCycle[2]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycle[2]~DUPLICATE_q\);

-- Location: MLABCELL_X9_Y32_N9
\cpu1|u0|mcode|Mux113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux113~0_combout\ = ( !\cpu1|u0|MCycle[2]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(1) & (!\cpu1|u0|MCycle\(0) & \cpu1|u0|MCycle[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux113~0_combout\);

-- Location: MLABCELL_X9_Y32_N48
\cpu1|u0|mcode|Mux219~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux219~0_combout\ = ( \cpu1|u0|mcode|Mux198~0_combout\ & ( (\cpu1|u0|mcode|Mux113~0_combout\ & !\cpu1|u0|IR\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	combout => \cpu1|u0|mcode|Mux219~0_combout\);

-- Location: MLABCELL_X9_Y32_N51
\cpu1|u0|mcode|Mux251~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux251~1_combout\ = ( !\cpu1|u0|mcode|Mux214~0_combout\ & ( (!\cpu1|u0|mcode|Mux219~0_combout\) # ((!\cpu1|u0|IR\(3)) # (!\cpu1|u0|IR\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux219~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux214~0_combout\,
	combout => \cpu1|u0|mcode|Mux251~1_combout\);

-- Location: MLABCELL_X9_Y30_N3
\cpu1|u0|mcode|Mux253~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux253~0_combout\ = ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( (\cpu1|u0|IR\(1) & \cpu1|u0|MCycle[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_MCycle[2]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux253~0_combout\);

-- Location: MLABCELL_X9_Y30_N0
\cpu1|u0|mcode|Mux253~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux253~1_combout\ = ( !\cpu1|u0|IR\(0) & ( (\cpu1|u0|mcode|Mux57~2_combout\ & ((\cpu1|u0|IR\(3)) # (\cpu1|u0|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(0),
	combout => \cpu1|u0|mcode|Mux253~1_combout\);

-- Location: MLABCELL_X9_Y30_N18
\cpu1|u0|mcode|Mux253~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux253~2_combout\ = ( !\cpu1|u0|mcode|Mux253~1_combout\ & ( \cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~0_combout\) # ((!\cpu1|u0|mcode|Mux100~1_combout\) # (\cpu1|u0|MCycle[0]~DUPLICATE_q\)) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux253~1_combout\ & ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~0_combout\) # ((!\cpu1|u0|mcode|Mux100~1_combout\) # (!\cpu1|u0|MCycle[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010000000000000000011111010111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux100~1_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux253~1_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|mcode|Mux253~2_combout\);

-- Location: MLABCELL_X9_Y30_N12
\cpu1|u0|mcode|Mux253~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux253~3_combout\ = ( \cpu1|u0|process_0~3_combout\ & ( \cpu1|u0|mcode|Mux253~2_combout\ & ( (!\cpu1|u0|mcode|Mux251~1_combout\ & (!\cpu1|u0|IR\(7) & \cpu1|u0|IR\(0))) ) ) ) # ( !\cpu1|u0|process_0~3_combout\ & ( 
-- \cpu1|u0|mcode|Mux253~2_combout\ & ( (!\cpu1|u0|mcode|Mux251~1_combout\ & (!\cpu1|u0|IR\(7) & \cpu1|u0|IR\(0))) ) ) ) # ( \cpu1|u0|process_0~3_combout\ & ( !\cpu1|u0|mcode|Mux253~2_combout\ & ( !\cpu1|u0|IR\(7) ) ) ) # ( !\cpu1|u0|process_0~3_combout\ & ( 
-- !\cpu1|u0|mcode|Mux253~2_combout\ & ( (!\cpu1|u0|mcode|Mux251~1_combout\ & (!\cpu1|u0|IR\(7) & \cpu1|u0|IR\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000111100001111000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux251~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(7),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_process_0~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux253~2_combout\,
	combout => \cpu1|u0|mcode|Mux253~3_combout\);

-- Location: LABCELL_X10_Y30_N33
\cpu1|u0|mcode|Mux88~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~10_combout\ = ( \cpu1|u0|IR\(1) & ( (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & (!\cpu1|u0|IR\(4) & (\cpu1|u0|mcode|Mux131~1_combout\ & \cpu1|u0|IR\(5)))) ) ) # ( !\cpu1|u0|IR\(1) & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (((\cpu1|u0|IR\(4) & 
-- \cpu1|u0|IR\(5))) # (\cpu1|u0|MCycle[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000001010000011100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(4),
	datac => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux88~10_combout\);

-- Location: LABCELL_X10_Y30_N51
\cpu1|u0|mcode|Mux88~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~11_combout\ = ( \cpu1|u0|mcode|Mux88~10_combout\ & ( (\cpu1|u0|IR\(6) & ((\cpu1|u0|IR\(3)) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux88~10_combout\ & ( \cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~10_combout\,
	combout => \cpu1|u0|mcode|Mux88~11_combout\);

-- Location: MLABCELL_X9_Y30_N54
\cpu1|u0|mcode|Mux88~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~8_combout\ = ( !\cpu1|u0|IR\(6) & ( (\cpu1|u0|IR\(1) & \cpu1|u0|IR\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux88~8_combout\);

-- Location: LABCELL_X10_Y30_N39
\cpu1|u0|alu|Q_t~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~38_combout\ = ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|alu|Q_t~38_combout\);

-- Location: LABCELL_X10_Y30_N21
\cpu1|u0|alu|Q_t~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~39_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (!\cpu1|u0|IR\(6) & \cpu1|u0|IR\(1)) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( !\cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|alu|Q_t~39_combout\);

-- Location: LABCELL_X10_Y30_N30
\cpu1|u0|alu|Q_t~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~37_combout\ = ( \cpu1|u0|alu|Mux7~2_combout\ & ( (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ & (\cpu1|u0|alu|Q_t~9_combout\ & !\cpu1|u0|IR\(6))) ) ) # ( !\cpu1|u0|alu|Mux7~2_combout\ & ( (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & 
-- (\cpu1|u0|alu|Q_t~9_combout\ & !\cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	combout => \cpu1|u0|alu|Q_t~37_combout\);

-- Location: LABCELL_X10_Y30_N54
\cpu1|u0|mcode|Mux88~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~9_combout\ = ( \cpu1|u0|alu|Q_t~39_combout\ & ( \cpu1|u0|alu|Q_t~37_combout\ & ( (!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(3))) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|alu|Q_t~38_combout\))) # (\cpu1|u0|IR\(3) & 
-- (!\cpu1|u0|mcode|Mux88~8_combout\)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~39_combout\ & ( \cpu1|u0|alu|Q_t~37_combout\ & ( (!\cpu1|u0|IR\(2)) # ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|alu|Q_t~38_combout\))) # (\cpu1|u0|IR\(3) & (!\cpu1|u0|mcode|Mux88~8_combout\))) ) ) ) 
-- # ( \cpu1|u0|alu|Q_t~39_combout\ & ( !\cpu1|u0|alu|Q_t~37_combout\ & ( (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|alu|Q_t~38_combout\))) # (\cpu1|u0|IR\(3) & (!\cpu1|u0|mcode|Mux88~8_combout\)))) ) ) ) # ( !\cpu1|u0|alu|Q_t~39_combout\ & ( 
-- !\cpu1|u0|alu|Q_t~37_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|IR\(3))) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(3) & ((\cpu1|u0|alu|Q_t~38_combout\))) # (\cpu1|u0|IR\(3) & (!\cpu1|u0|mcode|Mux88~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001110110000100000101010010111010111111101001100011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~8_combout\,
	datad => \cpu1|u0|alu|ALT_INV_Q_t~38_combout\,
	datae => \cpu1|u0|alu|ALT_INV_Q_t~39_combout\,
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~37_combout\,
	combout => \cpu1|u0|mcode|Mux88~9_combout\);

-- Location: LABCELL_X10_Y30_N18
\cpu1|u0|mcode|Mux88~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~6_combout\ = ( \cpu1|u0|mcode|Mux100~0_combout\ & ( (!\cpu1|u0|IR\(6) & !\cpu1|u0|mcode|Mux46~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux100~0_combout\ & ( !\cpu1|u0|IR\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	combout => \cpu1|u0|mcode|Mux88~6_combout\);

-- Location: LABCELL_X10_Y30_N48
\cpu1|u0|mcode|Mux88~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux88~7_combout\ = ( \cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(3) & ((!\cpu1|u0|mcode|Mux88~6_combout\) # (\cpu1|u0|IR\(2)))) ) ) # ( !\cpu1|u0|mcode|Mux57~2_combout\ & ( (\cpu1|u0|IR\(3) & ((!\cpu1|u0|IR\(2) & 
-- (!\cpu1|u0|mcode|Mux88~6_combout\)) # (\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100000001100010010000000110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~6_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~2_combout\,
	combout => \cpu1|u0|mcode|Mux88~7_combout\);

-- Location: LABCELL_X10_Y30_N12
\cpu1|u0|mcode|Mux69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux69~0_combout\ = ( \cpu1|u0|mcode|Mux88~9_combout\ & ( \cpu1|u0|mcode|Mux88~7_combout\ & ( (!\cpu1|u0|IR\(7)) # ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~40_combout\))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux88~11_combout\))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux88~9_combout\ & ( \cpu1|u0|mcode|Mux88~7_combout\ & ( (!\cpu1|u0|IR\(0) & (((!\cpu1|u0|IR\(7)) # (\cpu1|u0|alu|Q_t~40_combout\)))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux88~11_combout\ & ((\cpu1|u0|IR\(7))))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux88~9_combout\ & ( !\cpu1|u0|mcode|Mux88~7_combout\ & ( (!\cpu1|u0|IR\(0) & (((\cpu1|u0|alu|Q_t~40_combout\ & \cpu1|u0|IR\(7))))) # (\cpu1|u0|IR\(0) & ((!\cpu1|u0|mcode|Mux88~11_combout\) # ((!\cpu1|u0|IR\(7))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux88~9_combout\ & ( !\cpu1|u0|mcode|Mux88~7_combout\ & ( (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~40_combout\))) # (\cpu1|u0|IR\(0) & (!\cpu1|u0|mcode|Mux88~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101110001100110010111011001100001011101111111100101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux88~11_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|alu|ALT_INV_Q_t~40_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Mux88~9_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~7_combout\,
	combout => \cpu1|u0|mcode|Mux69~0_combout\);

-- Location: LABCELL_X10_Y30_N42
\cpu1|u0|mcode|Mux253~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux253~4_combout\ = ( \cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Mux69~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((!\cpu1|u0|IR\(0))))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|mcode|Mux253~3_combout\ & 
-- ((!\cpu1|u0|mcode|Mux251~0_combout\)))) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( \cpu1|u0|mcode|Mux69~0_combout\ & ( (!\cpu1|u0|mcode|Mux253~3_combout\ & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & !\cpu1|u0|mcode|Mux251~0_combout\)) ) ) ) # ( \cpu1|u0|ISet\(0) & ( 
-- !\cpu1|u0|mcode|Mux69~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\ & (((!\cpu1|u0|IR\(0))))) # (\cpu1|u0|ISet[1]~DUPLICATE_q\ & (!\cpu1|u0|mcode|Mux253~3_combout\ & ((!\cpu1|u0|mcode|Mux251~0_combout\)))) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( 
-- !\cpu1|u0|mcode|Mux69~0_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\) # ((!\cpu1|u0|mcode|Mux253~3_combout\ & !\cpu1|u0|mcode|Mux251~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000110010101100000000001010000000001100101011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~3_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux251~0_combout\,
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux69~0_combout\,
	combout => \cpu1|u0|mcode|Mux253~4_combout\);

-- Location: LABCELL_X5_Y35_N42
\cpu1|u0|Mux98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux98~0_combout\ = ( \cpu1|u0|BusA[1]~0_combout\ & ( \cpu1|u0|Regs|Mux6~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|ACC\(1))) # (\cpu1|u0|mcode|Mux253~4_combout\ & ((\cpu1|DI_Reg\(1)))) ) ) ) # ( !\cpu1|u0|BusA[1]~0_combout\ & 
-- ( \cpu1|u0|Regs|Mux6~2_combout\ & ( (\cpu1|u0|Regs|Mux14~2_combout\) # (\cpu1|u0|mcode|Mux253~4_combout\) ) ) ) # ( \cpu1|u0|BusA[1]~0_combout\ & ( !\cpu1|u0|Regs|Mux6~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|ACC\(1))) # 
-- (\cpu1|u0|mcode|Mux253~4_combout\ & ((\cpu1|DI_Reg\(1)))) ) ) ) # ( !\cpu1|u0|BusA[1]~0_combout\ & ( !\cpu1|u0|Regs|Mux6~2_combout\ & ( (!\cpu1|u0|mcode|Mux253~4_combout\ & \cpu1|u0|Regs|Mux14~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010100010001101110101011111010111111000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|ALT_INV_ACC\(1),
	datac => \cpu1|u0|Regs|ALT_INV_Mux14~2_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(1),
	datae => \cpu1|u0|ALT_INV_BusA[1]~0_combout\,
	dataf => \cpu1|u0|Regs|ALT_INV_Mux6~2_combout\,
	combout => \cpu1|u0|Mux98~0_combout\);

-- Location: LABCELL_X5_Y35_N27
\cpu1|u0|Mux98~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Mux98~1_combout\ = ( \cpu1|u0|SP[9]~DUPLICATE_q\ & ( \cpu1|u0|Mux98~0_combout\ & ( (!\cpu1|u0|mcode|Mux250~4_combout\) # ((\cpu1|u0|mcode|Mux253~4_combout\ & !\cpu1|u0|SP\(1))) ) ) ) # ( !\cpu1|u0|SP[9]~DUPLICATE_q\ & ( \cpu1|u0|Mux98~0_combout\ 
-- & ( (!\cpu1|u0|mcode|Mux253~4_combout\) # ((!\cpu1|u0|SP\(1)) # (!\cpu1|u0|mcode|Mux250~4_combout\)) ) ) ) # ( \cpu1|u0|SP[9]~DUPLICATE_q\ & ( !\cpu1|u0|Mux98~0_combout\ & ( (\cpu1|u0|mcode|Mux253~4_combout\ & (!\cpu1|u0|SP\(1) & 
-- \cpu1|u0|mcode|Mux250~4_combout\)) ) ) ) # ( !\cpu1|u0|SP[9]~DUPLICATE_q\ & ( !\cpu1|u0|Mux98~0_combout\ & ( (\cpu1|u0|mcode|Mux250~4_combout\ & ((!\cpu1|u0|mcode|Mux253~4_combout\) # (!\cpu1|u0|SP\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000001000000010011111110111111101111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux253~4_combout\,
	datab => \cpu1|u0|ALT_INV_SP\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux250~4_combout\,
	datae => \cpu1|u0|ALT_INV_SP[9]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_Mux98~0_combout\,
	combout => \cpu1|u0|Mux98~1_combout\);

-- Location: FF_X5_Y35_N28
\cpu1|u0|BusA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux98~1_combout\,
	sclr => \cpu1|u0|BusA[1]~1_combout\,
	ena => \cpu1|u0|BusA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusA\(1));

-- Location: LABCELL_X20_Y33_N0
\cpu1|u0|DO~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~7_combout\ = ( \cpu1|u0|DO[1]~DUPLICATE_q\ & ( (!\cpu1|u0|DO[4]~3_combout\ & (((!\cpu1|u0|DO[4]~2_combout\) # (\cpu1|u0|BusB\(5))))) # (\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA\(1) & (\cpu1|u0|DO[4]~2_combout\))) ) ) # ( 
-- !\cpu1|u0|DO[1]~DUPLICATE_q\ & ( (\cpu1|u0|DO[4]~2_combout\ & ((!\cpu1|u0|DO[4]~3_combout\ & ((\cpu1|u0|BusB\(5)))) # (\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110111000001110011011100000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_BusA\(1),
	datab => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	datac => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(5),
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \cpu1|u0|DO~7_combout\);

-- Location: LABCELL_X20_Y33_N6
\cpu1|u0|DO~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~8_combout\ = ( \cpu1|u0|DO[4]~4_combout\ & ( \cpu1|u0|Save_Mux[1]~11_combout\ & ( ((\cpu1|u0|DO~0_combout\) # (\cpu1|u0|BusB\(1))) # (\cpu1|u0|DO~7_combout\) ) ) ) # ( !\cpu1|u0|DO[4]~4_combout\ & ( \cpu1|u0|Save_Mux[1]~11_combout\ & ( 
-- (\cpu1|u0|DO~0_combout\) # (\cpu1|u0|DO~7_combout\) ) ) ) # ( \cpu1|u0|DO[4]~4_combout\ & ( !\cpu1|u0|Save_Mux[1]~11_combout\ & ( (!\cpu1|u0|DO~0_combout\ & ((\cpu1|u0|BusB\(1)) # (\cpu1|u0|DO~7_combout\))) ) ) ) # ( !\cpu1|u0|DO[4]~4_combout\ & ( 
-- !\cpu1|u0|Save_Mux[1]~11_combout\ & ( (\cpu1|u0|DO~7_combout\ & !\cpu1|u0|DO~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010111110000000001010101111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO~7_combout\,
	datac => \cpu1|u0|ALT_INV_BusB\(1),
	datad => \cpu1|u0|ALT_INV_DO~0_combout\,
	datae => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Save_Mux[1]~11_combout\,
	combout => \cpu1|u0|DO~8_combout\);

-- Location: FF_X20_Y33_N7
\cpu1|u0|DO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(1));

-- Location: FF_X20_Y33_N22
\cpu1|u0|DO[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO[0]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y33_N12
\io2|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|process_2~0_combout\ = ( \cpu1|u0|DO[0]~DUPLICATE_q\ & ( (!\cpu1|u0|A\(0) & \cpu1|u0|DO\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \cpu1|u0|ALT_INV_DO\(1),
	dataf => \cpu1|u0|ALT_INV_DO[0]~DUPLICATE_q\,
	combout => \io2|process_2~0_combout\);

-- Location: LABCELL_X24_Y34_N57
\io1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector3~0_combout\ = ( !\io1|rxBitCount\(0) & ( \io1|rxState.dataBit~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxState.dataBit~q\,
	dataf => \io1|ALT_INV_rxBitCount\(0),
	combout => \io1|Selector3~0_combout\);

-- Location: LABCELL_X24_Y34_N9
\io1|reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|reset~0_combout\ = ( \io2|process_2~0_combout\ & ( !\comb~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io2|ALT_INV_process_2~0_combout\,
	dataf => \ALT_INV_comb~7_combout\,
	combout => \io1|reset~0_combout\);

-- Location: LABCELL_X24_Y33_N48
\io1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector5~0_combout\ = ( \io1|rxState.idle~q\ & ( \io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(4) & (\io1|Equal5~1_combout\ & (\io1|rxClockCount\(5) & \io1|rxClockCount\(3)))) # (\io1|rxClockCount\(4) & ((!\io1|Equal5~1_combout\) # 
-- ((!\io1|rxClockCount\(3))))) ) ) ) # ( !\io1|rxState.idle~q\ & ( \io1|rxdFiltered~q\ & ( !\io1|rxClockCount\(4) $ (((!\io1|Equal5~1_combout\) # (!\io1|rxClockCount\(3)))) ) ) ) # ( \io1|rxState.idle~q\ & ( !\io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(4) 
-- & (\io1|Equal5~1_combout\ & (\io1|rxClockCount\(5) & \io1|rxClockCount\(3)))) # (\io1|rxClockCount\(4) & ((!\io1|Equal5~1_combout\) # ((!\io1|rxClockCount\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010100011001010101011001100101010101000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(4),
	datab => \io1|ALT_INV_Equal5~1_combout\,
	datac => \io1|ALT_INV_rxClockCount\(5),
	datad => \io1|ALT_INV_rxClockCount\(3),
	datae => \io1|ALT_INV_rxState.idle~q\,
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|Selector5~0_combout\);

-- Location: FF_X24_Y33_N20
\io1|rxClockCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector5~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxClockCount\(4));

-- Location: LABCELL_X24_Y33_N0
\io1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector4~0_combout\ = ( \io1|rxState.idle~q\ & ( \io1|rxdFiltered~q\ & ( !\io1|rxClockCount\(5) $ (((!\io1|rxClockCount\(4)) # ((!\io1|Equal5~1_combout\) # (!\io1|rxClockCount\(3))))) ) ) ) # ( !\io1|rxState.idle~q\ & ( \io1|rxdFiltered~q\ & ( 
-- !\io1|rxClockCount\(5) $ (((!\io1|rxClockCount\(4)) # ((!\io1|Equal5~1_combout\) # (!\io1|rxClockCount\(3))))) ) ) ) # ( \io1|rxState.idle~q\ & ( !\io1|rxdFiltered~q\ & ( !\io1|rxClockCount\(5) $ (((!\io1|rxClockCount\(4)) # ((!\io1|Equal5~1_combout\) # 
-- (!\io1|rxClockCount\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110001111000001111000111100000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(4),
	datab => \io1|ALT_INV_Equal5~1_combout\,
	datac => \io1|ALT_INV_rxClockCount\(5),
	datad => \io1|ALT_INV_rxClockCount\(3),
	datae => \io1|ALT_INV_rxState.idle~q\,
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|Selector4~0_combout\);

-- Location: FF_X24_Y33_N53
\io1|rxClockCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector4~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxClockCount\(5));

-- Location: LABCELL_X24_Y33_N33
\io1|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector8~0_combout\ = ( \io1|rxClockCount\(1) & ( \io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(0) & ((!\io1|Equal5~2_combout\) # (!\io1|rxClockCount\(3) $ (!\io1|rxState.idle~q\)))) ) ) ) # ( !\io1|rxClockCount\(1) & ( \io1|rxdFiltered~q\ & ( 
-- (\io1|rxClockCount\(0) & ((!\io1|Equal5~2_combout\) # (!\io1|rxClockCount\(3) $ (!\io1|rxState.idle~q\)))) ) ) ) # ( \io1|rxClockCount\(1) & ( !\io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(0) & (\io1|rxState.idle~q\ & ((!\io1|rxClockCount\(3)) # 
-- (!\io1|Equal5~2_combout\)))) ) ) ) # ( !\io1|rxClockCount\(1) & ( !\io1|rxdFiltered~q\ & ( (\io1|rxClockCount\(0) & (\io1|rxState.idle~q\ & ((!\io1|rxClockCount\(3)) # (!\io1|Equal5~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110010000000001100100000110001001100101100010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(3),
	datab => \io1|ALT_INV_rxClockCount\(0),
	datac => \io1|ALT_INV_Equal5~2_combout\,
	datad => \io1|ALT_INV_rxState.idle~q\,
	datae => \io1|ALT_INV_rxClockCount\(1),
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|Selector8~0_combout\);

-- Location: FF_X24_Y33_N59
\io1|rxClockCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector8~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxClockCount\(1));

-- Location: LABCELL_X24_Y33_N57
\io1|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add6~0_combout\ = ( \io1|rxClockCount\(2) & ( (!\io1|rxClockCount\(0)) # (!\io1|rxClockCount\(1)) ) ) # ( !\io1|rxClockCount\(2) & ( (\io1|rxClockCount\(0) & \io1|rxClockCount\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxClockCount\(0),
	datad => \io1|ALT_INV_rxClockCount\(1),
	dataf => \io1|ALT_INV_rxClockCount\(2),
	combout => \io1|Add6~0_combout\);

-- Location: LABCELL_X24_Y33_N54
\io1|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector7~0_combout\ = ( \io1|rxdFiltered~q\ & ( (\io1|Add6~0_combout\ & ((!\io1|Equal5~2_combout\) # (!\io1|rxState.idle~q\ $ (!\io1|rxClockCount\(3))))) ) ) # ( !\io1|rxdFiltered~q\ & ( (\io1|rxState.idle~q\ & (\io1|Add6~0_combout\ & 
-- ((!\io1|rxClockCount\(3)) # (!\io1|Equal5~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010000010000001111000001100000111100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxState.idle~q\,
	datab => \io1|ALT_INV_rxClockCount\(3),
	datac => \io1|ALT_INV_Add6~0_combout\,
	datad => \io1|ALT_INV_Equal5~2_combout\,
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|Selector7~0_combout\);

-- Location: FF_X24_Y33_N56
\io1|rxClockCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector7~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxClockCount\(2));

-- Location: LABCELL_X24_Y33_N15
\io1|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal5~2_combout\ = ( !\io1|rxClockCount\(4) & ( (!\io1|rxClockCount\(5) & (\io1|rxClockCount\(1) & (\io1|rxClockCount\(0) & \io1|rxClockCount\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(5),
	datab => \io1|ALT_INV_rxClockCount\(1),
	datac => \io1|ALT_INV_rxClockCount\(0),
	datad => \io1|ALT_INV_rxClockCount\(2),
	dataf => \io1|ALT_INV_rxClockCount\(4),
	combout => \io1|Equal5~2_combout\);

-- Location: LABCELL_X24_Y33_N27
\io1|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector9~0_combout\ = ( \io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(0) & ((!\io1|Equal5~2_combout\) # (!\io1|rxClockCount\(3) $ (!\io1|rxState.idle~q\)))) ) ) # ( !\io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(0) & (\io1|rxState.idle~q\ & 
-- ((!\io1|rxClockCount\(3)) # (!\io1|Equal5~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001000000000001100100011000100110010001100010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(3),
	datab => \io1|ALT_INV_rxClockCount\(0),
	datac => \io1|ALT_INV_Equal5~2_combout\,
	datad => \io1|ALT_INV_rxState.idle~q\,
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|Selector9~0_combout\);

-- Location: FF_X24_Y33_N44
\io1|rxClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector9~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxClockCount\(0));

-- Location: LABCELL_X24_Y33_N45
\io1|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal5~1_combout\ = ( \io1|rxClockCount\(1) & ( (\io1|rxClockCount\(0) & \io1|rxClockCount\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxClockCount\(0),
	datad => \io1|ALT_INV_rxClockCount\(2),
	datae => \io1|ALT_INV_rxClockCount\(1),
	combout => \io1|Equal5~1_combout\);

-- Location: LABCELL_X25_Y33_N36
\io1|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector6~0_combout\ = ( \io1|rxState.idle~q\ & ( \io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(3) & (\io1|Equal5~1_combout\)) # (\io1|rxClockCount\(3) & (!\io1|Equal5~1_combout\ & !\io1|Equal5~2_combout\)) ) ) ) # ( !\io1|rxState.idle~q\ & ( 
-- \io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(3) & (\io1|Equal5~1_combout\ & !\io1|Equal5~2_combout\)) # (\io1|rxClockCount\(3) & (!\io1|Equal5~1_combout\)) ) ) ) # ( \io1|rxState.idle~q\ & ( !\io1|rxdFiltered~q\ & ( (!\io1|rxClockCount\(3) & 
-- (\io1|Equal5~1_combout\)) # (\io1|rxClockCount\(3) & (!\io1|Equal5~1_combout\ & !\io1|Equal5~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000000110000111100001100000011110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxClockCount\(3),
	datac => \io1|ALT_INV_Equal5~1_combout\,
	datad => \io1|ALT_INV_Equal5~2_combout\,
	datae => \io1|ALT_INV_rxState.idle~q\,
	dataf => \io1|ALT_INV_rxdFiltered~q\,
	combout => \io1|Selector6~0_combout\);

-- Location: FF_X24_Y33_N5
\io1|rxClockCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector6~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxClockCount\(3));

-- Location: LABCELL_X24_Y34_N18
\io1|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector10~0_combout\ = ( \io1|Equal5~2_combout\ & ( (!\io1|rxState.idle~q\ & (\io1|rxdFiltered~q\ & (!\io1|rxClockCount\(3)))) # (\io1|rxState.idle~q\ & (((!\io1|rxClockCount\(3)) # (!\io1|rxState.stopBit~q\)))) ) ) # ( !\io1|Equal5~2_combout\ & ( 
-- \io1|rxState.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101110101011100000111010101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxState.idle~q\,
	datab => \io1|ALT_INV_rxdFiltered~q\,
	datac => \io1|ALT_INV_rxClockCount\(3),
	datad => \io1|ALT_INV_rxState.stopBit~q\,
	dataf => \io1|ALT_INV_Equal5~2_combout\,
	combout => \io1|Selector10~0_combout\);

-- Location: FF_X24_Y34_N8
\io1|rxState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector10~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxState.idle~q\);

-- Location: LABCELL_X24_Y33_N6
\io1|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal5~0_combout\ = ( \io1|rxClockCount\(2) & ( !\io1|rxClockCount\(5) & ( (\io1|rxClockCount\(3) & (\io1|rxClockCount\(1) & (!\io1|rxClockCount\(4) & \io1|rxClockCount\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(3),
	datab => \io1|ALT_INV_rxClockCount\(1),
	datac => \io1|ALT_INV_rxClockCount\(4),
	datad => \io1|ALT_INV_rxClockCount\(0),
	datae => \io1|ALT_INV_rxClockCount\(2),
	dataf => \io1|ALT_INV_rxClockCount\(5),
	combout => \io1|Equal5~0_combout\);

-- Location: LABCELL_X24_Y34_N54
\io1|rxBitCount[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxBitCount[2]~0_combout\ = ( \io1|Equal5~0_combout\ & ( ((!\io1|rxdFiltered~q\ & !\io1|rxState.idle~q\)) # (\io1|rxState.dataBit~q\) ) ) # ( !\io1|Equal5~0_combout\ & ( (!\io1|rxdFiltered~q\ & !\io1|rxState.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxdFiltered~q\,
	datac => \io1|ALT_INV_rxState.idle~q\,
	datad => \io1|ALT_INV_rxState.dataBit~q\,
	dataf => \io1|ALT_INV_Equal5~0_combout\,
	combout => \io1|rxBitCount[2]~0_combout\);

-- Location: FF_X24_Y34_N5
\io1|rxBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector3~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io1|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxBitCount\(0));

-- Location: LABCELL_X24_Y34_N21
\io1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector2~0_combout\ = ( \io1|rxBitCount\(0) & ( (\io1|rxState.dataBit~q\ & !\io1|rxBitCount\(1)) ) ) # ( !\io1|rxBitCount\(0) & ( (\io1|rxState.dataBit~q\ & \io1|rxBitCount\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxState.dataBit~q\,
	datad => \io1|ALT_INV_rxBitCount\(1),
	dataf => \io1|ALT_INV_rxBitCount\(0),
	combout => \io1|Selector2~0_combout\);

-- Location: FF_X24_Y34_N2
\io1|rxBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector2~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io1|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxBitCount\(1));

-- Location: LABCELL_X24_Y34_N0
\io1|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector1~0_combout\ = ( \io1|rxState.dataBit~q\ & ( !\io1|rxBitCount\(2) $ (((!\io1|rxBitCount\(0)) # (!\io1|rxBitCount\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxBitCount\(2),
	datac => \io1|ALT_INV_rxBitCount\(0),
	datad => \io1|ALT_INV_rxBitCount\(1),
	dataf => \io1|ALT_INV_rxState.dataBit~q\,
	combout => \io1|Selector1~0_combout\);

-- Location: FF_X24_Y34_N59
\io1|rxBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector1~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io1|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxBitCount\(2));

-- Location: MLABCELL_X23_Y34_N12
\io1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector0~0_combout\ = ( \io1|rxBitCount\(1) & ( \io1|rxState.dataBit~q\ & ( !\io1|rxBitCount\(3) $ (((!\io1|rxBitCount\(2)) # (!\io1|rxBitCount\(0)))) ) ) ) # ( !\io1|rxBitCount\(1) & ( \io1|rxState.dataBit~q\ & ( \io1|rxBitCount\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxBitCount\(3),
	datab => \io1|ALT_INV_rxBitCount\(2),
	datac => \io1|ALT_INV_rxBitCount\(0),
	datae => \io1|ALT_INV_rxBitCount\(1),
	dataf => \io1|ALT_INV_rxState.dataBit~q\,
	combout => \io1|Selector0~0_combout\);

-- Location: FF_X24_Y34_N32
\io1|rxBitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector0~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	ena => \io1|rxBitCount[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxBitCount\(3));

-- Location: LABCELL_X24_Y34_N3
\io1|rxState~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxState~10_combout\ = ( \io1|Equal5~0_combout\ & ( (!\io1|rxBitCount\(2)) # (((!\io1|rxBitCount\(1)) # (!\io1|rxBitCount\(0))) # (\io1|rxBitCount\(3))) ) ) # ( !\io1|Equal5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxBitCount\(2),
	datab => \io1|ALT_INV_rxBitCount\(3),
	datac => \io1|ALT_INV_rxBitCount\(1),
	datad => \io1|ALT_INV_rxBitCount\(0),
	dataf => \io1|ALT_INV_Equal5~0_combout\,
	combout => \io1|rxState~10_combout\);

-- Location: LABCELL_X24_Y33_N21
\io1|rxState~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxState~11_combout\ = ( !\io1|rxClockCount\(3) & ( \io1|rxClockCount\(0) & ( (\io1|rxClockCount\(2) & (!\io1|rxClockCount\(5) & (\io1|rxClockCount\(1) & !\io1|rxClockCount\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxClockCount\(2),
	datab => \io1|ALT_INV_rxClockCount\(5),
	datac => \io1|ALT_INV_rxClockCount\(1),
	datad => \io1|ALT_INV_rxClockCount\(4),
	datae => \io1|ALT_INV_rxClockCount\(3),
	dataf => \io1|ALT_INV_rxClockCount\(0),
	combout => \io1|rxState~11_combout\);

-- Location: LABCELL_X24_Y34_N45
\io1|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector11~0_combout\ = ( !\io1|rxState.dataBit~q\ & ( (\io1|rxdFiltered~q\ & (!\io1|rxState.idle~q\ & (\io1|rxState~11_combout\ & ((!\io1|rxState.stopBit~q\) # (!\io1|Equal5~0_combout\))))) ) ) # ( \io1|rxState.dataBit~q\ & ( 
-- ((\io1|rxState~10_combout\ & ((!\io1|rxState.stopBit~q\) # ((!\io1|Equal5~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110000000011110000111100000000001000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxState.stopBit~q\,
	datab => \io1|ALT_INV_rxdFiltered~q\,
	datac => \io1|ALT_INV_rxState~10_combout\,
	datad => \io1|ALT_INV_rxState~11_combout\,
	datae => \io1|ALT_INV_rxState.dataBit~q\,
	dataf => \io1|ALT_INV_Equal5~0_combout\,
	datag => \io1|ALT_INV_rxState.idle~q\,
	combout => \io1|Selector11~0_combout\);

-- Location: FF_X24_Y34_N47
\io1|rxState.dataBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector11~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxState.dataBit~q\);

-- Location: LABCELL_X25_Y33_N42
\io1|rxCurrentByteBuffer[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxCurrentByteBuffer[0]~0_combout\ = ( \comb~7_combout\ & ( (\io1|rxState.dataBit~q\ & \io1|Equal5~0_combout\) ) ) # ( !\comb~7_combout\ & ( (!\io2|process_2~0_combout\ & (\io1|rxState.dataBit~q\ & \io1|Equal5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_process_2~0_combout\,
	datab => \io1|ALT_INV_rxState.dataBit~q\,
	datac => \io1|ALT_INV_Equal5~0_combout\,
	dataf => \ALT_INV_comb~7_combout\,
	combout => \io1|rxCurrentByteBuffer[0]~0_combout\);

-- Location: FF_X25_Y33_N47
\io1|rxCurrentByteBuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|rxCurrentByteBuffer[7]~1_combout\,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(7));

-- Location: FF_X25_Y33_N5
\io1|rxCurrentByteBuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(6));

-- Location: FF_X25_Y33_N2
\io1|rxCurrentByteBuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(5));

-- Location: FF_X25_Y33_N26
\io1|rxCurrentByteBuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(4));

-- Location: LABCELL_X25_Y33_N27
\io1|rxCurrentByteBuffer[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxCurrentByteBuffer[3]~feeder_combout\ = ( \io1|rxCurrentByteBuffer\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_rxCurrentByteBuffer\(4),
	combout => \io1|rxCurrentByteBuffer[3]~feeder_combout\);

-- Location: FF_X25_Y33_N29
\io1|rxCurrentByteBuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|rxCurrentByteBuffer[3]~feeder_combout\,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(3));

-- Location: FF_X25_Y33_N44
\io1|rxCurrentByteBuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(2));

-- Location: LABCELL_X25_Y33_N33
\io1|rxCurrentByteBuffer[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxCurrentByteBuffer[1]~feeder_combout\ = ( \io1|rxCurrentByteBuffer\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_rxCurrentByteBuffer\(2),
	combout => \io1|rxCurrentByteBuffer[1]~feeder_combout\);

-- Location: FF_X25_Y33_N35
\io1|rxCurrentByteBuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|rxCurrentByteBuffer[1]~feeder_combout\,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(1));

-- Location: LABCELL_X25_Y33_N30
\io1|rxCurrentByteBuffer[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxCurrentByteBuffer[0]~feeder_combout\ = ( \io1|rxCurrentByteBuffer\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_rxCurrentByteBuffer\(1),
	combout => \io1|rxCurrentByteBuffer[0]~feeder_combout\);

-- Location: FF_X25_Y33_N31
\io1|rxCurrentByteBuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|rxCurrentByteBuffer[0]~feeder_combout\,
	ena => \io1|rxCurrentByteBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxCurrentByteBuffer\(0));

-- Location: LABCELL_X21_Y33_N15
\io1|dataOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|dataOut~2_combout\ = ( \cpu1|u0|A\(0) & ( \io1|rxBuffer_rtl_0|auto_generated|ram_block1a3\ ) ) # ( !\cpu1|u0|A\(0) & ( \io1|rxBuffer_rtl_0|auto_generated|ram_block1a3\ & ( \cts1~input_o\ ) ) ) # ( !\cpu1|u0|A\(0) & ( 
-- !\io1|rxBuffer_rtl_0|auto_generated|ram_block1a3\ & ( \cts1~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_cts1~input_o\,
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \io1|dataOut~2_combout\);

-- Location: FF_X21_Y33_N17
\io1|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	d => \io1|dataOut~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(3));

-- Location: MLABCELL_X28_Y34_N0
\cpuDataIn[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[3]~21_combout\ = ( \io4|dataOut\(3) & ( \cpuDataIn[3]~20_combout\ & ( ((!\cpuDataIn[3]~1_combout\ & (\io1|dataOut\(3))) # (\cpuDataIn[3]~1_combout\ & ((\io2|dataOut\(3))))) # (\cpuDataIn[3]~2_combout\) ) ) ) # ( !\io4|dataOut\(3) & ( 
-- \cpuDataIn[3]~20_combout\ & ( (!\cpuDataIn[3]~2_combout\ & ((!\cpuDataIn[3]~1_combout\ & (\io1|dataOut\(3))) # (\cpuDataIn[3]~1_combout\ & ((\io2|dataOut\(3)))))) # (\cpuDataIn[3]~2_combout\ & (((!\cpuDataIn[3]~1_combout\)))) ) ) ) # ( \io4|dataOut\(3) & 
-- ( !\cpuDataIn[3]~20_combout\ & ( (!\cpuDataIn[3]~2_combout\ & ((!\cpuDataIn[3]~1_combout\ & (\io1|dataOut\(3))) # (\cpuDataIn[3]~1_combout\ & ((\io2|dataOut\(3)))))) # (\cpuDataIn[3]~2_combout\ & (((\cpuDataIn[3]~1_combout\)))) ) ) ) # ( !\io4|dataOut\(3) 
-- & ( !\cpuDataIn[3]~20_combout\ & ( (!\cpuDataIn[3]~2_combout\ & ((!\cpuDataIn[3]~1_combout\ & (\io1|dataOut\(3))) # (\cpuDataIn[3]~1_combout\ & ((\io2|dataOut\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[3]~2_combout\,
	datab => \io1|ALT_INV_dataOut\(3),
	datac => \ALT_INV_cpuDataIn[3]~1_combout\,
	datad => \io2|ALT_INV_dataOut\(3),
	datae => \io4|ALT_INV_dataOut\(3),
	dataf => \ALT_INV_cpuDataIn[3]~20_combout\,
	combout => \cpuDataIn[3]~21_combout\);

-- Location: FF_X28_Y34_N2
\cpu1|DI_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[3]~21_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(3));

-- Location: LABCELL_X17_Y34_N27
\cpu1|u0|TmpAddr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~6_combout\ = ( \cpu1|u0|Add5~13_sumout\ & ( \cpu1|u0|TmpAddr~5_combout\ & ( \cpu1|DI_Reg\(3) ) ) ) # ( !\cpu1|u0|Add5~13_sumout\ & ( \cpu1|u0|TmpAddr~5_combout\ & ( \cpu1|DI_Reg\(3) ) ) ) # ( \cpu1|u0|Add5~13_sumout\ & ( 
-- !\cpu1|u0|TmpAddr~5_combout\ & ( (\cpu1|u0|IR\(3)) # (\cpu1|u0|process_0~7_combout\) ) ) ) # ( !\cpu1|u0|Add5~13_sumout\ & ( !\cpu1|u0|TmpAddr~5_combout\ & ( (!\cpu1|u0|process_0~7_combout\ & \cpu1|u0|IR\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ALT_INV_DI_Reg\(3),
	datab => \cpu1|u0|ALT_INV_process_0~7_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_Add5~13_sumout\,
	dataf => \cpu1|u0|ALT_INV_TmpAddr~5_combout\,
	combout => \cpu1|u0|TmpAddr~6_combout\);

-- Location: FF_X17_Y34_N28
\cpu1|u0|TmpAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(3));

-- Location: LABCELL_X21_Y33_N27
\cpu1|u0|A~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~14_combout\ = ( \cpu1|u0|SP\(3) & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & \cpu1|u0|PC\(3)) ) ) ) # ( !\cpu1|u0|SP\(3) & ( \cpu1|u0|A[7]~1_combout\ & ( (\cpu1|u0|PC\(3)) # 
-- (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) ) # ( \cpu1|u0|SP\(3) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|Add1~13_sumout\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|DI_Reg\(3))) ) ) ) # ( 
-- !\cpu1|u0|SP\(3) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|Add1~13_sumout\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|DI_Reg\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101011111010111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datab => \cpu1|ALT_INV_DI_Reg\(3),
	datac => \cpu1|u0|ALT_INV_PC\(3),
	datad => \cpu1|u0|ALT_INV_Add1~13_sumout\,
	datae => \cpu1|u0|ALT_INV_SP\(3),
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~14_combout\);

-- Location: LABCELL_X24_Y35_N42
\cpu1|u0|A~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~15_combout\ = ( \cpu1|u0|A[7]~6_combout\ & ( \cpu1|u0|A~14_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(3))) # (\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|Regs|Mux40~5_combout\))) ) ) ) # ( !\cpu1|u0|A[7]~6_combout\ & ( 
-- \cpu1|u0|A~14_combout\ & ( (\cpu1|u0|R\(3)) # (\cpu1|u0|A[7]~7_combout\) ) ) ) # ( \cpu1|u0|A[7]~6_combout\ & ( !\cpu1|u0|A~14_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(3))) # (\cpu1|u0|A[7]~7_combout\ & 
-- ((\cpu1|u0|Regs|Mux40~5_combout\))) ) ) ) # ( !\cpu1|u0|A[7]~6_combout\ & ( !\cpu1|u0|A~14_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & \cpu1|u0|R\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(3),
	datab => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_Mux40~5_combout\,
	datad => \cpu1|u0|ALT_INV_R\(3),
	datae => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_A~14_combout\,
	combout => \cpu1|u0|A~15_combout\);

-- Location: FF_X24_Y35_N44
\cpu1|u0|A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~15_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(3));

-- Location: MLABCELL_X23_Y34_N39
\comb~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~7_combout\ = LCELL(( \n_interface1CS~0_combout\ & ( \n_ioWR~combout\ ) ) # ( !\n_interface1CS~0_combout\ & ( \n_ioWR~combout\ ) ) # ( \n_interface1CS~0_combout\ & ( !\n_ioWR~combout\ & ( (!\n_interface1CS~1_combout\) # (\cpu1|u0|A\(3)) ) ) ) # ( 
-- !\n_interface1CS~0_combout\ & ( !\n_ioWR~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_n_interface1CS~1_combout\,
	datad => \cpu1|u0|ALT_INV_A\(3),
	datae => \ALT_INV_n_interface1CS~0_combout\,
	dataf => \ALT_INV_n_ioWR~combout\,
	combout => \comb~7_combout\);

-- Location: FF_X19_Y34_N20
\io1|controlReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|controlReg\(5));

-- Location: LABCELL_X25_Y34_N48
\io1|txByteWritten~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txByteWritten~0_combout\ = ( !\io1|txByteSent~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_txByteSent~q\,
	combout => \io1|txByteWritten~0_combout\);

-- Location: FF_X25_Y34_N50
\io1|txByteWritten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	d => \io1|txByteWritten~0_combout\,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteWritten~q\);

-- Location: MLABCELL_X23_Y34_N51
\io1|txClockCount[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[4]~2_combout\ = ( \io1|Equal7~0_combout\ & ( \io1|txState.stopBit~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_txState.stopBit~q\,
	dataf => \io1|ALT_INV_Equal7~0_combout\,
	combout => \io1|txClockCount[4]~2_combout\);

-- Location: MLABCELL_X23_Y34_N54
\io1|txClockCount[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[0]~8_combout\ = ( \io1|txByteWritten~q\ & ( \io1|txClockCount[4]~2_combout\ & ( \io1|txClockCount\(0) ) ) ) # ( !\io1|txByteWritten~q\ & ( \io1|txClockCount[4]~2_combout\ & ( \io1|txClockCount\(0) ) ) ) # ( \io1|txByteWritten~q\ & ( 
-- !\io1|txClockCount[4]~2_combout\ & ( (!\io1|txClockCount\(0) & (((\io1|txState.idle~q\)))) # (\io1|txClockCount\(0) & (!\io1|txState.idle~q\ & ((\io1|txByteSent~q\) # (\cts1~input_o\)))) ) ) ) # ( !\io1|txByteWritten~q\ & ( 
-- !\io1|txClockCount[4]~2_combout\ & ( (!\io1|txClockCount\(0) & (((\io1|txState.idle~q\)))) # (\io1|txClockCount\(0) & (!\io1|txState.idle~q\ & ((!\io1|txByteSent~q\) # (\cts1~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000011100000111000011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cts1~input_o\,
	datab => \io1|ALT_INV_txClockCount\(0),
	datac => \io1|ALT_INV_txState.idle~q\,
	datad => \io1|ALT_INV_txByteSent~q\,
	datae => \io1|ALT_INV_txByteWritten~q\,
	dataf => \io1|ALT_INV_txClockCount[4]~2_combout\,
	combout => \io1|txClockCount[0]~8_combout\);

-- Location: FF_X25_Y34_N2
\io1|txClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[0]~8_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txClockCount\(0));

-- Location: LABCELL_X25_Y34_N33
\io1|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector25~0_combout\ = ( \io1|txState.dataBit~q\ & ( \io1|Equal7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io1|ALT_INV_Equal7~0_combout\,
	dataf => \io1|ALT_INV_txState.dataBit~q\,
	combout => \io1|Selector25~0_combout\);

-- Location: LABCELL_X26_Y34_N36
\io1|txClockCount[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[1]~7_combout\ = ( \io1|txClockCount[4]~1_combout\ & ( (\io1|txState.idle~q\ & (!\io1|Selector25~0_combout\ & (!\io1|txClockCount\(0) $ (!\io1|txClockCount\(1))))) ) ) # ( !\io1|txClockCount[4]~1_combout\ & ( \io1|txClockCount\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010100000000000001010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.idle~q\,
	datab => \io1|ALT_INV_txClockCount\(0),
	datac => \io1|ALT_INV_txClockCount\(1),
	datad => \io1|ALT_INV_Selector25~0_combout\,
	dataf => \io1|ALT_INV_txClockCount[4]~1_combout\,
	combout => \io1|txClockCount[1]~7_combout\);

-- Location: FF_X26_Y34_N26
\io1|txClockCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[1]~7_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txClockCount\(1));

-- Location: LABCELL_X26_Y34_N18
\io1|txClockCount[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[2]~6_combout\ = ( !\io1|Selector25~0_combout\ & ( \io1|txClockCount[4]~1_combout\ & ( (\io1|txState.idle~q\ & (!\io1|txClockCount\(2) $ (((!\io1|txClockCount\(1)) # (!\io1|txClockCount\(0)))))) ) ) ) # ( \io1|Selector25~0_combout\ & ( 
-- !\io1|txClockCount[4]~1_combout\ & ( \io1|txClockCount\(2) ) ) ) # ( !\io1|Selector25~0_combout\ & ( !\io1|txClockCount[4]~1_combout\ & ( \io1|txClockCount\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txClockCount\(2),
	datab => \io1|ALT_INV_txState.idle~q\,
	datac => \io1|ALT_INV_txClockCount\(1),
	datad => \io1|ALT_INV_txClockCount\(0),
	datae => \io1|ALT_INV_Selector25~0_combout\,
	dataf => \io1|ALT_INV_txClockCount[4]~1_combout\,
	combout => \io1|txClockCount[2]~6_combout\);

-- Location: FF_X26_Y34_N56
\io1|txClockCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[2]~6_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txClockCount\(2));

-- Location: LABCELL_X26_Y34_N24
\io1|Equal7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal7~2_combout\ = ( \io1|txClockCount\(0) & ( (\io1|txClockCount\(2) & \io1|txClockCount\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_txClockCount\(2),
	datad => \io1|ALT_INV_txClockCount\(1),
	dataf => \io1|ALT_INV_txClockCount\(0),
	combout => \io1|Equal7~2_combout\);

-- Location: LABCELL_X26_Y34_N27
\io1|txClockCount[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[3]~5_combout\ = ( \io1|txClockCount[4]~1_combout\ & ( (\io1|txState.idle~q\ & (!\io1|Selector25~0_combout\ & (!\io1|txClockCount\(3) $ (!\io1|Equal7~2_combout\)))) ) ) # ( !\io1|txClockCount[4]~1_combout\ & ( \io1|txClockCount\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100010100000000000001010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.idle~q\,
	datab => \io1|ALT_INV_txClockCount\(3),
	datac => \io1|ALT_INV_Equal7~2_combout\,
	datad => \io1|ALT_INV_Selector25~0_combout\,
	dataf => \io1|ALT_INV_txClockCount[4]~1_combout\,
	combout => \io1|txClockCount[3]~5_combout\);

-- Location: FF_X26_Y34_N59
\io1|txClockCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[3]~5_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txClockCount\(3));

-- Location: LABCELL_X25_Y34_N45
\io1|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal7~1_combout\ = (\io1|txClockCount\(0) & (\io1|txClockCount\(1) & (\io1|txClockCount\(2) & \io1|txClockCount\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txClockCount\(0),
	datab => \io1|ALT_INV_txClockCount\(1),
	datac => \io1|ALT_INV_txClockCount\(2),
	datad => \io1|ALT_INV_txClockCount\(3),
	combout => \io1|Equal7~1_combout\);

-- Location: LABCELL_X26_Y34_N48
\io1|txClockCount[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[4]~4_combout\ = ( \io1|txClockCount[4]~1_combout\ & ( (\io1|txState.idle~q\ & (!\io1|Selector25~0_combout\ & (!\io1|Equal7~1_combout\ $ (!\io1|txClockCount\(4))))) ) ) # ( !\io1|txClockCount[4]~1_combout\ & ( \io1|txClockCount\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010010000000000001001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Equal7~1_combout\,
	datab => \io1|ALT_INV_txState.idle~q\,
	datac => \io1|ALT_INV_txClockCount\(4),
	datad => \io1|ALT_INV_Selector25~0_combout\,
	dataf => \io1|ALT_INV_txClockCount[4]~1_combout\,
	combout => \io1|txClockCount[4]~4_combout\);

-- Location: FF_X26_Y34_N53
\io1|txClockCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[4]~4_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txClockCount\(4));

-- Location: LABCELL_X26_Y34_N51
\io1|txClockCount[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[5]~3_combout\ = ( \io1|txClockCount[4]~1_combout\ & ( (\io1|txState.idle~q\ & (!\io1|txClockCount\(5) $ (((!\io1|Equal7~1_combout\) # (!\io1|txClockCount\(4)))))) ) ) # ( !\io1|txClockCount[4]~1_combout\ & ( \io1|txClockCount\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000100100000001100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Equal7~1_combout\,
	datab => \io1|ALT_INV_txState.idle~q\,
	datac => \io1|ALT_INV_txClockCount\(5),
	datad => \io1|ALT_INV_txClockCount\(4),
	dataf => \io1|ALT_INV_txClockCount[4]~1_combout\,
	combout => \io1|txClockCount[5]~3_combout\);

-- Location: FF_X26_Y34_N23
\io1|txClockCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[5]~3_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txClockCount\(5));

-- Location: LABCELL_X26_Y34_N42
\io1|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal7~0_combout\ = ( \io1|txClockCount\(2) & ( \io1|txClockCount\(0) & ( (!\io1|txClockCount\(5) & (\io1|txClockCount\(1) & (!\io1|txClockCount\(4) & \io1|txClockCount\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txClockCount\(5),
	datab => \io1|ALT_INV_txClockCount\(1),
	datac => \io1|ALT_INV_txClockCount\(4),
	datad => \io1|ALT_INV_txClockCount\(3),
	datae => \io1|ALT_INV_txClockCount\(2),
	dataf => \io1|ALT_INV_txClockCount\(0),
	combout => \io1|Equal7~0_combout\);

-- Location: LABCELL_X21_Y34_N48
\io1|txBuffer[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBuffer[7]~1_combout\ = ( \io1|Equal7~0_combout\ & ( (!\io1|Equal8~0_combout\ & \io1|txState.dataBit~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_Equal8~0_combout\,
	datad => \io1|ALT_INV_txState.dataBit~q\,
	dataf => \io1|ALT_INV_Equal7~0_combout\,
	combout => \io1|txBuffer[7]~1_combout\);

-- Location: LABCELL_X25_Y34_N27
\io1|process_5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|process_5~0_combout\ = ( \io1|txByteWritten~q\ & ( !\io1|txByteSent~q\ ) ) # ( !\io1|txByteWritten~q\ & ( \io1|txByteSent~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io1|ALT_INV_txByteSent~q\,
	dataf => \io1|ALT_INV_txByteWritten~q\,
	combout => \io1|process_5~0_combout\);

-- Location: LABCELL_X21_Y34_N54
\io1|txBitCount[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBitCount[0]~1_combout\ = ( \io1|txBuffer[7]~1_combout\ & ( \io1|process_5~0_combout\ & ( (\io1|txState.dataBit~q\ & !\io1|txBitCount\(0)) ) ) ) # ( !\io1|txBuffer[7]~1_combout\ & ( \io1|process_5~0_combout\ & ( (!\cts1~input_o\ & 
-- ((!\io1|txState.idle~q\ & (\io1|txState.dataBit~q\ & !\io1|txBitCount\(0))) # (\io1|txState.idle~q\ & ((\io1|txBitCount\(0)))))) # (\cts1~input_o\ & (((\io1|txBitCount\(0))))) ) ) ) # ( \io1|txBuffer[7]~1_combout\ & ( !\io1|process_5~0_combout\ & ( 
-- (\io1|txState.dataBit~q\ & !\io1|txBitCount\(0)) ) ) ) # ( !\io1|txBuffer[7]~1_combout\ & ( !\io1|process_5~0_combout\ & ( \io1|txBitCount\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110000000000100000010111110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cts1~input_o\,
	datab => \io1|ALT_INV_txState.dataBit~q\,
	datac => \io1|ALT_INV_txState.idle~q\,
	datad => \io1|ALT_INV_txBitCount\(0),
	datae => \io1|ALT_INV_txBuffer[7]~1_combout\,
	dataf => \io1|ALT_INV_process_5~0_combout\,
	combout => \io1|txBitCount[0]~1_combout\);

-- Location: FF_X24_Y34_N29
\io1|txBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txBitCount[0]~1_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBitCount\(0));

-- Location: LABCELL_X25_Y34_N30
\io1|txByteSent~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txByteSent~1_combout\ = ( \io1|txByteWritten~q\ & ( (!\io1|txState.idle~q\ & (!\io1|txByteSent~q\ & !\cts1~input_o\)) ) ) # ( !\io1|txByteWritten~q\ & ( (!\io1|txState.idle~q\ & (\io1|txByteSent~q\ & !\cts1~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_txState.idle~q\,
	datac => \io1|ALT_INV_txByteSent~q\,
	datad => \ALT_INV_cts1~input_o\,
	dataf => \io1|ALT_INV_txByteWritten~q\,
	combout => \io1|txByteSent~1_combout\);

-- Location: LABCELL_X25_Y34_N51
\io1|txBitCount[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBitCount[1]~2_combout\ = ( \io1|txByteSent~1_combout\ & ( (\io1|txState.dataBit~q\ & (!\io1|txBitCount\(1) $ (!\io1|txBitCount\(0)))) ) ) # ( !\io1|txByteSent~1_combout\ & ( !\io1|txBitCount\(1) $ (((!\io1|txState.dataBit~q\) # 
-- ((!\io1|Equal7~0_combout\) # (!\io1|txBitCount\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111000000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.dataBit~q\,
	datab => \io1|ALT_INV_Equal7~0_combout\,
	datac => \io1|ALT_INV_txBitCount\(1),
	datad => \io1|ALT_INV_txBitCount\(0),
	dataf => \io1|ALT_INV_txByteSent~1_combout\,
	combout => \io1|txBitCount[1]~2_combout\);

-- Location: FF_X25_Y34_N41
\io1|txBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txBitCount[1]~2_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBitCount\(1));

-- Location: LABCELL_X25_Y34_N3
\io1|txBitCount[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBitCount[2]~3_combout\ = ( \io1|txBitCount\(0) & ( \io1|txByteSent~1_combout\ & ( (\io1|txState.dataBit~q\ & (!\io1|txBitCount\(1) $ (!\io1|txBitCount\(2)))) ) ) ) # ( !\io1|txBitCount\(0) & ( \io1|txByteSent~1_combout\ & ( (\io1|txState.dataBit~q\ 
-- & \io1|txBitCount\(2)) ) ) ) # ( \io1|txBitCount\(0) & ( !\io1|txByteSent~1_combout\ & ( !\io1|txBitCount\(2) $ (((!\io1|txState.dataBit~q\) # ((!\io1|Equal7~0_combout\) # (!\io1|txBitCount\(1))))) ) ) ) # ( !\io1|txBitCount\(0) & ( 
-- !\io1|txByteSent~1_combout\ & ( \io1|txBitCount\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000011111111000000000010101010000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.dataBit~q\,
	datab => \io1|ALT_INV_Equal7~0_combout\,
	datac => \io1|ALT_INV_txBitCount\(1),
	datad => \io1|ALT_INV_txBitCount\(2),
	datae => \io1|ALT_INV_txBitCount\(0),
	dataf => \io1|ALT_INV_txByteSent~1_combout\,
	combout => \io1|txBitCount[2]~3_combout\);

-- Location: FF_X25_Y34_N23
\io1|txBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txBitCount[2]~3_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBitCount\(2));

-- Location: LABCELL_X24_Y34_N24
\io1|Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add9~0_combout\ = ( \io1|txBitCount\(1) & ( (\io1|txBitCount\(0) & \io1|txBitCount\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_txBitCount\(0),
	datad => \io1|ALT_INV_txBitCount\(2),
	dataf => \io1|ALT_INV_txBitCount\(1),
	combout => \io1|Add9~0_combout\);

-- Location: LABCELL_X25_Y34_N18
\io1|txBitCount[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBitCount[3]~0_combout\ = ( \io1|Equal8~0_combout\ & ( \io1|txByteSent~1_combout\ & ( (\io1|txState.dataBit~q\ & (!\io1|Add9~0_combout\ $ (!\io1|txBitCount\(3)))) ) ) ) # ( !\io1|Equal8~0_combout\ & ( \io1|txByteSent~1_combout\ & ( 
-- (\io1|txState.dataBit~q\ & (!\io1|Add9~0_combout\ $ (!\io1|txBitCount\(3)))) ) ) ) # ( \io1|Equal8~0_combout\ & ( !\io1|txByteSent~1_combout\ & ( \io1|txBitCount\(3) ) ) ) # ( !\io1|Equal8~0_combout\ & ( !\io1|txByteSent~1_combout\ & ( 
-- !\io1|txBitCount\(3) $ (((!\io1|txState.dataBit~q\) # ((!\io1|Add9~0_combout\) # (!\io1|Equal7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000000001111111100010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.dataBit~q\,
	datab => \io1|ALT_INV_Add9~0_combout\,
	datac => \io1|ALT_INV_Equal7~0_combout\,
	datad => \io1|ALT_INV_txBitCount\(3),
	datae => \io1|ALT_INV_Equal8~0_combout\,
	dataf => \io1|ALT_INV_txByteSent~1_combout\,
	combout => \io1|txBitCount[3]~0_combout\);

-- Location: FF_X25_Y34_N44
\io1|txBitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txBitCount[3]~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBitCount\(3));

-- Location: LABCELL_X25_Y34_N57
\io1|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal8~0_combout\ = ( !\io1|txBitCount\(0) & ( (!\io1|txBitCount\(1) & (\io1|txBitCount\(3) & !\io1|txBitCount\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_txBitCount\(1),
	datac => \io1|ALT_INV_txBitCount\(3),
	datad => \io1|ALT_INV_txBitCount\(2),
	dataf => \io1|ALT_INV_txBitCount\(0),
	combout => \io1|Equal8~0_combout\);

-- Location: LABCELL_X24_Y34_N48
\io1|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector35~0_combout\ = ( !\io1|txState.dataBit~q\ & ( (!\io1|txState.idle~q\ & (!\cts1~input_o\ & (\io1|process_5~0_combout\ & ((!\io1|Equal7~0_combout\) # (!\io1|txState.stopBit~q\))))) ) ) # ( \io1|txState.dataBit~q\ & ( 
-- (((!\io1|Equal7~0_combout\) # ((!\io1|Equal8~0_combout\ & !\io1|txState.stopBit~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000111111111111000000001000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.idle~q\,
	datab => \ALT_INV_cts1~input_o\,
	datac => \io1|ALT_INV_Equal8~0_combout\,
	datad => \io1|ALT_INV_Equal7~0_combout\,
	datae => \io1|ALT_INV_txState.dataBit~q\,
	dataf => \io1|ALT_INV_txState.stopBit~q\,
	datag => \io1|ALT_INV_process_5~0_combout\,
	combout => \io1|Selector35~0_combout\);

-- Location: FF_X24_Y34_N50
\io1|txState.dataBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector35~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txState.dataBit~q\);

-- Location: LABCELL_X25_Y34_N12
\io1|txState.stopBit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txState.stopBit~0_combout\ = ( !\io1|Equal7~0_combout\ & ( (\io1|txState.stopBit~q\ & (((!\io1|process_5~0_combout\) # ((\io1|txState.idle~q\))) # (\cts1~input_o\))) ) ) # ( \io1|Equal7~0_combout\ & ( (((\io1|txState.dataBit~q\ & 
-- ((\io1|Equal8~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000100110011000000000000000000110001001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cts1~input_o\,
	datab => \io1|ALT_INV_txState.stopBit~q\,
	datac => \io1|ALT_INV_txState.dataBit~q\,
	datad => \io1|ALT_INV_txState.idle~q\,
	datae => \io1|ALT_INV_Equal7~0_combout\,
	dataf => \io1|ALT_INV_Equal8~0_combout\,
	datag => \io1|ALT_INV_process_5~0_combout\,
	combout => \io1|txState.stopBit~0_combout\);

-- Location: FF_X25_Y34_N14
\io1|txState.stopBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|txState.stopBit~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txState.stopBit~q\);

-- Location: LABCELL_X25_Y34_N36
\io1|txClockCount[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[4]~1_combout\ = ( \io1|Equal7~0_combout\ & ( \io1|txByteWritten~q\ & ( (!\io1|txState.stopBit~q\ & (((!\cts1~input_o\ & !\io1|txByteSent~q\)) # (\io1|txState.idle~q\))) ) ) ) # ( !\io1|Equal7~0_combout\ & ( \io1|txByteWritten~q\ & ( 
-- ((!\cts1~input_o\ & !\io1|txByteSent~q\)) # (\io1|txState.idle~q\) ) ) ) # ( \io1|Equal7~0_combout\ & ( !\io1|txByteWritten~q\ & ( (!\io1|txState.stopBit~q\ & (((!\cts1~input_o\ & \io1|txByteSent~q\)) # (\io1|txState.idle~q\))) ) ) ) # ( 
-- !\io1|Equal7~0_combout\ & ( !\io1|txByteWritten~q\ & ( ((!\cts1~input_o\ & \io1|txByteSent~q\)) # (\io1|txState.idle~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010001100110010100000111111111000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cts1~input_o\,
	datab => \io1|ALT_INV_txState.stopBit~q\,
	datac => \io1|ALT_INV_txByteSent~q\,
	datad => \io1|ALT_INV_txState.idle~q\,
	datae => \io1|ALT_INV_Equal7~0_combout\,
	dataf => \io1|ALT_INV_txByteWritten~q\,
	combout => \io1|txClockCount[4]~1_combout\);

-- Location: FF_X25_Y34_N11
\io1|txState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txClockCount[4]~1_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txState.idle~q\);

-- Location: LABCELL_X24_Y34_N27
\io1|txByteSent~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txByteSent~0_combout\ = ( \io1|txByteWritten~q\ & ( ((!\io1|txState.idle~q\ & !\cts1~input_o\)) # (\io1|txByteSent~q\) ) ) # ( !\io1|txByteWritten~q\ & ( (\io1|txByteSent~q\ & ((\cts1~input_o\) # (\io1|txState.idle~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011110001111100011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.idle~q\,
	datab => \ALT_INV_cts1~input_o\,
	datac => \io1|ALT_INV_txByteSent~q\,
	dataf => \io1|ALT_INV_txByteWritten~q\,
	combout => \io1|txByteSent~0_combout\);

-- Location: FF_X25_Y34_N26
\io1|txByteSent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txByteSent~0_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteSent~q\);

-- Location: FF_X19_Y34_N53
\io1|controlReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO\(7),
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|controlReg\(7));

-- Location: FF_X19_Y34_N47
\io1|controlReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|controlReg\(6));

-- Location: LABCELL_X19_Y34_N39
\io1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal0~2_combout\ = ( \io1|Equal0~1_combout\ & ( \io1|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_Equal0~0_combout\,
	dataf => \io1|ALT_INV_Equal0~1_combout\,
	combout => \io1|Equal0~2_combout\);

-- Location: LABCELL_X19_Y34_N12
\io1|n_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_int~0_combout\ = ( \io1|txByteWritten~q\ & ( \io1|Equal0~2_combout\ & ( (\io1|controlReg\(5) & (\io1|txByteSent~q\ & !\io1|controlReg\(6))) ) ) ) # ( !\io1|txByteWritten~q\ & ( \io1|Equal0~2_combout\ & ( (\io1|controlReg\(5) & (!\io1|txByteSent~q\ 
-- & !\io1|controlReg\(6))) ) ) ) # ( \io1|txByteWritten~q\ & ( !\io1|Equal0~2_combout\ & ( ((\io1|controlReg\(5) & (\io1|txByteSent~q\ & !\io1|controlReg\(6)))) # (\io1|controlReg\(7)) ) ) ) # ( !\io1|txByteWritten~q\ & ( !\io1|Equal0~2_combout\ & ( 
-- ((\io1|controlReg\(5) & (!\io1|txByteSent~q\ & !\io1|controlReg\(6)))) # (\io1|controlReg\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100001111000111110000111101000100000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_controlReg\(5),
	datab => \io1|ALT_INV_txByteSent~q\,
	datac => \io1|ALT_INV_controlReg\(7),
	datad => \io1|ALT_INV_controlReg\(6),
	datae => \io1|ALT_INV_txByteWritten~q\,
	dataf => \io1|ALT_INV_Equal0~2_combout\,
	combout => \io1|n_int~0_combout\);

-- Location: FF_X19_Y34_N14
\io1|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	d => \io1|n_int~0_combout\,
	asdata => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a7\,
	sload => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(7));

-- Location: MLABCELL_X23_Y33_N21
\io2|controlReg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|controlReg[7]~feeder_combout\ = ( \cpu1|u0|DO\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO\(7),
	combout => \io2|controlReg[7]~feeder_combout\);

-- Location: FF_X23_Y33_N23
\io2|controlReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	d => \io2|controlReg[7]~feeder_combout\,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|controlReg\(7));

-- Location: MLABCELL_X23_Y33_N36
\io2|dataOut~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~3_combout\ = ( \io2|Equal7~1_combout\ & ( (\io2|controlReg\(7) & \io2|Equal7~0_combout\) ) ) # ( !\io2|Equal7~1_combout\ & ( \io2|controlReg\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_controlReg\(7),
	datad => \io2|ALT_INV_Equal7~0_combout\,
	dataf => \io2|ALT_INV_Equal7~1_combout\,
	combout => \io2|dataOut~3_combout\);

-- Location: FF_X25_Y31_N55
\io2|kbBuffer~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbBuffer~29_combout\,
	ena => \io2|kbBuffer~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbBuffer~20_q\);

-- Location: FF_X20_Y33_N41
\cpu1|u0|DO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~16_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(5));

-- Location: FF_X23_Y33_N32
\io2|controlReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO\(5),
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|controlReg\(5));

-- Location: FF_X23_Y33_N29
\io2|controlReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~5_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|controlReg\(6));

-- Location: MLABCELL_X23_Y33_N42
\io2|dataOut~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~4_combout\ = ( \io2|dispByteWritten~q\ & ( (\io2|dispByteSent~q\ & (\io2|controlReg\(5) & !\io2|controlReg\(6))) ) ) # ( !\io2|dispByteWritten~q\ & ( (!\io2|dispByteSent~q\ & (\io2|controlReg\(5) & !\io2|controlReg\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000100000001000000100000001000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispByteSent~q\,
	datab => \io2|ALT_INV_controlReg\(5),
	datac => \io2|ALT_INV_controlReg\(6),
	datae => \io2|ALT_INV_dispByteWritten~q\,
	combout => \io2|dataOut~4_combout\);

-- Location: MLABCELL_X23_Y33_N54
\io2|dataOut~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|dataOut~5_combout\ = ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\ & ( \io2|dataOut~4_combout\ & ( ((!\cpu1|u0|A\(0)) # (\io2|kbBuffer~20_q\)) # (\io2|kbBuffer~12_q\) ) ) ) # ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\ & ( 
-- \io2|dataOut~4_combout\ & ( (!\cpu1|u0|A\(0)) # ((!\io2|kbBuffer~12_q\ & \io2|kbBuffer~20_q\)) ) ) ) # ( \io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\ & ( !\io2|dataOut~4_combout\ & ( (!\cpu1|u0|A\(0) & (((\io2|dataOut~3_combout\)))) # (\cpu1|u0|A\(0) 
-- & (((\io2|kbBuffer~20_q\)) # (\io2|kbBuffer~12_q\))) ) ) ) # ( !\io2|kbBuffer_rtl_0|auto_generated|ram_block1a7\ & ( !\io2|dataOut~4_combout\ & ( (!\cpu1|u0|A\(0) & (((\io2|dataOut~3_combout\)))) # (\cpu1|u0|A\(0) & (!\io2|kbBuffer~12_q\ & 
-- ((\io2|kbBuffer~20_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000111010011111111001100111011101101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbBuffer~12_q\,
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io2|ALT_INV_dataOut~3_combout\,
	datad => \io2|ALT_INV_kbBuffer~20_q\,
	datae => \io2|kbBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \io2|ALT_INV_dataOut~4_combout\,
	combout => \io2|dataOut~5_combout\);

-- Location: FF_X23_Y33_N56
\io2|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~4_combout\,
	d => \io2|dataOut~5_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(7));

-- Location: FF_X16_Y33_N55
\cpu1|u0|DO[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~20_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO[7]~DUPLICATE_q\);

-- Location: FF_X21_Y36_N35
\io4|controlReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO[7]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|controlReg\(7));

-- Location: FF_X23_Y35_N35
\io4|controlReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|controlReg\(5));

-- Location: FF_X23_Y35_N38
\io4|controlReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \cpu1|u0|ALT_INV_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|controlReg\(6));

-- Location: MLABCELL_X23_Y37_N45
\io4|n_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_int~0_combout\ = ( \io4|txByteWritten~q\ & ( (\io4|controlReg\(5) & (\io4|txByteSent~q\ & !\io4|controlReg\(6))) ) ) # ( !\io4|txByteWritten~q\ & ( (\io4|controlReg\(5) & (!\io4|txByteSent~q\ & !\io4|controlReg\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_controlReg\(5),
	datab => \io4|ALT_INV_txByteSent~q\,
	datad => \io4|ALT_INV_controlReg\(6),
	dataf => \io4|ALT_INV_txByteWritten~q\,
	combout => \io4|n_int~0_combout\);

-- Location: LABCELL_X21_Y36_N48
\io4|n_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_int~1_combout\ = ( \io4|n_int~0_combout\ ) # ( !\io4|n_int~0_combout\ & ( (\io4|controlReg\(7) & ((!\io4|Equal0~1_combout\) # (!\io4|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal0~1_combout\,
	datab => \io4|ALT_INV_Equal0~0_combout\,
	datac => \io4|ALT_INV_controlReg\(7),
	dataf => \io4|ALT_INV_n_int~0_combout\,
	combout => \io4|n_int~1_combout\);

-- Location: FF_X21_Y36_N50
\io4|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~2_combout\,
	d => \io4|n_int~1_combout\,
	asdata => \io4|rxBuffer_rtl_0|auto_generated|ram_block1a7\,
	sload => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|dataOut\(7));

-- Location: LABCELL_X29_Y34_N45
\sd1|Selector137~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector137~0_combout\ = ( \sd1|dout\(7) & ( \sd1|Selector143~0_combout\ ) ) # ( !\sd1|dout\(7) & ( \sd1|Selector143~0_combout\ & ( (\sd1|recv_data\(7) & \sd1|Selector144~0_combout\) ) ) ) # ( \sd1|dout\(7) & ( !\sd1|Selector143~0_combout\ & ( 
-- (\sd1|recv_data\(7) & \sd1|Selector144~0_combout\) ) ) ) # ( !\sd1|dout\(7) & ( !\sd1|Selector143~0_combout\ & ( (\sd1|recv_data\(7) & \sd1|Selector144~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_recv_data\(7),
	datac => \sd1|ALT_INV_Selector144~0_combout\,
	datae => \sd1|ALT_INV_dout\(7),
	dataf => \sd1|ALT_INV_Selector143~0_combout\,
	combout => \sd1|Selector137~0_combout\);

-- Location: FF_X29_Y34_N46
\sd1|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector137~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(7));

-- Location: MLABCELL_X28_Y35_N39
\cpuDataIn[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~12_combout\ = ( \sd1|dout\(7) & ( \rom1|altsyncram_component|auto_generated|q_a\(7) & ( (!\cpuDataIn[7]~10_combout\) # ((!\cpuDataIn[7]~11_combout\ & (!\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) ) ) ) # ( !\sd1|dout\(7) & ( 
-- \rom1|altsyncram_component|auto_generated|q_a\(7) & ( (!\cpuDataIn[7]~11_combout\ & ((!\cpuDataIn[7]~10_combout\) # (!\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) ) ) ) # ( \sd1|dout\(7) & ( !\rom1|altsyncram_component|auto_generated|q_a\(7) & ( 
-- (!\cpuDataIn[7]~11_combout\ & (\cpuDataIn[7]~10_combout\ & (!\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (\cpuDataIn[7]~11_combout\ & (!\cpuDataIn[7]~10_combout\)) ) ) ) # ( !\sd1|dout\(7) & ( !\rom1|altsyncram_component|auto_generated|q_a\(7) 
-- & ( (!\cpuDataIn[7]~11_combout\ & (\cpuDataIn[7]~10_combout\ & (!\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000010011001000100011010101000100010101110110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[7]~11_combout\,
	datab => \ALT_INV_cpuDataIn[7]~10_combout\,
	datac => \sd1|ALT_INV_sd_write_flag~q\,
	datad => \sd1|ALT_INV_host_write_flag~q\,
	datae => \sd1|ALT_INV_dout\(7),
	dataf => \rom1|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \cpuDataIn[7]~12_combout\);

-- Location: MLABCELL_X23_Y35_N30
\cpuDataIn[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~23_combout\ = ( \cpuDataIn[7]~6_combout\ & ( \cpuDataIn[7]~12_combout\ & ( (!\n_interface2CS~0_combout\ & (((!\n_interface4CS~0_combout\) # (\io4|dataOut\(7))))) # (\n_interface2CS~0_combout\ & (\io2|dataOut\(7))) ) ) ) # ( 
-- !\cpuDataIn[7]~6_combout\ & ( \cpuDataIn[7]~12_combout\ ) ) # ( \cpuDataIn[7]~6_combout\ & ( !\cpuDataIn[7]~12_combout\ & ( (!\n_interface2CS~0_combout\ & (((!\n_interface4CS~0_combout\) # (\io4|dataOut\(7))))) # (\n_interface2CS~0_combout\ & 
-- (\io2|dataOut\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101100011011101111111111111111111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface2CS~0_combout\,
	datab => \io2|ALT_INV_dataOut\(7),
	datac => \ALT_INV_n_interface4CS~0_combout\,
	datad => \io4|ALT_INV_dataOut\(7),
	datae => \ALT_INV_cpuDataIn[7]~6_combout\,
	dataf => \ALT_INV_cpuDataIn[7]~12_combout\,
	combout => \cpuDataIn[7]~23_combout\);

-- Location: MLABCELL_X23_Y35_N18
\cpuDataIn[7]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~26_combout\ = ( !\n_interface1CS~2_combout\ & ( (\cpuDataIn[7]~23_combout\ & ((!\cpuDataIn[7]~6_combout\) # (((\n_interface4CS~0_combout\) # (\n_interface2CS~0_combout\)) # (\sramData[7]~input_o\)))) ) ) # ( \n_interface1CS~2_combout\ & ( 
-- (((\io1|dataOut\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111110111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[7]~6_combout\,
	datab => \ALT_INV_sramData[7]~input_o\,
	datac => \io1|ALT_INV_dataOut\(7),
	datad => \ALT_INV_n_interface4CS~0_combout\,
	datae => \ALT_INV_n_interface1CS~2_combout\,
	dataf => \ALT_INV_cpuDataIn[7]~23_combout\,
	datag => \ALT_INV_n_interface2CS~0_combout\,
	combout => \cpuDataIn[7]~26_combout\);

-- Location: FF_X23_Y35_N20
\cpu1|DI_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpuDataIn[7]~26_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal57~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|DI_Reg\(7));

-- Location: LABCELL_X17_Y35_N21
\cpu1|u0|TmpAddr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~10_combout\ = ( \cpu1|u0|Add5~29_sumout\ & ( (\cpu1|u0|Equal57~2_combout\ & ((!\cpu1|u0|mcode|Mux264~1_combout\ & (\cpu1|u0|mcode|Mux57~0_combout\)) # (\cpu1|u0|mcode|Mux264~1_combout\ & ((\cpu1|DI_Reg\(7)))))) ) ) # ( 
-- !\cpu1|u0|Add5~29_sumout\ & ( (\cpu1|u0|mcode|Mux264~1_combout\ & (\cpu1|DI_Reg\(7) & \cpu1|u0|Equal57~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001001110000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux264~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datac => \cpu1|ALT_INV_DI_Reg\(7),
	datad => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	dataf => \cpu1|u0|ALT_INV_Add5~29_sumout\,
	combout => \cpu1|u0|TmpAddr~10_combout\);

-- Location: FF_X17_Y35_N22
\cpu1|u0|TmpAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~10_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(7));

-- Location: LABCELL_X19_Y35_N48
\cpu1|u0|A~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~22_combout\ = ( \cpu1|u0|SP\(7) & ( \cpu1|u0|A[7]~1_combout\ & ( (\cpu1|u0|PC\(7) & !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) ) ) ) # ( !\cpu1|u0|SP\(7) & ( \cpu1|u0|A[7]~1_combout\ & ( (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) # 
-- (\cpu1|u0|PC\(7)) ) ) ) # ( \cpu1|u0|SP\(7) & ( !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|Add1~29_sumout\)) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|DI_Reg\(7)))) ) ) ) # ( !\cpu1|u0|SP\(7) & ( 
-- !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (\cpu1|u0|Add1~29_sumout\)) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|DI_Reg\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101111111110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_PC\(7),
	datab => \cpu1|u0|ALT_INV_Add1~29_sumout\,
	datac => \cpu1|ALT_INV_DI_Reg\(7),
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datae => \cpu1|u0|ALT_INV_SP\(7),
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~22_combout\);

-- Location: MLABCELL_X23_Y35_N24
\cpu1|u0|A~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~23_combout\ = ( \cpu1|u0|A[7]~7_combout\ & ( \cpu1|u0|A~22_combout\ & ( (!\cpu1|u0|A[7]~6_combout\) # (\cpu1|u0|Regs|Mux40~9_combout\) ) ) ) # ( !\cpu1|u0|A[7]~7_combout\ & ( \cpu1|u0|A~22_combout\ & ( (!\cpu1|u0|A[7]~6_combout\ & 
-- ((\cpu1|u0|R\(7)))) # (\cpu1|u0|A[7]~6_combout\ & (\cpu1|u0|TmpAddr\(7))) ) ) ) # ( \cpu1|u0|A[7]~7_combout\ & ( !\cpu1|u0|A~22_combout\ & ( (\cpu1|u0|A[7]~6_combout\ & \cpu1|u0|Regs|Mux40~9_combout\) ) ) ) # ( !\cpu1|u0|A[7]~7_combout\ & ( 
-- !\cpu1|u0|A~22_combout\ & ( (!\cpu1|u0|A[7]~6_combout\ & ((\cpu1|u0|R\(7)))) # (\cpu1|u0|A[7]~6_combout\ & (\cpu1|u0|TmpAddr\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(7),
	datab => \cpu1|u0|ALT_INV_R\(7),
	datac => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~9_combout\,
	datae => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_A~22_combout\,
	combout => \cpu1|u0|A~23_combout\);

-- Location: FF_X23_Y35_N26
\cpu1|u0|A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~23_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(7));

-- Location: MLABCELL_X23_Y35_N54
\n_interface1CS~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_interface1CS~1_combout\ = ( !\cpu1|u0|A\(6) & ( !\cpu1|u0|A\(5) & ( (\cpu1|u0|A\(7) & !\cpu1|u0|A\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(7),
	datac => \cpu1|u0|ALT_INV_A\(4),
	datae => \cpu1|u0|ALT_INV_A\(6),
	dataf => \cpu1|u0|ALT_INV_A\(5),
	combout => \n_interface1CS~1_combout\);

-- Location: MLABCELL_X23_Y33_N12
\n_interface2CS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_interface2CS~0_combout\ = ( \n_ioWR~combout\ & ( \n_ioRD~0_combout\ & ( (\cpu1|u0|A\(1) & (\n_interface1CS~1_combout\ & (!\cpu1|u0|A\(3) & !\cpu1|u0|A\(2)))) ) ) ) # ( !\n_ioWR~combout\ & ( \n_ioRD~0_combout\ & ( (\cpu1|u0|A\(1) & 
-- (\n_interface1CS~1_combout\ & (!\cpu1|u0|A\(3) & !\cpu1|u0|A\(2)))) ) ) ) # ( !\n_ioWR~combout\ & ( !\n_ioRD~0_combout\ & ( (\cpu1|u0|A\(1) & (\n_interface1CS~1_combout\ & (!\cpu1|u0|A\(3) & !\cpu1|u0|A\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(1),
	datab => \ALT_INV_n_interface1CS~1_combout\,
	datac => \cpu1|u0|ALT_INV_A\(3),
	datad => \cpu1|u0|ALT_INV_A\(2),
	datae => \ALT_INV_n_ioWR~combout\,
	dataf => \ALT_INV_n_ioRD~0_combout\,
	combout => \n_interface2CS~0_combout\);

-- Location: LABCELL_X20_Y32_N33
\cpuDataIn[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[3]~2_combout\ = ( !\n_interface2CS~0_combout\ & ( !\n_interface1CS~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_n_interface2CS~0_combout\,
	dataf => \ALT_INV_n_interface1CS~2_combout\,
	combout => \cpuDataIn[3]~2_combout\);

-- Location: LABCELL_X19_Y35_N36
\cpu1|u0|IR~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~12_combout\ = ( \io4|dataOut\(2) & ( \io2|dataOut\(2) ) ) # ( !\io4|dataOut\(2) & ( \io2|dataOut\(2) & ( !\cpuDataIn[3]~2_combout\ ) ) ) # ( \io4|dataOut\(2) & ( !\io2|dataOut\(2) & ( \cpuDataIn[3]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_cpuDataIn[3]~2_combout\,
	datae => \io4|ALT_INV_dataOut\(2),
	dataf => \io2|ALT_INV_dataOut\(2),
	combout => \cpu1|u0|IR~12_combout\);

-- Location: LABCELL_X10_Y34_N18
\cpu1|u0|IR~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~6_combout\ = ( \cpuDataIn[2]~14_combout\ & ( \cpu1|u0|IR~12_combout\ & ( (((\io1|dataOut\(2)) # (\cpuDataIn[3]~1_combout\)) # (\cpu1|u0|IR[7]~0_combout\)) # (\cpuDataIn[3]~2_combout\) ) ) ) # ( !\cpuDataIn[2]~14_combout\ & ( 
-- \cpu1|u0|IR~12_combout\ & ( (((!\cpuDataIn[3]~2_combout\ & \io1|dataOut\(2))) # (\cpuDataIn[3]~1_combout\)) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( \cpuDataIn[2]~14_combout\ & ( !\cpu1|u0|IR~12_combout\ & ( ((!\cpuDataIn[3]~1_combout\ & 
-- ((\io1|dataOut\(2)) # (\cpuDataIn[3]~2_combout\)))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( !\cpuDataIn[2]~14_combout\ & ( !\cpu1|u0|IR~12_combout\ & ( ((!\cpuDataIn[3]~2_combout\ & (!\cpuDataIn[3]~1_combout\ & \io1|dataOut\(2)))) # 
-- (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110110011011100111111001100111111101111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[3]~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datac => \ALT_INV_cpuDataIn[3]~1_combout\,
	datad => \io1|ALT_INV_dataOut\(2),
	datae => \ALT_INV_cpuDataIn[2]~14_combout\,
	dataf => \cpu1|u0|ALT_INV_IR~12_combout\,
	combout => \cpu1|u0|IR~6_combout\);

-- Location: FF_X10_Y34_N20
\cpu1|u0|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(2));

-- Location: LABCELL_X16_Y32_N24
\cpu1|u0|mcode|Mux287~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux287~2_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( !\cpu1|u0|IR\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	combout => \cpu1|u0|mcode|Mux287~2_combout\);

-- Location: LABCELL_X16_Y32_N30
\cpu1|u0|PC[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[8]~0_combout\ = ( !\cpu1|u0|mcode|Mux287~3_combout\ & ( \cpu1|u0|mcode|Mux287~0_combout\ & ( (!\cpu1|u0|mcode|Mux294~0_combout\ & ((!\cpu1|u0|mcode|Mux287~2_combout\) # (!\cpu1|u0|mcode|Mux287~1_combout\))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux287~3_combout\ & ( !\cpu1|u0|mcode|Mux287~0_combout\ & ( (!\cpu1|u0|mcode|Mux294~0_combout\ & ((!\cpu1|u0|mcode|Mux287~2_combout\) # ((!\cpu1|u0|mcode|Mux79~0_combout\ & !\cpu1|u0|mcode|Mux287~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000000000000000000000000011111010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux287~2_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux79~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux287~1_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux294~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux287~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux287~0_combout\,
	combout => \cpu1|u0|PC[8]~0_combout\);

-- Location: LABCELL_X17_Y33_N33
\cpu1|u0|PC[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|PC[2]~1_combout\ = ( \cpu1|u0|A~3_combout\ & ( \cpu1|u0|PC[8]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC[8]~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A~3_combout\,
	combout => \cpu1|u0|PC[2]~1_combout\);

-- Location: LABCELL_X17_Y33_N24
\cpu1|u0|A[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~5_combout\ = ( !\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ ) ) # ( \cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( 
-- (!\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & !\cpu1|u0|mcode|Mux266~0_combout\) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & 
-- ((!\cpu1|u0|NextIs_XY_Fetch~1_combout\) # (\cpu1|u0|RegAddrA~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010101010100000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\,
	datab => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux266~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	combout => \cpu1|u0|A[7]~5_combout\);

-- Location: LABCELL_X17_Y33_N42
\cpu1|u0|A[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A[7]~6_combout\ = ( \cpu1|u0|A[7]~5_combout\ & ( \cpu1|u0|process_0~0_combout\ ) ) # ( !\cpu1|u0|A[7]~5_combout\ & ( (!\cpu1|u0|PC[2]~1_combout\ & \cpu1|u0|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_PC[2]~1_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~5_combout\,
	combout => \cpu1|u0|A[7]~6_combout\);

-- Location: LABCELL_X21_Y33_N30
\cpu1|u0|A~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~2_combout\ = ( \cpu1|u0|Add1~1_sumout\ & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|PC[0]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\cpu1|u0|SP\(0))) ) ) ) # ( 
-- !\cpu1|u0|Add1~1_sumout\ & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|PC[0]~DUPLICATE_q\))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\cpu1|u0|SP\(0))) ) ) ) # ( \cpu1|u0|Add1~1_sumout\ & ( 
-- !\cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) # (\cpu1|DI_Reg\(0)) ) ) ) # ( !\cpu1|u0|Add1~1_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & \cpu1|DI_Reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100111010001110100011101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP\(0),
	datab => \cpu1|u0|ALT_INV_PC[0]~DUPLICATE_q\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(0),
	datae => \cpu1|u0|ALT_INV_Add1~1_sumout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~2_combout\);

-- Location: LABCELL_X24_Y33_N36
\cpu1|u0|A~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~8_combout\ = ( \cpu1|u0|A[7]~7_combout\ & ( \cpu1|u0|A~2_combout\ & ( (!\cpu1|u0|A[7]~6_combout\) # (\cpu1|u0|Regs|Mux40~2_combout\) ) ) ) # ( !\cpu1|u0|A[7]~7_combout\ & ( \cpu1|u0|A~2_combout\ & ( (!\cpu1|u0|A[7]~6_combout\ & 
-- ((\cpu1|u0|R\(0)))) # (\cpu1|u0|A[7]~6_combout\ & (\cpu1|u0|TmpAddr\(0))) ) ) ) # ( \cpu1|u0|A[7]~7_combout\ & ( !\cpu1|u0|A~2_combout\ & ( (\cpu1|u0|A[7]~6_combout\ & \cpu1|u0|Regs|Mux40~2_combout\) ) ) ) # ( !\cpu1|u0|A[7]~7_combout\ & ( 
-- !\cpu1|u0|A~2_combout\ & ( (!\cpu1|u0|A[7]~6_combout\ & ((\cpu1|u0|R\(0)))) # (\cpu1|u0|A[7]~6_combout\ & (\cpu1|u0|TmpAddr\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	datab => \cpu1|u0|ALT_INV_TmpAddr\(0),
	datac => \cpu1|u0|ALT_INV_R\(0),
	datad => \cpu1|u0|Regs|ALT_INV_Mux40~2_combout\,
	datae => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	dataf => \cpu1|u0|ALT_INV_A~2_combout\,
	combout => \cpu1|u0|A~8_combout\);

-- Location: FF_X24_Y33_N38
\cpu1|u0|A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(0));

-- Location: LABCELL_X20_Y34_N54
\io1|rxReadPointer[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[4]~2_combout\ = ( \io1|Equal0~0_combout\ & ( (\io1|rxReadPointer\(4) & ((!\cpu1|u0|A\(0)) # (\io1|Equal0~1_combout\))) ) ) # ( !\io1|Equal0~0_combout\ & ( (\io1|rxReadPointer\(4) & !\cpu1|u0|A\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxReadPointer\(4),
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \io1|ALT_INV_Equal0~1_combout\,
	dataf => \io1|ALT_INV_Equal0~0_combout\,
	combout => \io1|rxReadPointer[4]~2_combout\);

-- Location: FF_X20_Y34_N14
\io1|rxReadPointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxReadPointer[4]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxReadPointer\(4));

-- Location: LABCELL_X19_Y34_N0
\io1|rxReadPointer[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[0]~3_combout\ = ( \io1|Equal0~1_combout\ & ( (!\io1|rxReadPointer\(0) & (!\io1|rxReadPointer\(4) & (!\io1|Equal0~0_combout\ & \cpu1|u0|A\(0)))) # (\io1|rxReadPointer\(0) & (((!\cpu1|u0|A\(0)) # (\io1|Equal0~0_combout\)))) ) ) # ( 
-- !\io1|Equal0~1_combout\ & ( (!\io1|rxReadPointer\(0) & (!\io1|rxReadPointer\(4) & \cpu1|u0|A\(0))) # (\io1|rxReadPointer\(0) & ((!\cpu1|u0|A\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110001000001100111000100000110011100000110011001110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(4),
	datab => \io1|ALT_INV_rxReadPointer\(0),
	datac => \io1|ALT_INV_Equal0~0_combout\,
	datad => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io1|ALT_INV_Equal0~1_combout\,
	combout => \io1|rxReadPointer[0]~3_combout\);

-- Location: FF_X19_Y34_N17
\io1|rxReadPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxReadPointer[0]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxReadPointer\(0));

-- Location: LABCELL_X21_Y34_N51
\io1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal0~0_combout\ = ( \io1|rxInPointer\(0) & ( (\io1|rxReadPointer\(0) & (!\io1|rxReadPointer\(4) & (!\io1|rxReadPointer\(1) $ (\io1|rxInPointer\(1))))) ) ) # ( !\io1|rxInPointer\(0) & ( (!\io1|rxReadPointer\(0) & (!\io1|rxReadPointer\(4) & 
-- (!\io1|rxReadPointer\(1) $ (\io1|rxInPointer\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000100000000000100001000000000001000100000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(0),
	datab => \io1|ALT_INV_rxReadPointer\(4),
	datac => \io1|ALT_INV_rxReadPointer\(1),
	datad => \io1|ALT_INV_rxInPointer\(1),
	dataf => \io1|ALT_INV_rxInPointer\(0),
	combout => \io1|Equal0~0_combout\);

-- Location: LABCELL_X20_Y34_N0
\io1|rxReadPointer[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[2]~7_combout\ = ( \io1|Equal0~1_combout\ & ( (!\io1|Equal0~0_combout\ & ((!\cpu1|u0|A\(0) & (\io1|rxReadPointer\(2))) # (\cpu1|u0|A\(0) & ((\io1|rxReadPointer~6_combout\))))) # (\io1|Equal0~0_combout\ & (((\io1|rxReadPointer\(2))))) ) ) 
-- # ( !\io1|Equal0~1_combout\ & ( (!\cpu1|u0|A\(0) & (\io1|rxReadPointer\(2))) # (\cpu1|u0|A\(0) & ((\io1|rxReadPointer~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001101001011110000110100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Equal0~0_combout\,
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \io1|ALT_INV_rxReadPointer\(2),
	datad => \io1|ALT_INV_rxReadPointer~6_combout\,
	dataf => \io1|ALT_INV_Equal0~1_combout\,
	combout => \io1|rxReadPointer[2]~7_combout\);

-- Location: FF_X20_Y34_N53
\io1|rxReadPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxReadPointer[2]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxReadPointer\(2));

-- Location: LABCELL_X21_Y34_N3
\io1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Equal0~1_combout\ = ( \io1|rxInPointer\(3) & ( (\io1|rxReadPointer\(3) & (!\io1|rxReadPointer\(2) $ (\io1|rxInPointer\(2)))) ) ) # ( !\io1|rxInPointer\(3) & ( (!\io1|rxReadPointer\(3) & (!\io1|rxReadPointer\(2) $ (\io1|rxInPointer\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(2),
	datac => \io1|ALT_INV_rxInPointer\(2),
	datad => \io1|ALT_INV_rxReadPointer\(3),
	dataf => \io1|ALT_INV_rxInPointer\(3),
	combout => \io1|Equal0~1_combout\);

-- Location: LABCELL_X21_Y34_N18
\io1|rxReadPointer[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[0]~8_combout\ = ( \io1|Equal0~0_combout\ & ( (!\cpu1|u0|A\(0)) # (\io1|Equal0~1_combout\) ) ) # ( !\io1|Equal0~0_combout\ & ( !\cpu1|u0|A\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_Equal0~1_combout\,
	datad => \cpu1|u0|ALT_INV_A\(0),
	dataf => \io1|ALT_INV_Equal0~0_combout\,
	combout => \io1|rxReadPointer[0]~8_combout\);

-- Location: LABCELL_X21_Y34_N15
\io1|rxReadPointer[0]~8_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxReadPointer[0]~8_wirecell_combout\ = ( !\io1|rxReadPointer[0]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \io1|ALT_INV_rxReadPointer[0]~8_combout\,
	combout => \io1|rxReadPointer[0]~8_wirecell_combout\);

-- Location: FF_X21_Y33_N14
\io1|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a4\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(4));

-- Location: LABCELL_X20_Y35_N45
\cpuDataIn[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~8_combout\ = ( \cpu1|u0|A\(3) & ( !\n_monRomCS~0_combout\ & ( (!\n_interface1CS~1_combout\) # ((\n_ioWR~combout\ & !\n_ioRD~0_combout\)) ) ) ) # ( !\cpu1|u0|A\(3) & ( !\n_monRomCS~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111101001111010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_ioWR~combout\,
	datab => \ALT_INV_n_ioRD~0_combout\,
	datac => \ALT_INV_n_interface1CS~1_combout\,
	datae => \cpu1|u0|ALT_INV_A\(3),
	dataf => \ALT_INV_n_monRomCS~0_combout\,
	combout => \cpuDataIn[7]~8_combout\);

-- Location: LABCELL_X20_Y35_N30
\cpuDataIn[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~19_combout\ = ( \cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(4) & ( ((!\n_interface4CS~0_combout\ & ((\sramData[4]~input_o\))) # (\n_interface4CS~0_combout\ & (\io4|dataOut\(4)))) # (\n_interface2CS~0_combout\) ) ) ) # ( 
-- !\cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(4) & ( ((\io4|dataOut\(4) & \n_interface4CS~0_combout\)) # (\n_interface2CS~0_combout\) ) ) ) # ( \cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(4) & ( (!\n_interface2CS~0_combout\ & ((!\n_interface4CS~0_combout\ & 
-- ((\sramData[4]~input_o\))) # (\n_interface4CS~0_combout\ & (\io4|dataOut\(4))))) ) ) ) # ( !\cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(4) & ( (\io4|dataOut\(4) & (\n_interface4CS~0_combout\ & !\n_interface2CS~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001101010000000000000101111111110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_dataOut\(4),
	datab => \ALT_INV_sramData[4]~input_o\,
	datac => \ALT_INV_n_interface4CS~0_combout\,
	datad => \ALT_INV_n_interface2CS~0_combout\,
	datae => \ALT_INV_cpuDataIn[7]~8_combout\,
	dataf => \io2|ALT_INV_dataOut\(4),
	combout => \cpuDataIn[4]~19_combout\);

-- Location: LABCELL_X10_Y34_N27
\cpu1|u0|IR~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~9_combout\ = ( \cpuDataIn[7]~6_combout\ & ( \cpuDataIn[4]~19_combout\ & ( ((!\n_interface1CS~2_combout\) # (\cpu1|u0|IR[7]~0_combout\)) # (\io1|dataOut\(4)) ) ) ) # ( !\cpuDataIn[7]~6_combout\ & ( \cpuDataIn[4]~19_combout\ & ( 
-- ((!\n_interface1CS~2_combout\) # (\cpu1|u0|IR[7]~0_combout\)) # (\io1|dataOut\(4)) ) ) ) # ( \cpuDataIn[7]~6_combout\ & ( !\cpuDataIn[4]~19_combout\ & ( ((\io1|dataOut\(4) & \n_interface1CS~2_combout\)) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( 
-- !\cpuDataIn[7]~6_combout\ & ( !\cpuDataIn[4]~19_combout\ & ( ((!\n_interface1CS~2_combout\ & ((\cpuDataIn[4]~18_combout\))) # (\n_interface1CS~2_combout\ & (\io1|dataOut\(4)))) # (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111110111001101110011011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_dataOut\(4),
	datab => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datac => \ALT_INV_n_interface1CS~2_combout\,
	datad => \ALT_INV_cpuDataIn[4]~18_combout\,
	datae => \ALT_INV_cpuDataIn[7]~6_combout\,
	dataf => \ALT_INV_cpuDataIn[4]~19_combout\,
	combout => \cpu1|u0|IR~9_combout\);

-- Location: FF_X10_Y34_N29
\cpu1|u0|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~9_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(4));

-- Location: MLABCELL_X9_Y32_N24
\cpu1|u0|mcode|Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux92~0_combout\ = ( !\cpu1|u0|IR\(5) & ( !\cpu1|u0|IR\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|ALT_INV_IR\(5),
	combout => \cpu1|u0|mcode|Mux92~0_combout\);

-- Location: LABCELL_X10_Y32_N54
\cpu1|u0|mcode|Set_Addr_To~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Set_Addr_To~2_combout\ = ( \cpu1|u0|mcode|Mux206~0_combout\ & ( \cpu1|u0|Equal4~1_combout\ ) ) # ( !\cpu1|u0|mcode|Mux206~0_combout\ & ( \cpu1|u0|Equal4~1_combout\ ) ) # ( \cpu1|u0|mcode|Mux206~0_combout\ & ( !\cpu1|u0|Equal4~1_combout\ & ( 
-- (\cpu1|u0|mcode|Mux92~0_combout\ & \cpu1|u0|Equal3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	datad => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux206~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal4~1_combout\,
	combout => \cpu1|u0|mcode|Set_Addr_To~2_combout\);

-- Location: LABCELL_X10_Y33_N51
\cpu1|u0|NextIs_XY_Fetch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|NextIs_XY_Fetch~0_combout\ = ( \cpu1|u0|mcode|Set_Addr_To~2_combout\ & ( \cpu1|u0|mcode|Mux57~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To~2_combout\,
	combout => \cpu1|u0|NextIs_XY_Fetch~0_combout\);

-- Location: LABCELL_X17_Y33_N30
\cpu1|u0|NextIs_XY_Fetch~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|NextIs_XY_Fetch~1_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|process_1~0_combout\ & \cpu1|u0|NextIs_XY_Fetch~0_combout\) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|process_1~0_combout\ & 
-- (((!\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\ & !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\)) # (\cpu1|u0|NextIs_XY_Fetch~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100010001010100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_1~0_combout\,
	datab => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\,
	combout => \cpu1|u0|NextIs_XY_Fetch~1_combout\);

-- Location: LABCELL_X16_Y34_N51
\cpu1|u0|MCycle[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|MCycle[2]~0_combout\ = ( !\cpu1|u0|process_7~0_combout\ & ( \cpu1|u0|process_7~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_process_7~0_combout\,
	dataf => \cpu1|u0|ALT_INV_process_7~1_combout\,
	combout => \cpu1|u0|MCycle[2]~0_combout\);

-- Location: LABCELL_X16_Y34_N33
\cpu1|u0|M1_n~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|M1_n~0_combout\ = ( !\cpu1|u0|NextIs_XY_Fetch~1_combout\ & ( \cpu1|u0|MCycle[2]~0_combout\ & ( !\cpu1|u0|Equal0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datae => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\,
	dataf => \cpu1|u0|ALT_INV_MCycle[2]~0_combout\,
	combout => \cpu1|u0|M1_n~0_combout\);

-- Location: LABCELL_X10_Y36_N3
\cpu1|u0|IntCycle~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IntCycle~0_combout\ = ( \cpu1|u0|IntE_FF1~1_combout\ ) # ( !\cpu1|u0|IntE_FF1~1_combout\ & ( (!\cpu1|u0|M1_n~0_combout\ & \cpu1|u0|IntCycle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_M1_n~0_combout\,
	datad => \cpu1|u0|ALT_INV_IntCycle~q\,
	dataf => \cpu1|u0|ALT_INV_IntE_FF1~1_combout\,
	combout => \cpu1|u0|IntCycle~0_combout\);

-- Location: FF_X10_Y36_N4
\cpu1|u0|IntCycle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IntCycle~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IntCycle~q\);

-- Location: MLABCELL_X9_Y30_N6
\cpu1|u0|mcode|Mux298~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux298~1_combout\ = ( \cpu1|u0|IR\(4) & ( (\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux86~1_combout\ & !\cpu1|u0|ISet\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux86~1_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(4),
	combout => \cpu1|u0|mcode|Mux298~1_combout\);

-- Location: MLABCELL_X9_Y30_N36
\cpu1|u0|mcode|Mux298~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux298~2_combout\ = ( \cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux298~1_combout\ & ( !\cpu1|u0|IR\(2) ) ) ) # ( !\cpu1|u0|IR\(5) & ( \cpu1|u0|mcode|Mux298~1_combout\ & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|ISet[1]~DUPLICATE_q\) # (!\cpu1|u0|IR\(1)))) 
-- ) ) ) # ( \cpu1|u0|IR\(5) & ( !\cpu1|u0|mcode|Mux298~1_combout\ & ( (!\cpu1|u0|IR\(2) & \cpu1|u0|ISet[1]~DUPLICATE_q\) ) ) ) # ( !\cpu1|u0|IR\(5) & ( !\cpu1|u0|mcode|Mux298~1_combout\ & ( (!\cpu1|u0|IR\(2) & (\cpu1|u0|ISet[1]~DUPLICATE_q\ & 
-- !\cpu1|u0|IR\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000100010001010101000101010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(1),
	datae => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux298~1_combout\,
	combout => \cpu1|u0|mcode|Mux298~2_combout\);

-- Location: LABCELL_X14_Y30_N21
\cpu1|u0|mcode|Mux298~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux298~0_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(0) $ ((!\cpu1|u0|MCycle[0]~DUPLICATE_q\)))) # (\cpu1|u0|IR\(5) & (!\cpu1|u0|IR\(6) & (!\cpu1|u0|IR\(0) $ 
-- (!\cpu1|u0|MCycle[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datab => \cpu1|u0|ALT_INV_IR\(5),
	datac => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|mcode|Mux298~0_combout\);

-- Location: LABCELL_X14_Y30_N27
\cpu1|u0|mcode|Mux298~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux298~3_combout\ = ( \cpu1|u0|mcode|Mux88~0_combout\ & ( (\cpu1|u0|mcode|Mux298~2_combout\ & ((!\cpu1|u0|IR\(7) & (!\cpu1|u0|IR\(1))) # (\cpu1|u0|IR\(7) & ((\cpu1|u0|mcode|Mux298~0_combout\))))) ) ) # ( !\cpu1|u0|mcode|Mux88~0_combout\ & ( 
-- (\cpu1|u0|IR\(7) & (\cpu1|u0|mcode|Mux298~2_combout\ & \cpu1|u0|mcode|Mux298~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001000000010110000100000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|mcode|ALT_INV_Mux298~2_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux298~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	combout => \cpu1|u0|mcode|Mux298~3_combout\);

-- Location: LABCELL_X14_Y35_N48
\cpu1|u0|Auto_Wait_t1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Auto_Wait_t1~0_combout\ = ( \cpu1|u0|Equal0~3_combout\ & ( ((\cpu1|u0|IntCycle~q\ & \cpu1|u0|mcode|Mux57~4_combout\)) # (\cpu1|u0|mcode|Mux298~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IntCycle~q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux298~3_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|Auto_Wait_t1~0_combout\);

-- Location: FF_X14_Y35_N50
\cpu1|u0|Auto_Wait_t1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Auto_Wait_t1~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Auto_Wait_t1~DUPLICATE_q\);

-- Location: LABCELL_X14_Y35_N39
\cpu1|u0|DO[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO[4]~1_combout\ = ( \cpu1|u0|mcode|Special_LD[2]~0_combout\ & ( (\cpu1|u0|mcode|Mux46~0_combout\ & \cpu1|u0|mcode|Mux100~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Special_LD[2]~0_combout\,
	combout => \cpu1|u0|DO[4]~1_combout\);

-- Location: LABCELL_X14_Y35_N12
\cpu1|u0|DO[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO[4]~3_combout\ = ( \cpu1|u0|DO[4]~1_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & (!\cpu1|u0|Auto_Wait_t1~DUPLICATE_q\ & \cpu1|u0|IR\(3))) ) ) # ( !\cpu1|u0|DO[4]~1_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & !\cpu1|u0|Auto_Wait_t1~DUPLICATE_q\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datac => \cpu1|u0|ALT_INV_Auto_Wait_t1~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_DO[4]~1_combout\,
	combout => \cpu1|u0|DO[4]~3_combout\);

-- Location: LABCELL_X16_Y33_N27
\cpu1|u0|DO[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO[4]~4_combout\ = ( \cpu1|u0|DO[4]~3_combout\ & ( !\cpu1|u0|DO[4]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	dataf => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	combout => \cpu1|u0|DO[4]~4_combout\);

-- Location: FF_X20_Y33_N26
\cpu1|u0|BusB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Mux85~2_combout\,
	sclr => \cpu1|u0|BusB[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|BusB\(6));

-- Location: LABCELL_X20_Y33_N42
\cpu1|u0|DO~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~9_combout\ = ( \cpu1|u0|BusB\(6) & ( (!\cpu1|u0|DO[4]~3_combout\ & (((\cpu1|u0|DO\(2)) # (\cpu1|u0|DO[4]~2_combout\)))) # (\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA[2]~DUPLICATE_q\ & (\cpu1|u0|DO[4]~2_combout\))) ) ) # ( !\cpu1|u0|BusB\(6) & 
-- ( (!\cpu1|u0|DO[4]~3_combout\ & (((!\cpu1|u0|DO[4]~2_combout\ & \cpu1|u0|DO\(2))))) # (\cpu1|u0|DO[4]~3_combout\ & (\cpu1|u0|BusA[2]~DUPLICATE_q\ & (\cpu1|u0|DO[4]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000000011010000100001011101010110000101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	datab => \cpu1|u0|ALT_INV_BusA[2]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	datad => \cpu1|u0|ALT_INV_DO\(2),
	dataf => \cpu1|u0|ALT_INV_BusB\(6),
	combout => \cpu1|u0|DO~9_combout\);

-- Location: LABCELL_X20_Y33_N54
\cpu1|u0|DO~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~10_combout\ = ( \cpu1|u0|DO~9_combout\ & ( (!\cpu1|u0|DO~0_combout\) # (\cpu1|u0|Save_Mux[2]~10_combout\) ) ) # ( !\cpu1|u0|DO~9_combout\ & ( (!\cpu1|u0|DO~0_combout\ & (\cpu1|u0|DO[4]~4_combout\ & ((\cpu1|u0|BusB\(2))))) # 
-- (\cpu1|u0|DO~0_combout\ & (((\cpu1|u0|Save_Mux[2]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	datab => \cpu1|u0|ALT_INV_DO~0_combout\,
	datac => \cpu1|u0|ALT_INV_Save_Mux[2]~10_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(2),
	dataf => \cpu1|u0|ALT_INV_DO~9_combout\,
	combout => \cpu1|u0|DO~10_combout\);

-- Location: FF_X20_Y33_N55
\cpu1|u0|DO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~10_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(2));

-- Location: LABCELL_X25_Y32_N57
\brg4|BaudReg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg4|BaudReg~1_combout\ = ( \n_reset~input_o\ & ( !\cpu1|u0|DO\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_n_reset~input_o\,
	dataf => \cpu1|u0|ALT_INV_DO\(2),
	combout => \brg4|BaudReg~1_combout\);

-- Location: LABCELL_X24_Y35_N0
\brg1|process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|process_1~1_combout\ = ( \cpu1|u0|A\(0) & ( (!\cpu1|u0|A\(2) & \cpu1|u0|A\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(2),
	datac => \cpu1|u0|ALT_INV_A\(1),
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \brg1|process_1~1_combout\);

-- Location: LABCELL_X25_Y32_N12
\brg1|reload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~1_combout\ = ( \n_ioWR~combout\ & ( \brg1|process_1~0_combout\ & ( !\n_reset~input_o\ ) ) ) # ( !\n_ioWR~combout\ & ( \brg1|process_1~0_combout\ & ( (!\n_reset~input_o\) # ((\cpu1|u0|A\(6) & \brg1|process_1~1_combout\)) ) ) ) # ( 
-- \n_ioWR~combout\ & ( !\brg1|process_1~0_combout\ & ( !\n_reset~input_o\ ) ) ) # ( !\n_ioWR~combout\ & ( !\brg1|process_1~0_combout\ & ( !\n_reset~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datac => \cpu1|u0|ALT_INV_A\(6),
	datad => \brg1|ALT_INV_process_1~1_combout\,
	datae => \ALT_INV_n_ioWR~combout\,
	dataf => \brg1|ALT_INV_process_1~0_combout\,
	combout => \brg1|reload~1_combout\);

-- Location: FF_X25_Y32_N17
\brg1|BaudReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \brg4|BaudReg~1_combout\,
	sload => VCC,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|BaudReg\(2));

-- Location: FF_X25_Y32_N56
\brg1|BaudReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \brg4|BaudReg~0_combout\,
	sload => VCC,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|BaudReg\(0));

-- Location: FF_X25_Y32_N14
\brg1|BaudReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \brg4|BaudReg~2_combout\,
	sload => VCC,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|BaudReg\(1));

-- Location: LABCELL_X25_Y32_N51
\brg1|reload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~0_combout\ = ( \brg1|BaudReg\(1) & ( (\n_reset~input_o\ & ((!\brg1|BaudReg\(2)) # (!\brg1|BaudReg\(0)))) ) ) # ( !\brg1|BaudReg\(1) & ( (\n_reset~input_o\ & (!\brg1|BaudReg\(2) $ (!\brg1|BaudReg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_BaudReg\(2),
	datab => \brg1|ALT_INV_BaudReg\(0),
	datac => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~0_combout\);

-- Location: FF_X25_Y32_N52
\brg1|reload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~0_combout\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(0));

-- Location: LABCELL_X25_Y30_N54
\brg1|reload[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload[0]~_wirecell_combout\ = ( !\brg1|reload\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \brg1|ALT_INV_reload\(0),
	combout => \brg1|reload[0]~_wirecell_combout\);

-- Location: LABCELL_X26_Y30_N6
\brg1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~1_sumout\ = SUM(( \brg1|counter\(2) ) + ( VCC ) + ( \brg1|Add0~10\ ))
-- \brg1|Add0~2\ = CARRY(( \brg1|counter\(2) ) + ( VCC ) + ( \brg1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg1|ALT_INV_counter\(2),
	cin => \brg1|Add0~10\,
	sumout => \brg1|Add0~1_sumout\,
	cout => \brg1|Add0~2\);

-- Location: LABCELL_X26_Y30_N9
\brg1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~45_sumout\ = SUM(( \brg1|counter\(3) ) + ( VCC ) + ( \brg1|Add0~2\ ))
-- \brg1|Add0~46\ = CARRY(( \brg1|counter\(3) ) + ( VCC ) + ( \brg1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_counter\(3),
	cin => \brg1|Add0~2\,
	sumout => \brg1|Add0~45_sumout\,
	cout => \brg1|Add0~46\);

-- Location: LABCELL_X25_Y32_N3
\brg1|reload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~7_combout\ = ( \brg1|BaudReg\(1) & ( (\brg1|BaudReg\(0) & \n_reset~input_o\) ) ) # ( !\brg1|BaudReg\(1) & ( (\brg1|BaudReg\(2) & \n_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_BaudReg\(2),
	datab => \brg1|ALT_INV_BaudReg\(0),
	datac => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~7_combout\);

-- Location: FF_X25_Y32_N5
\brg1|reload[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~7_combout\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(3));

-- Location: LABCELL_X25_Y32_N21
\brg1|reload[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload[3]~_wirecell_combout\ = ( !\brg1|reload\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \brg1|ALT_INV_reload\(3),
	combout => \brg1|reload[3]~_wirecell_combout\);

-- Location: FF_X26_Y30_N11
\brg1|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~45_sumout\,
	asdata => \brg1|reload[3]~_wirecell_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(3));

-- Location: LABCELL_X26_Y30_N12
\brg1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~49_sumout\ = SUM(( \brg1|counter\(4) ) + ( VCC ) + ( \brg1|Add0~46\ ))
-- \brg1|Add0~50\ = CARRY(( \brg1|counter\(4) ) + ( VCC ) + ( \brg1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg1|ALT_INV_counter\(4),
	cin => \brg1|Add0~46\,
	sumout => \brg1|Add0~49_sumout\,
	cout => \brg1|Add0~50\);

-- Location: LABCELL_X25_Y32_N30
\brg1|reload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~8_combout\ = ( \brg1|BaudReg\(1) & ( \brg1|BaudReg\(0) ) ) # ( !\brg1|BaudReg\(1) & ( (!\brg1|BaudReg\(2) & \brg1|BaudReg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_BaudReg\(2),
	datac => \brg1|ALT_INV_BaudReg\(0),
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~8_combout\);

-- Location: FF_X25_Y32_N31
\brg1|reload[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~8_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(4));

-- Location: FF_X26_Y30_N14
\brg1|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~49_sumout\,
	asdata => \brg1|reload\(4),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(4));

-- Location: LABCELL_X26_Y30_N15
\brg1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~53_sumout\ = SUM(( \brg1|counter\(5) ) + ( VCC ) + ( \brg1|Add0~50\ ))
-- \brg1|Add0~54\ = CARRY(( \brg1|counter\(5) ) + ( VCC ) + ( \brg1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_counter\(5),
	cin => \brg1|Add0~50\,
	sumout => \brg1|Add0~53_sumout\,
	cout => \brg1|Add0~54\);

-- Location: LABCELL_X25_Y32_N33
\brg1|reload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~9_combout\ = ( \brg1|BaudReg\(1) & ( (!\brg1|BaudReg\(0) & !\brg1|BaudReg\(2)) ) ) # ( !\brg1|BaudReg\(1) & ( (!\brg1|BaudReg\(0) & \brg1|BaudReg\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg1|ALT_INV_BaudReg\(0),
	datac => \brg1|ALT_INV_BaudReg\(2),
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~9_combout\);

-- Location: FF_X25_Y32_N34
\brg1|reload[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~9_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(5));

-- Location: FF_X26_Y30_N17
\brg1|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~53_sumout\,
	asdata => \brg1|reload\(5),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(5));

-- Location: LABCELL_X26_Y30_N18
\brg1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~21_sumout\ = SUM(( \brg1|counter\(6) ) + ( VCC ) + ( \brg1|Add0~54\ ))
-- \brg1|Add0~22\ = CARRY(( \brg1|counter\(6) ) + ( VCC ) + ( \brg1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_counter\(6),
	cin => \brg1|Add0~54\,
	sumout => \brg1|Add0~21_sumout\,
	cout => \brg1|Add0~22\);

-- Location: LABCELL_X25_Y32_N27
\brg1|reload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~6_combout\ = ( \brg1|BaudReg\(1) & ( (\brg1|BaudReg\(0) & !\brg1|BaudReg\(2)) ) ) # ( !\brg1|BaudReg\(1) & ( (\brg1|BaudReg\(0) & \brg1|BaudReg\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg1|ALT_INV_BaudReg\(0),
	datac => \brg1|ALT_INV_BaudReg\(2),
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~6_combout\);

-- Location: FF_X25_Y32_N28
\brg1|reload[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~6_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(6));

-- Location: FF_X26_Y30_N20
\brg1|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~21_sumout\,
	asdata => \brg1|reload\(6),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(6));

-- Location: LABCELL_X26_Y30_N21
\brg1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~17_sumout\ = SUM(( \brg1|counter\(7) ) + ( VCC ) + ( \brg1|Add0~22\ ))
-- \brg1|Add0~18\ = CARRY(( \brg1|counter\(7) ) + ( VCC ) + ( \brg1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg1|ALT_INV_counter\(7),
	cin => \brg1|Add0~22\,
	sumout => \brg1|Add0~17_sumout\,
	cout => \brg1|Add0~18\);

-- Location: LABCELL_X26_Y32_N36
\brg1|reload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~5_combout\ = ( \brg1|BaudReg\(2) & ( !\brg1|BaudReg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \brg1|ALT_INV_BaudReg\(2),
	dataf => \brg1|ALT_INV_BaudReg\(0),
	combout => \brg1|reload~5_combout\);

-- Location: FF_X26_Y32_N37
\brg1|reload[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~5_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(7));

-- Location: FF_X26_Y30_N23
\brg1|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~17_sumout\,
	asdata => \brg1|reload\(7),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(7));

-- Location: LABCELL_X26_Y30_N24
\brg1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~5_sumout\ = SUM(( \brg1|counter\(8) ) + ( VCC ) + ( \brg1|Add0~18\ ))
-- \brg1|Add0~6\ = CARRY(( \brg1|counter\(8) ) + ( VCC ) + ( \brg1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_counter\(8),
	cin => \brg1|Add0~18\,
	sumout => \brg1|Add0~5_sumout\,
	cout => \brg1|Add0~6\);

-- Location: LABCELL_X25_Y32_N6
\brg1|reload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~2_combout\ = ( \brg1|BaudReg\(2) & ( \brg1|BaudReg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_BaudReg\(0),
	dataf => \brg1|ALT_INV_BaudReg\(2),
	combout => \brg1|reload~2_combout\);

-- Location: FF_X25_Y32_N7
\brg1|reload[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~2_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(8));

-- Location: FF_X26_Y30_N26
\brg1|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~5_sumout\,
	asdata => \brg1|reload\(8),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(8));

-- Location: LABCELL_X26_Y30_N27
\brg1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~13_sumout\ = SUM(( \brg1|counter\(9) ) + ( VCC ) + ( \brg1|Add0~6\ ))
-- \brg1|Add0~14\ = CARRY(( \brg1|counter\(9) ) + ( VCC ) + ( \brg1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg1|ALT_INV_counter\(9),
	cin => \brg1|Add0~6\,
	sumout => \brg1|Add0~13_sumout\,
	cout => \brg1|Add0~14\);

-- Location: LABCELL_X25_Y32_N0
\brg1|reload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~4_combout\ = ( \brg1|BaudReg\(1) & ( (\brg1|BaudReg\(2) & (!\brg1|BaudReg\(0) & \n_reset~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_BaudReg\(2),
	datab => \brg1|ALT_INV_BaudReg\(0),
	datad => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~4_combout\);

-- Location: FF_X25_Y32_N1
\brg1|reload[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~4_combout\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(9));

-- Location: FF_X26_Y30_N29
\brg1|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~13_sumout\,
	asdata => \brg1|reload\(9),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(9));

-- Location: LABCELL_X26_Y30_N30
\brg1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~57_sumout\ = SUM(( \brg1|counter\(10) ) + ( VCC ) + ( \brg1|Add0~14\ ))
-- \brg1|Add0~58\ = CARRY(( \brg1|counter\(10) ) + ( VCC ) + ( \brg1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg1|ALT_INV_counter\(10),
	cin => \brg1|Add0~14\,
	sumout => \brg1|Add0~57_sumout\,
	cout => \brg1|Add0~58\);

-- Location: LABCELL_X25_Y32_N24
\brg1|reload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~10_combout\ = ( \brg1|BaudReg\(1) & ( (\brg1|BaudReg\(2) & (\brg1|BaudReg\(0) & \n_reset~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_BaudReg\(2),
	datab => \brg1|ALT_INV_BaudReg\(0),
	datad => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~10_combout\);

-- Location: FF_X25_Y32_N25
\brg1|reload[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~10_combout\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(10));

-- Location: FF_X26_Y30_N32
\brg1|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~57_sumout\,
	asdata => \brg1|reload\(10),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(10));

-- Location: LABCELL_X26_Y30_N33
\brg1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~25_sumout\ = SUM(( \brg1|counter\(11) ) + ( VCC ) + ( \brg1|Add0~58\ ))
-- \brg1|Add0~26\ = CARRY(( \brg1|counter\(11) ) + ( VCC ) + ( \brg1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_counter\(11),
	cin => \brg1|Add0~58\,
	sumout => \brg1|Add0~25_sumout\,
	cout => \brg1|Add0~26\);

-- Location: LABCELL_X25_Y30_N6
\brg1|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|counter~0_combout\ = ( \brg1|Add0~25_sumout\ & ( (\n_reset~input_o\ & !\brg1|Equal0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datac => \brg1|ALT_INV_Equal0~3_combout\,
	dataf => \brg1|ALT_INV_Add0~25_sumout\,
	combout => \brg1|counter~0_combout\);

-- Location: FF_X25_Y30_N8
\brg1|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(11));

-- Location: LABCELL_X26_Y30_N36
\brg1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~29_sumout\ = SUM(( \brg1|counter\(12) ) + ( VCC ) + ( \brg1|Add0~26\ ))
-- \brg1|Add0~30\ = CARRY(( \brg1|counter\(12) ) + ( VCC ) + ( \brg1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_counter\(12),
	cin => \brg1|Add0~26\,
	sumout => \brg1|Add0~29_sumout\,
	cout => \brg1|Add0~30\);

-- Location: LABCELL_X26_Y30_N48
\brg1|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|counter~1_combout\ = ( \brg1|Add0~29_sumout\ & ( (!\brg1|Equal0~3_combout\ & \n_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \brg1|ALT_INV_Equal0~3_combout\,
	datad => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_Add0~29_sumout\,
	combout => \brg1|counter~1_combout\);

-- Location: FF_X26_Y30_N50
\brg1|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(12));

-- Location: LABCELL_X26_Y30_N39
\brg1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~33_sumout\ = SUM(( \brg1|counter\(13) ) + ( VCC ) + ( \brg1|Add0~30\ ))
-- \brg1|Add0~34\ = CARRY(( \brg1|counter\(13) ) + ( VCC ) + ( \brg1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg1|ALT_INV_counter\(13),
	cin => \brg1|Add0~30\,
	sumout => \brg1|Add0~33_sumout\,
	cout => \brg1|Add0~34\);

-- Location: LABCELL_X25_Y30_N12
\brg1|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|counter~2_combout\ = ( \brg1|Add0~33_sumout\ & ( (\n_reset~input_o\ & !\brg1|Equal0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datac => \brg1|ALT_INV_Equal0~3_combout\,
	dataf => \brg1|ALT_INV_Add0~33_sumout\,
	combout => \brg1|counter~2_combout\);

-- Location: FF_X25_Y30_N14
\brg1|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(13));

-- Location: LABCELL_X26_Y30_N42
\brg1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~37_sumout\ = SUM(( \brg1|counter\(14) ) + ( VCC ) + ( \brg1|Add0~34\ ))
-- \brg1|Add0~38\ = CARRY(( \brg1|counter\(14) ) + ( VCC ) + ( \brg1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg1|ALT_INV_counter\(14),
	cin => \brg1|Add0~34\,
	sumout => \brg1|Add0~37_sumout\,
	cout => \brg1|Add0~38\);

-- Location: LABCELL_X25_Y30_N45
\brg1|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|counter~3_combout\ = ( \brg1|Add0~37_sumout\ & ( (!\brg1|Equal0~3_combout\ & \n_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_Equal0~3_combout\,
	datac => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_Add0~37_sumout\,
	combout => \brg1|counter~3_combout\);

-- Location: FF_X25_Y30_N47
\brg1|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(14));

-- Location: LABCELL_X26_Y30_N45
\brg1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~41_sumout\ = SUM(( \brg1|counter\(15) ) + ( VCC ) + ( \brg1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_counter\(15),
	cin => \brg1|Add0~38\,
	sumout => \brg1|Add0~41_sumout\);

-- Location: LABCELL_X25_Y30_N51
\brg1|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|counter~4_combout\ = ( \brg1|Add0~41_sumout\ & ( (!\brg1|Equal0~3_combout\ & \n_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_Equal0~3_combout\,
	datac => \ALT_INV_n_reset~input_o\,
	dataf => \brg1|ALT_INV_Add0~41_sumout\,
	combout => \brg1|counter~4_combout\);

-- Location: FF_X25_Y30_N53
\brg1|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(15));

-- Location: LABCELL_X25_Y30_N33
\brg1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Equal0~1_combout\ = ( !\brg1|counter\(12) & ( !\brg1|counter\(13) & ( (!\brg1|counter\(15) & (!\brg1|counter\(11) & !\brg1|counter\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_counter\(15),
	datab => \brg1|ALT_INV_counter\(11),
	datac => \brg1|ALT_INV_counter\(14),
	datae => \brg1|ALT_INV_counter\(12),
	dataf => \brg1|ALT_INV_counter\(13),
	combout => \brg1|Equal0~1_combout\);

-- Location: LABCELL_X26_Y30_N54
\brg1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Equal0~2_combout\ = ( !\brg1|counter\(10) & ( !\brg1|counter\(4) & ( (!\brg1|counter\(5) & (!\brg1|counter\(0) & !\brg1|counter\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \brg1|ALT_INV_counter\(5),
	datac => \brg1|ALT_INV_counter\(0),
	datad => \brg1|ALT_INV_counter\(3),
	datae => \brg1|ALT_INV_counter\(10),
	dataf => \brg1|ALT_INV_counter\(4),
	combout => \brg1|Equal0~2_combout\);

-- Location: LABCELL_X25_Y30_N24
\brg1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Equal0~0_combout\ = ( !\brg1|counter\(1) & ( !\brg1|counter\(6) & ( (!\brg1|counter\(7) & !\brg1|counter\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_counter\(7),
	datac => \brg1|ALT_INV_counter\(9),
	datae => \brg1|ALT_INV_counter\(1),
	dataf => \brg1|ALT_INV_counter\(6),
	combout => \brg1|Equal0~0_combout\);

-- Location: LABCELL_X26_Y30_N51
\brg1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Equal0~3_combout\ = ( \brg1|Equal0~0_combout\ & ( (!\brg1|counter\(8) & (!\brg1|counter\(2) & (\brg1|Equal0~1_combout\ & \brg1|Equal0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_counter\(8),
	datab => \brg1|ALT_INV_counter\(2),
	datac => \brg1|ALT_INV_Equal0~1_combout\,
	datad => \brg1|ALT_INV_Equal0~2_combout\,
	dataf => \brg1|ALT_INV_Equal0~0_combout\,
	combout => \brg1|Equal0~3_combout\);

-- Location: FF_X26_Y30_N2
\brg1|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~61_sumout\,
	asdata => \brg1|reload[0]~_wirecell_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(0));

-- Location: LABCELL_X26_Y30_N3
\brg1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|Add0~9_sumout\ = SUM(( \brg1|counter\(1) ) + ( VCC ) + ( \brg1|Add0~62\ ))
-- \brg1|Add0~10\ = CARRY(( \brg1|counter\(1) ) + ( VCC ) + ( \brg1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \brg1|ALT_INV_counter\(1),
	cin => \brg1|Add0~62\,
	sumout => \brg1|Add0~9_sumout\,
	cout => \brg1|Add0~10\);

-- Location: LABCELL_X25_Y32_N48
\brg1|reload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|reload~3_combout\ = ( \brg1|BaudReg\(1) & ( (\brg1|BaudReg\(2) & !\brg1|BaudReg\(0)) ) ) # ( !\brg1|BaudReg\(1) & ( !\brg1|BaudReg\(2) $ (!\brg1|BaudReg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_BaudReg\(2),
	datab => \brg1|ALT_INV_BaudReg\(0),
	dataf => \brg1|ALT_INV_BaudReg\(1),
	combout => \brg1|reload~3_combout\);

-- Location: FF_X25_Y32_N49
\brg1|reload[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|reload~3_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \brg1|reload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|reload\(1));

-- Location: FF_X26_Y30_N5
\brg1|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~9_sumout\,
	asdata => \brg1|reload\(1),
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(1));

-- Location: FF_X26_Y30_N8
\brg1|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \brg1|Add0~1_sumout\,
	asdata => \brg1|reload[0]~_wirecell_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => \brg1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|counter\(2));

-- Location: LABCELL_X25_Y30_N39
\brg1|baud_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \brg1|baud_clk~0_combout\ = ( \brg1|Equal0~2_combout\ & ( \brg1|Equal0~0_combout\ & ( !\brg1|baud_clk~q\ $ ((((!\brg1|Equal0~1_combout\) # (\brg1|counter\(8))) # (\brg1|counter\(2)))) ) ) ) # ( !\brg1|Equal0~2_combout\ & ( \brg1|Equal0~0_combout\ & ( 
-- \brg1|baud_clk~q\ ) ) ) # ( \brg1|Equal0~2_combout\ & ( !\brg1|Equal0~0_combout\ & ( \brg1|baud_clk~q\ ) ) ) # ( !\brg1|Equal0~2_combout\ & ( !\brg1|Equal0~0_combout\ & ( \brg1|baud_clk~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \brg1|ALT_INV_counter\(2),
	datab => \brg1|ALT_INV_baud_clk~q\,
	datac => \brg1|ALT_INV_counter\(8),
	datad => \brg1|ALT_INV_Equal0~1_combout\,
	datae => \brg1|ALT_INV_Equal0~2_combout\,
	dataf => \brg1|ALT_INV_Equal0~0_combout\,
	combout => \brg1|baud_clk~0_combout\);

-- Location: FF_X25_Y32_N20
\brg1|baud_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \brg1|baud_clk~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \brg1|baud_clk~q\);

-- Location: LABCELL_X24_Y34_N33
\io1|rxState.stopBit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxState.stopBit~0_combout\ = ( \io1|rxState.stopBit~q\ & ( !\io1|Equal5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io1|ALT_INV_rxState.stopBit~q\,
	dataf => \io1|ALT_INV_Equal5~0_combout\,
	combout => \io1|rxState.stopBit~0_combout\);

-- Location: LABCELL_X24_Y34_N36
\io1|rxState.stopBit~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxState.stopBit~1_combout\ = ( \io1|rxState~10_combout\ & ( \io1|rxState.stopBit~0_combout\ & ( ((!\io1|rxdFiltered~q\) # (!\io1|rxState~11_combout\)) # (\io1|rxState.idle~q\) ) ) ) # ( !\io1|rxState~10_combout\ & ( \io1|rxState.stopBit~0_combout\ & 
-- ( ((!\io1|rxdFiltered~q\) # ((!\io1|rxState~11_combout\) # (\io1|rxState.dataBit~q\))) # (\io1|rxState.idle~q\) ) ) ) # ( !\io1|rxState~10_combout\ & ( !\io1|rxState.stopBit~0_combout\ & ( \io1|rxState.dataBit~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000011111101111111111111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxState.idle~q\,
	datab => \io1|ALT_INV_rxdFiltered~q\,
	datac => \io1|ALT_INV_rxState~11_combout\,
	datad => \io1|ALT_INV_rxState.dataBit~q\,
	datae => \io1|ALT_INV_rxState~10_combout\,
	dataf => \io1|ALT_INV_rxState.stopBit~0_combout\,
	combout => \io1|rxState.stopBit~1_combout\);

-- Location: FF_X24_Y34_N38
\io1|rxState.stopBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|rxState.stopBit~1_combout\,
	clrn => \io1|ALT_INV_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|rxState.stopBit~q\);

-- Location: LABCELL_X21_Y34_N0
\io1|rxInPointer[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|rxInPointer[0]~1_combout\ = ( \comb~7_combout\ & ( (\io1|rxState.stopBit~q\ & \io1|Equal5~0_combout\) ) ) # ( !\comb~7_combout\ & ( (\io1|rxState.stopBit~q\ & (!\io2|process_2~0_combout\ & \io1|Equal5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxState.stopBit~q\,
	datac => \io2|ALT_INV_process_2~0_combout\,
	datad => \io1|ALT_INV_Equal5~0_combout\,
	dataf => \ALT_INV_comb~7_combout\,
	combout => \io1|rxInPointer[0]~1_combout\);

-- Location: FF_X21_Y34_N23
\io1|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	asdata => \io1|rxBuffer_rtl_0|auto_generated|ram_block1a6\,
	sclr => \cpu1|u0|ALT_INV_A\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(6));

-- Location: LABCELL_X20_Y35_N24
\cpuDataIn[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~17_combout\ = ( \cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(6) & ( ((!\n_interface4CS~0_combout\ & (\sramData[6]~input_o\)) # (\n_interface4CS~0_combout\ & ((\io4|dataOut\(6))))) # (\n_interface2CS~0_combout\) ) ) ) # ( 
-- !\cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(6) & ( ((\n_interface4CS~0_combout\ & \io4|dataOut\(6))) # (\n_interface2CS~0_combout\) ) ) ) # ( \cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(6) & ( (!\n_interface2CS~0_combout\ & ((!\n_interface4CS~0_combout\ & 
-- (\sramData[6]~input_o\)) # (\n_interface4CS~0_combout\ & ((\io4|dataOut\(6)))))) ) ) ) # ( !\cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(6) & ( (\n_interface4CS~0_combout\ & (\io4|dataOut\(6) & !\n_interface2CS~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000010001110000000000000011111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sramData[6]~input_o\,
	datab => \ALT_INV_n_interface4CS~0_combout\,
	datac => \io4|ALT_INV_dataOut\(6),
	datad => \ALT_INV_n_interface2CS~0_combout\,
	datae => \ALT_INV_cpuDataIn[7]~8_combout\,
	dataf => \io2|ALT_INV_dataOut\(6),
	combout => \cpuDataIn[6]~17_combout\);

-- Location: LABCELL_X10_Y34_N54
\cpu1|u0|IR~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~8_combout\ = ( \cpuDataIn[6]~17_combout\ & ( \cpuDataIn[6]~16_combout\ & ( (!\n_interface1CS~2_combout\) # ((\io1|dataOut\(6)) # (\cpu1|u0|IR[7]~0_combout\)) ) ) ) # ( !\cpuDataIn[6]~17_combout\ & ( \cpuDataIn[6]~16_combout\ & ( 
-- ((!\n_interface1CS~2_combout\ & ((!\cpuDataIn[7]~6_combout\))) # (\n_interface1CS~2_combout\ & (\io1|dataOut\(6)))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( \cpuDataIn[6]~17_combout\ & ( !\cpuDataIn[6]~16_combout\ & ( (!\n_interface1CS~2_combout\) # 
-- ((\io1|dataOut\(6)) # (\cpu1|u0|IR[7]~0_combout\)) ) ) ) # ( !\cpuDataIn[6]~17_combout\ & ( !\cpuDataIn[6]~16_combout\ & ( ((\n_interface1CS~2_combout\ & \io1|dataOut\(6))) # (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111101111111011111110111111001101111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface1CS~2_combout\,
	datab => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datac => \io1|ALT_INV_dataOut\(6),
	datad => \ALT_INV_cpuDataIn[7]~6_combout\,
	datae => \ALT_INV_cpuDataIn[6]~17_combout\,
	dataf => \ALT_INV_cpuDataIn[6]~16_combout\,
	combout => \cpu1|u0|IR~8_combout\);

-- Location: FF_X10_Y34_N56
\cpu1|u0|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~8_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(6));

-- Location: LABCELL_X17_Y30_N33
\cpu1|u0|mcode|Mux250~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux250~0_combout\ = ( \cpu1|u0|IR\(6) & ( !\cpu1|u0|IR\(7) & ( \cpu1|u0|ISet[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|mcode|Mux250~0_combout\);

-- Location: LABCELL_X12_Y34_N51
\cpu1|u0|mcode|IMode[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|IMode[0]~1_combout\ = (!\cpu1|u0|mcode|Mux250~0_combout\) # (!\cpu1|u0|mcode|Mux228~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux250~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux228~1_combout\,
	combout => \cpu1|u0|mcode|IMode[0]~1_combout\);

-- Location: FF_X12_Y34_N53
\cpu1|u0|IStatus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|mcode|IMode[0]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IStatus\(0));

-- Location: MLABCELL_X18_Y30_N33
\cpu1|u0|IR[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR[7]~0_combout\ = ( !\cpu1|u0|process_0~0_combout\ & ( ((\cpu1|u0|IntCycle~q\ & (!\cpu1|u0|IStatus\(0) $ (!\cpu1|u0|IStatus\(1))))) # (\cpu1|u0|Halt_FF~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101101111000011110110111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IStatus\(0),
	datab => \cpu1|u0|ALT_INV_IStatus\(1),
	datac => \cpu1|u0|ALT_INV_Halt_FF~q\,
	datad => \cpu1|u0|ALT_INV_IntCycle~q\,
	dataf => \cpu1|u0|ALT_INV_process_0~0_combout\,
	combout => \cpu1|u0|IR[7]~0_combout\);

-- Location: LABCELL_X20_Y35_N54
\cpuDataIn[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~9_combout\ = ( \cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(5) & ( ((!\n_interface4CS~0_combout\ & ((\sramData[5]~input_o\))) # (\n_interface4CS~0_combout\ & (\io4|dataOut\(5)))) # (\n_interface2CS~0_combout\) ) ) ) # ( 
-- !\cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(5) & ( ((\io4|dataOut\(5) & \n_interface4CS~0_combout\)) # (\n_interface2CS~0_combout\) ) ) ) # ( \cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(5) & ( (!\n_interface2CS~0_combout\ & ((!\n_interface4CS~0_combout\ & 
-- ((\sramData[5]~input_o\))) # (\n_interface4CS~0_combout\ & (\io4|dataOut\(5))))) ) ) ) # ( !\cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(5) & ( (\io4|dataOut\(5) & (\n_interface4CS~0_combout\ & !\n_interface2CS~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001101010000000000000101111111110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_dataOut\(5),
	datab => \ALT_INV_sramData[5]~input_o\,
	datac => \ALT_INV_n_interface4CS~0_combout\,
	datad => \ALT_INV_n_interface2CS~0_combout\,
	datae => \ALT_INV_cpuDataIn[7]~8_combout\,
	dataf => \io2|ALT_INV_dataOut\(5),
	combout => \cpuDataIn[5]~9_combout\);

-- Location: LABCELL_X10_Y35_N18
\cpu1|u0|IR~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~4_combout\ = ( \cpuDataIn[5]~9_combout\ & ( \cpuDataIn[5]~7_combout\ & ( ((!\n_interface1CS~2_combout\) # (\io1|dataOut\(5))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( !\cpuDataIn[5]~9_combout\ & ( \cpuDataIn[5]~7_combout\ & ( 
-- ((!\n_interface1CS~2_combout\ & (!\cpuDataIn[7]~6_combout\)) # (\n_interface1CS~2_combout\ & ((\io1|dataOut\(5))))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( \cpuDataIn[5]~9_combout\ & ( !\cpuDataIn[5]~7_combout\ & ( ((!\n_interface1CS~2_combout\) # 
-- (\io1|dataOut\(5))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( !\cpuDataIn[5]~9_combout\ & ( !\cpuDataIn[5]~7_combout\ & ( ((\n_interface1CS~2_combout\ & \io1|dataOut\(5))) # (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111110111011111111111010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datab => \ALT_INV_n_interface1CS~2_combout\,
	datac => \ALT_INV_cpuDataIn[7]~6_combout\,
	datad => \io1|ALT_INV_dataOut\(5),
	datae => \ALT_INV_cpuDataIn[5]~9_combout\,
	dataf => \ALT_INV_cpuDataIn[5]~7_combout\,
	combout => \cpu1|u0|IR~4_combout\);

-- Location: FF_X10_Y35_N20
\cpu1|u0|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(5));

-- Location: LABCELL_X7_Y38_N57
\cpu1|u0|XY_State~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|XY_State~2_combout\ = ( \cpu1|u0|Equal10~0_combout\ & ( !\cpu1|u0|IR\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(5),
	dataf => \cpu1|u0|ALT_INV_Equal10~0_combout\,
	combout => \cpu1|u0|XY_State~2_combout\);

-- Location: FF_X7_Y38_N58
\cpu1|u0|XY_State[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|XY_State~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|XY_State[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|XY_State\(0));

-- Location: LABCELL_X7_Y37_N21
\cpu1|u0|RegAddrA[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[2]~16_combout\ = ( \cpu1|u0|Alternate~q\ & ( !\cpu1|u0|XY_State\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_XY_State\(0),
	dataf => \cpu1|u0|ALT_INV_Alternate~q\,
	combout => \cpu1|u0|RegAddrA[2]~16_combout\);

-- Location: LABCELL_X7_Y37_N15
\cpu1|u0|RegAddrA[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|RegAddrA[2]~8_combout\ = ( \cpu1|u0|RegAddrA~4_combout\ & ( \cpu1|u0|RegAddrA[2]~6_combout\ & ( (((!\cpu1|u0|Equal57~0_combout\ & !\cpu1|u0|RegAddrA~1_combout\)) # (\cpu1|u0|XY_State\(1))) # (\cpu1|u0|RegAddrA[2]~16_combout\) ) ) ) # ( 
-- !\cpu1|u0|RegAddrA~4_combout\ & ( \cpu1|u0|RegAddrA[2]~6_combout\ ) ) # ( \cpu1|u0|RegAddrA~4_combout\ & ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( (!\cpu1|u0|RegAddrA[2]~16_combout\ & (\cpu1|u0|XY_State\(1) & ((\cpu1|u0|RegAddrA~1_combout\) # 
-- (\cpu1|u0|Equal57~0_combout\)))) # (\cpu1|u0|RegAddrA[2]~16_combout\ & (((\cpu1|u0|RegAddrA~1_combout\)) # (\cpu1|u0|Equal57~0_combout\))) ) ) ) # ( !\cpu1|u0|RegAddrA~4_combout\ & ( !\cpu1|u0|RegAddrA[2]~6_combout\ & ( (\cpu1|u0|RegAddrA[2]~16_combout\ & 
-- (!\cpu1|u0|XY_State\(1) & ((\cpu1|u0|RegAddrA~1_combout\) # (\cpu1|u0|Equal57~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000000000101010011111111111111111111111101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_RegAddrA[2]~16_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datac => \cpu1|u0|ALT_INV_RegAddrA~1_combout\,
	datad => \cpu1|u0|ALT_INV_XY_State\(1),
	datae => \cpu1|u0|ALT_INV_RegAddrA~4_combout\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA[2]~6_combout\,
	combout => \cpu1|u0|RegAddrA[2]~8_combout\);

-- Location: FF_X14_Y36_N20
\cpu1|u0|Regs|RegsL_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrA[2]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(5));

-- Location: LABCELL_X14_Y36_N42
\cpu1|u0|Regs|RegsL_rtl_0_bypass[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|RegsL_rtl_0_bypass[6]~feeder_combout\ = ( \cpu1|u0|RegAddrC~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_RegAddrC~1_combout\,
	combout => \cpu1|u0|Regs|RegsL_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X14_Y36_N44
\cpu1|u0|Regs|RegsL_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Regs|RegsL_rtl_0_bypass[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(6));

-- Location: FF_X14_Y36_N47
\cpu1|u0|Regs|RegsL_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrA[1]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(3));

-- Location: FF_X14_Y36_N29
\cpu1|u0|Regs|RegsL_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrC~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(4));

-- Location: FF_X7_Y38_N31
\cpu1|u0|Regs|RegsL_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegWEL~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(0));

-- Location: FF_X14_Y36_N32
\cpu1|u0|Regs|RegsL_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrC~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(2));

-- Location: FF_X14_Y36_N17
\cpu1|u0|Regs|RegsL_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|RegAddrA[0]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Regs|RegsL_rtl_0_bypass\(1));

-- Location: LABCELL_X14_Y36_N30
\cpu1|u0|Regs|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~0_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0_bypass\(1) & ( (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(0) & \cpu1|u0|Regs|RegsL_rtl_0_bypass\(2)) ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0_bypass\(1) & ( (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(0) & 
-- !\cpu1|u0|Regs|RegsL_rtl_0_bypass\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(0),
	datad => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(2),
	dataf => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(1),
	combout => \cpu1|u0|Regs|Mux40~0_combout\);

-- Location: LABCELL_X14_Y36_N27
\cpu1|u0|Regs|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~1_combout\ = ( \cpu1|u0|Regs|Mux40~0_combout\ & ( (!\cpu1|u0|Regs|RegsL_rtl_0_bypass\(5) & (!\cpu1|u0|Regs|RegsL_rtl_0_bypass\(6) & (!\cpu1|u0|Regs|RegsL_rtl_0_bypass\(3) $ (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(4))))) # 
-- (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(5) & (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(6) & (!\cpu1|u0|Regs|RegsL_rtl_0_bypass\(3) $ (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(5),
	datab => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(6),
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(3),
	datad => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(4),
	dataf => \cpu1|u0|Regs|ALT_INV_Mux40~0_combout\,
	combout => \cpu1|u0|Regs|Mux40~1_combout\);

-- Location: LABCELL_X14_Y36_N15
\cpu1|u0|Regs|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Regs|Mux40~4_combout\ = ( \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\ & ( (!\cpu1|u0|Regs|Mux40~1_combout\) # (\cpu1|u0|Regs|RegsL_rtl_0_bypass\(12)) ) ) # ( !\cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a5\ & ( 
-- (\cpu1|u0|Regs|Mux40~1_combout\ & \cpu1|u0|Regs|RegsL_rtl_0_bypass\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux40~1_combout\,
	datac => \cpu1|u0|Regs|ALT_INV_RegsL_rtl_0_bypass\(12),
	dataf => \cpu1|u0|Regs|RegsL_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \cpu1|u0|Regs|Mux40~4_combout\);

-- Location: LABCELL_X20_Y32_N39
\cpu1|u0|A~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~12_combout\ = ( \cpu1|u0|Add1~9_sumout\ & ( \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|PC\(2)))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\cpu1|u0|SP\(2))) ) ) ) # ( !\cpu1|u0|Add1~9_sumout\ & ( 
-- \cpu1|u0|A[7]~1_combout\ & ( (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ((\cpu1|u0|PC\(2)))) # (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\cpu1|u0|SP\(2))) ) ) ) # ( \cpu1|u0|Add1~9_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( 
-- (!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\) # (\cpu1|DI_Reg\(2)) ) ) ) # ( !\cpu1|u0|Add1~9_sumout\ & ( !\cpu1|u0|A[7]~1_combout\ & ( (\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & \cpu1|DI_Reg\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101101010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datab => \cpu1|ALT_INV_DI_Reg\(2),
	datac => \cpu1|u0|ALT_INV_SP\(2),
	datad => \cpu1|u0|ALT_INV_PC\(2),
	datae => \cpu1|u0|ALT_INV_Add1~9_sumout\,
	dataf => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	combout => \cpu1|u0|A~12_combout\);

-- Location: LABCELL_X24_Y35_N12
\cpu1|u0|A~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~13_combout\ = ( \cpu1|u0|A[7]~6_combout\ & ( \cpu1|u0|A~12_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|TmpAddr\(2)))) # (\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|Regs|Mux40~4_combout\)) ) ) ) # ( !\cpu1|u0|A[7]~6_combout\ & ( 
-- \cpu1|u0|A~12_combout\ & ( (\cpu1|u0|A[7]~7_combout\) # (\cpu1|u0|R\(2)) ) ) ) # ( \cpu1|u0|A[7]~6_combout\ & ( !\cpu1|u0|A~12_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|TmpAddr\(2)))) # (\cpu1|u0|A[7]~7_combout\ & 
-- (\cpu1|u0|Regs|Mux40~4_combout\)) ) ) ) # ( !\cpu1|u0|A[7]~6_combout\ & ( !\cpu1|u0|A~12_combout\ & ( (\cpu1|u0|R\(2) & !\cpu1|u0|A[7]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|Regs|ALT_INV_Mux40~4_combout\,
	datab => \cpu1|u0|ALT_INV_R\(2),
	datac => \cpu1|u0|ALT_INV_TmpAddr\(2),
	datad => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	datae => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_A~12_combout\,
	combout => \cpu1|u0|A~13_combout\);

-- Location: FF_X24_Y35_N14
\cpu1|u0|A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~13_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(2));

-- Location: LABCELL_X21_Y35_N54
\n_interface4CS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_interface4CS~0_combout\ = ( \cpu1|u0|A\(1) & ( !\cpu1|u0|A\(3) & ( (\cpu1|u0|A\(2) & (\n_interface1CS~1_combout\ & ((!\n_ioWR~combout\) # (\n_ioRD~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(2),
	datab => \ALT_INV_n_ioRD~0_combout\,
	datac => \ALT_INV_n_ioWR~combout\,
	datad => \ALT_INV_n_interface1CS~1_combout\,
	datae => \cpu1|u0|ALT_INV_A\(1),
	dataf => \cpu1|u0|ALT_INV_A\(3),
	combout => \n_interface4CS~0_combout\);

-- Location: LABCELL_X20_Y35_N0
\cpuDataIn[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~6_combout\ = ( \n_sdCardCS~0_combout\ & ( \n_interface2CS~0_combout\ ) ) # ( !\n_sdCardCS~0_combout\ & ( \n_interface2CS~0_combout\ ) ) # ( \n_sdCardCS~0_combout\ & ( !\n_interface2CS~0_combout\ & ( \n_interface4CS~0_combout\ ) ) ) # ( 
-- !\n_sdCardCS~0_combout\ & ( !\n_interface2CS~0_combout\ & ( (!\n_monRomCS~0_combout\) # (\n_interface4CS~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface4CS~0_combout\,
	datac => \ALT_INV_n_monRomCS~0_combout\,
	datae => \ALT_INV_n_sdCardCS~0_combout\,
	dataf => \ALT_INV_n_interface2CS~0_combout\,
	combout => \cpuDataIn[7]~6_combout\);

-- Location: LABCELL_X20_Y35_N15
\cpuDataIn[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[7]~13_combout\ = ( \cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(7) & ( ((!\n_interface4CS~0_combout\ & ((\sramData[7]~input_o\))) # (\n_interface4CS~0_combout\ & (\io4|dataOut\(7)))) # (\n_interface2CS~0_combout\) ) ) ) # ( 
-- !\cpuDataIn[7]~8_combout\ & ( \io2|dataOut\(7) & ( ((\n_interface4CS~0_combout\ & \io4|dataOut\(7))) # (\n_interface2CS~0_combout\) ) ) ) # ( \cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(7) & ( (!\n_interface2CS~0_combout\ & ((!\n_interface4CS~0_combout\ & 
-- ((\sramData[7]~input_o\))) # (\n_interface4CS~0_combout\ & (\io4|dataOut\(7))))) ) ) ) # ( !\cpuDataIn[7]~8_combout\ & ( !\io2|dataOut\(7) & ( (\n_interface4CS~0_combout\ & (!\n_interface2CS~0_combout\ & \io4|dataOut\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001001000110000110111001101110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface4CS~0_combout\,
	datab => \ALT_INV_n_interface2CS~0_combout\,
	datac => \io4|ALT_INV_dataOut\(7),
	datad => \ALT_INV_sramData[7]~input_o\,
	datae => \ALT_INV_cpuDataIn[7]~8_combout\,
	dataf => \io2|ALT_INV_dataOut\(7),
	combout => \cpuDataIn[7]~13_combout\);

-- Location: LABCELL_X19_Y35_N54
\cpu1|u0|IR~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~5_combout\ = ( \cpuDataIn[7]~13_combout\ & ( \cpuDataIn[7]~12_combout\ & ( (!\n_interface1CS~2_combout\) # ((\io1|dataOut\(7)) # (\cpu1|u0|IR[7]~0_combout\)) ) ) ) # ( !\cpuDataIn[7]~13_combout\ & ( \cpuDataIn[7]~12_combout\ & ( 
-- ((!\n_interface1CS~2_combout\ & (!\cpuDataIn[7]~6_combout\)) # (\n_interface1CS~2_combout\ & ((\io1|dataOut\(7))))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( \cpuDataIn[7]~13_combout\ & ( !\cpuDataIn[7]~12_combout\ & ( (!\n_interface1CS~2_combout\) # 
-- ((\io1|dataOut\(7)) # (\cpu1|u0|IR[7]~0_combout\)) ) ) ) # ( !\cpuDataIn[7]~13_combout\ & ( !\cpuDataIn[7]~12_combout\ & ( ((\n_interface1CS~2_combout\ & \io1|dataOut\(7))) # (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111110011111111111110001111101111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[7]~6_combout\,
	datab => \ALT_INV_n_interface1CS~2_combout\,
	datac => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datad => \io1|ALT_INV_dataOut\(7),
	datae => \ALT_INV_cpuDataIn[7]~13_combout\,
	dataf => \ALT_INV_cpuDataIn[7]~12_combout\,
	combout => \cpu1|u0|IR~5_combout\);

-- Location: FF_X19_Y35_N56
\cpu1|u0|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~5_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(7));

-- Location: MLABCELL_X13_Y34_N15
\cpu1|u0|mcode|Mux206~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux206~1_combout\ = ( \cpu1|u0|IR\(6) & ( (\cpu1|u0|IR\(0) & !\cpu1|u0|IR\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|ALT_INV_IR\(7),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux206~1_combout\);

-- Location: MLABCELL_X9_Y32_N36
\cpu1|u0|mcode|Mux222~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux222~0_combout\ = ( \cpu1|u0|alu|Q_t~9_combout\ & ( \cpu1|u0|mcode|Mux253~0_combout\ & ( (!\cpu1|u0|IR\(2) & ((!\cpu1|u0|IR\(3)) # ((\cpu1|u0|MCycle\(0))))) # (\cpu1|u0|IR\(2) & (((\cpu1|u0|alu|Mux7~1_combout\ & \cpu1|u0|MCycle\(0))))) ) 
-- ) ) # ( !\cpu1|u0|alu|Q_t~9_combout\ & ( \cpu1|u0|mcode|Mux253~0_combout\ & ( (!\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(3))) # (\cpu1|u0|IR\(2) & (((\cpu1|u0|alu|Mux7~1_combout\ & \cpu1|u0|MCycle\(0))))) ) ) ) # ( \cpu1|u0|alu|Q_t~9_combout\ & ( 
-- !\cpu1|u0|mcode|Mux253~0_combout\ & ( (!\cpu1|u0|IR\(2) & \cpu1|u0|MCycle\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101010001000100011011000100010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|ALT_INV_IR\(3),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~1_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	datae => \cpu1|u0|alu|ALT_INV_Q_t~9_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux253~0_combout\,
	combout => \cpu1|u0|mcode|Mux222~0_combout\);

-- Location: LABCELL_X14_Y33_N54
\cpu1|u0|mcode|Mux262~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux262~0_combout\ = ( \cpu1|u0|IR\(1) & ( (\cpu1|u0|mcode|Mux231~0_combout\ & \cpu1|u0|mcode|Mux57~3_combout\) ) ) # ( !\cpu1|u0|IR\(1) & ( (\cpu1|u0|mcode|Mux231~0_combout\ & (!\cpu1|u0|IR\(0) & \cpu1|u0|mcode|Mux57~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(1),
	combout => \cpu1|u0|mcode|Mux262~0_combout\);

-- Location: MLABCELL_X13_Y35_N18
\cpu1|u0|alu|Q_t~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~16_combout\ = ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (\cpu1|u0|IR\(1) & (\cpu1|u0|IR\(2) & \cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|alu|Q_t~16_combout\);

-- Location: MLABCELL_X13_Y35_N39
\cpu1|u0|alu|Q_t~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~15_combout\ = ( \cpu1|u0|mcode|Mux198~0_combout\ & ( (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (!\cpu1|u0|IR\(1) & (!\cpu1|u0|IR\(4) & \cpu1|u0|MCycle\(2)))) # (\cpu1|u0|MCycle[1]~DUPLICATE_q\ & (\cpu1|u0|IR\(1) & ((!\cpu1|u0|MCycle\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001100000000001000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|ALT_INV_IR\(4),
	datad => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux198~0_combout\,
	combout => \cpu1|u0|alu|Q_t~15_combout\);

-- Location: MLABCELL_X13_Y35_N48
\cpu1|u0|alu|Q_t~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~12_combout\ = ( \cpu1|u0|MCycle\(0) & ( (\cpu1|u0|IR\(2) & (\cpu1|u0|mcode|Mux131~1_combout\ & \cpu1|u0|IR\(6))) ) ) # ( !\cpu1|u0|MCycle\(0) & ( (\cpu1|u0|mcode|Mux131~1_combout\ & (\cpu1|u0|IR\(6) & ((\cpu1|u0|alu|Q_t~3_combout\) # 
-- (\cpu1|u0|IR\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~3_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(6),
	dataf => \cpu1|u0|ALT_INV_MCycle\(0),
	combout => \cpu1|u0|alu|Q_t~12_combout\);

-- Location: MLABCELL_X13_Y35_N51
\cpu1|u0|alu|Q_t~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~14_combout\ = ( \cpu1|u0|alu|Q_t~13_combout\ & ( (\cpu1|u0|IR\(6) & ((!\cpu1|u0|MCycle\(0)) # ((\cpu1|u0|IR\(2) & \cpu1|u0|mcode|Mux131~1_combout\)))) ) ) # ( !\cpu1|u0|alu|Q_t~13_combout\ & ( (\cpu1|u0|IR\(2) & 
-- (\cpu1|u0|mcode|Mux131~1_combout\ & \cpu1|u0|IR\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100001111000000010000111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(2),
	datab => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~13_combout\,
	combout => \cpu1|u0|alu|Q_t~14_combout\);

-- Location: MLABCELL_X13_Y35_N6
\cpu1|u0|mcode|Mux78~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux78~3_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|alu|Q_t~14_combout\ & ( (!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~15_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~16_combout\)) ) ) ) # ( !\cpu1|u0|IR\(3) & ( \cpu1|u0|alu|Q_t~14_combout\ 
-- & ( (\cpu1|u0|IR\(5)) # (\cpu1|u0|alu|Q_t~12_combout\) ) ) ) # ( \cpu1|u0|IR\(3) & ( !\cpu1|u0|alu|Q_t~14_combout\ & ( (!\cpu1|u0|IR\(5) & ((\cpu1|u0|alu|Q_t~15_combout\))) # (\cpu1|u0|IR\(5) & (\cpu1|u0|alu|Q_t~16_combout\)) ) ) ) # ( !\cpu1|u0|IR\(3) & 
-- ( !\cpu1|u0|alu|Q_t~14_combout\ & ( (\cpu1|u0|alu|Q_t~12_combout\ & !\cpu1|u0|IR\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~16_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~15_combout\,
	datac => \cpu1|u0|alu|ALT_INV_Q_t~12_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~14_combout\,
	combout => \cpu1|u0|mcode|Mux78~3_combout\);

-- Location: MLABCELL_X13_Y34_N45
\cpu1|u0|alu|Q_t~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~11_combout\ = ( \cpu1|u0|alu|Q_t~7_combout\ & ( (\cpu1|u0|MCycle\(2) & !\cpu1|u0|MCycle\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle\(2),
	datad => \cpu1|u0|ALT_INV_MCycle\(1),
	dataf => \cpu1|u0|alu|ALT_INV_Q_t~7_combout\,
	combout => \cpu1|u0|alu|Q_t~11_combout\);

-- Location: LABCELL_X14_Y34_N18
\cpu1|u0|mcode|Mux78~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux78~5_combout\ = ( !\cpu1|u0|IR\(1) & ( (!\cpu1|u0|IR\(4) & (!\cpu1|u0|MCycle\(2) & (\cpu1|u0|IntCycle~q\ & (!\cpu1|u0|IR\(5) & \cpu1|u0|MCycle[1]~DUPLICATE_q\)))) ) ) # ( \cpu1|u0|IR\(1) & ( (!\cpu1|u0|MCycle\(2) & (((\cpu1|u0|MCycle\(0) 
-- & (!\cpu1|u0|IR\(5) & \cpu1|u0|MCycle[1]~DUPLICATE_q\))))) # (\cpu1|u0|MCycle\(2) & (\cpu1|u0|IR\(5) & (!\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ((!\cpu1|u0|IR\(4)) # (\cpu1|u0|MCycle\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000010001100001000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(4),
	datab => \cpu1|u0|ALT_INV_MCycle\(2),
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_IR\(5),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	datag => \cpu1|u0|ALT_INV_IntCycle~q\,
	combout => \cpu1|u0|mcode|Mux78~5_combout\);

-- Location: LABCELL_X14_Y32_N18
\cpu1|u0|mcode|Mux78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux78~0_combout\ = ( \cpu1|u0|IR\(1) & ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ & \cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(6) & (\cpu1|u0|MCycle[0]~DUPLICATE_q\ & !\cpu1|u0|IR\(2))) ) ) ) # ( 
-- !\cpu1|u0|IR\(1) & ( \cpu1|u0|mcode|Mux131~1_combout\ & ( (!\cpu1|u0|IR\(6) & (!\cpu1|u0|MCycle[0]~DUPLICATE_q\ & \cpu1|u0|IR\(2))) # (\cpu1|u0|IR\(6) & (\cpu1|u0|MCycle[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011001000110010001100000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(6),
	datab => \cpu1|u0|ALT_INV_MCycle[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_IR\(2),
	datae => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux131~1_combout\,
	combout => \cpu1|u0|mcode|Mux78~0_combout\);

-- Location: LABCELL_X14_Y34_N15
\cpu1|u0|mcode|Mux78~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux78~1_combout\ = ( \cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|Mux78~0_combout\ & ( (\cpu1|u0|alu|Mux7~2_combout\ & !\cpu1|u0|IR\(3)) ) ) ) # ( !\cpu1|u0|IR\(2) & ( \cpu1|u0|mcode|Mux78~0_combout\ & ( (!\cpu1|u0|IR\(3) & 
-- (((\cpu1|u0|mcode|Mux78~5_combout\ & !\cpu1|u0|IR\(6))) # (\cpu1|u0|alu|Mux7~2_combout\))) ) ) ) # ( !\cpu1|u0|IR\(2) & ( !\cpu1|u0|mcode|Mux78~0_combout\ & ( (\cpu1|u0|mcode|Mux78~5_combout\ & (!\cpu1|u0|IR\(6) & !\cpu1|u0|IR\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000000000000000000001001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux78~5_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(6),
	datac => \cpu1|u0|alu|ALT_INV_Mux7~2_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	datae => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux78~0_combout\,
	combout => \cpu1|u0|mcode|Mux78~1_combout\);

-- Location: MLABCELL_X13_Y32_N21
\cpu1|u0|mcode|Mux78~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux78~2_combout\ = ( \cpu1|u0|mcode|Mux45~2_combout\ & ( (\cpu1|u0|IR\(4) & (((\cpu1|u0|mcode|Mux57~3_combout\ & \cpu1|u0|alu|Q_t~10_combout\)) # (\cpu1|u0|mcode|Mux88~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datab => \cpu1|u0|alu|ALT_INV_Q_t~10_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(4),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux45~2_combout\,
	combout => \cpu1|u0|mcode|Mux78~2_combout\);

-- Location: MLABCELL_X13_Y34_N0
\cpu1|u0|mcode|Mux78~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux78~4_combout\ = ( \cpu1|u0|mcode|Mux78~1_combout\ & ( \cpu1|u0|mcode|Mux78~2_combout\ & ( (!\cpu1|u0|IR\(7)) # ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~11_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux78~3_combout\))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Mux78~1_combout\ & ( \cpu1|u0|mcode|Mux78~2_combout\ & ( (!\cpu1|u0|IR\(7) & (((\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~11_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux78~3_combout\)))) ) ) ) 
-- # ( \cpu1|u0|mcode|Mux78~1_combout\ & ( !\cpu1|u0|mcode|Mux78~2_combout\ & ( (!\cpu1|u0|IR\(7) & (((!\cpu1|u0|IR\(0))))) # (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~11_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux78~3_combout\)))) 
-- ) ) ) # ( !\cpu1|u0|mcode|Mux78~1_combout\ & ( !\cpu1|u0|mcode|Mux78~2_combout\ & ( (\cpu1|u0|IR\(7) & ((!\cpu1|u0|IR\(0) & ((\cpu1|u0|alu|Q_t~11_combout\))) # (\cpu1|u0|IR\(0) & (\cpu1|u0|mcode|Mux78~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux78~3_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(7),
	datac => \cpu1|u0|ALT_INV_IR\(0),
	datad => \cpu1|u0|alu|ALT_INV_Q_t~11_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux78~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux78~2_combout\,
	combout => \cpu1|u0|mcode|Mux78~4_combout\);

-- Location: MLABCELL_X13_Y34_N6
\cpu1|u0|mcode|Mux262~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux262~2_combout\ = ( !\cpu1|u0|ISet\(0) & ( (((\cpu1|u0|mcode|Mux78~4_combout\))) ) ) # ( \cpu1|u0|ISet\(0) & ( (\cpu1|u0|mcode|Mux113~0_combout\ & (\cpu1|u0|IR\(2) & (!\cpu1|u0|IR\(0) & ((!\cpu1|u0|IR\(6)) # (\cpu1|u0|IR\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000100000000000000001111000011110001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux113~0_combout\,
	datab => \cpu1|u0|ALT_INV_IR\(2),
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	datag => \cpu1|u0|mcode|ALT_INV_Mux78~4_combout\,
	combout => \cpu1|u0|mcode|Mux262~2_combout\);

-- Location: MLABCELL_X13_Y34_N18
\cpu1|u0|mcode|Mux262~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux262~1_combout\ = ( !\cpu1|u0|mcode|Mux262~0_combout\ & ( \cpu1|u0|mcode|Mux262~2_combout\ & ( (\cpu1|u0|ISet[1]~DUPLICATE_q\ & ((!\cpu1|u0|mcode|Mux206~1_combout\) # (!\cpu1|u0|mcode|Mux222~0_combout\))) ) ) ) # ( 
-- \cpu1|u0|mcode|Mux262~0_combout\ & ( !\cpu1|u0|mcode|Mux262~2_combout\ & ( !\cpu1|u0|ISet[1]~DUPLICATE_q\ ) ) ) # ( !\cpu1|u0|mcode|Mux262~0_combout\ & ( !\cpu1|u0|mcode|Mux262~2_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\) # 
-- ((!\cpu1|u0|mcode|Mux206~1_combout\) # (!\cpu1|u0|mcode|Mux222~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110101010101010101001010100010101000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux206~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux222~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux262~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux262~2_combout\,
	combout => \cpu1|u0|mcode|Mux262~1_combout\);

-- Location: LABCELL_X12_Y32_N54
\cpu1|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~1_combout\ = ( \cpu1|u0|mcode|Mux100~1_combout\ & ( (\cpu1|u0|mcode|Mux88~0_combout\ & (\cpu1|u0|mcode|Mux100~0_combout\ & \cpu1|u0|IR\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux100~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux100~1_combout\,
	combout => \cpu1|process_0~1_combout\);

-- Location: LABCELL_X12_Y32_N57
\cpu1|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~0_combout\ = ( \cpu1|u0|mcode|Mux46~0_combout\ & ( ((!\cpu1|u0|IR\(0)) # (\cpu1|u0|mcode|Mux43~0_combout\)) # (\cpu1|u0|IR\(1)) ) ) # ( !\cpu1|u0|mcode|Mux46~0_combout\ & ( (!\cpu1|u0|IR\(1) & (\cpu1|u0|mcode|Mux43~0_combout\ & 
-- \cpu1|u0|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101011111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_IR\(1),
	datac => \cpu1|u0|mcode|ALT_INV_Mux43~0_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux46~0_combout\,
	combout => \cpu1|process_0~0_combout\);

-- Location: LABCELL_X12_Y32_N36
\cpu1|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~2_combout\ = ( \cpu1|u0|IR\(7) & ( (!\cpu1|u0|mcode|Mux231~0_combout\) # (!\cpu1|process_0~0_combout\) ) ) # ( !\cpu1|u0|IR\(7) & ( (!\cpu1|u0|mcode|Mux278~0_combout\ & (!\cpu1|process_0~1_combout\ & ((!\cpu1|u0|mcode|Mux231~0_combout\) # 
-- (!\cpu1|process_0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux278~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux231~0_combout\,
	datac => \cpu1|ALT_INV_process_0~1_combout\,
	datad => \cpu1|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|process_0~2_combout\);

-- Location: LABCELL_X17_Y32_N18
\cpu1|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~3_combout\ = ( \cpu1|u0|IR\(3) & ( \cpu1|u0|mcode|Mux62~0_combout\ & ( \cpu1|u0|IR\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_IR\(0),
	datae => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux62~0_combout\,
	combout => \cpu1|process_0~3_combout\);

-- Location: LABCELL_X12_Y31_N30
\cpu1|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~4_combout\ = ( \cpu1|u0|mcode|Mux92~0_combout\ & ( !\cpu1|process_0~3_combout\ ) ) # ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( !\cpu1|process_0~3_combout\ & ( (!\cpu1|u0|mcode|Mux57~3_combout\) # ((!\cpu1|u0|mcode|Mux92~3_combout\) # 
-- (\cpu1|u0|IR\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~3_combout\,
	datac => \cpu1|u0|ALT_INV_IR\(6),
	datad => \cpu1|u0|mcode|ALT_INV_Mux92~3_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	dataf => \cpu1|ALT_INV_process_0~3_combout\,
	combout => \cpu1|process_0~4_combout\);

-- Location: LABCELL_X14_Y35_N30
\cpu1|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~5_combout\ = ( \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ( \cpu1|process_0~4_combout\ & ( (\cpu1|u0|Equal4~1_combout\ & \cpu1|u0|Equal57~1_combout\) ) ) ) # ( !\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ( \cpu1|process_0~4_combout\ & ( 
-- \cpu1|u0|Equal57~1_combout\ ) ) ) # ( \cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ( !\cpu1|process_0~4_combout\ & ( (\cpu1|u0|Equal4~1_combout\ & (\cpu1|u0|Equal57~1_combout\ & ((!\cpu1|u0|mcode|Mux279~0_combout\) # (\cpu1|u0|IR\(7))))) ) ) ) # ( 
-- !\cpu1|u0|mcode|Set_Addr_To[2]~0_combout\ & ( !\cpu1|process_0~4_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & ((!\cpu1|u0|mcode|Mux279~0_combout\) # (\cpu1|u0|IR\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000001000000010100001111000011110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal4~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(7),
	datae => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~0_combout\,
	dataf => \cpu1|ALT_INV_process_0~4_combout\,
	combout => \cpu1|process_0~5_combout\);

-- Location: LABCELL_X14_Y35_N9
\cpu1|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|process_0~6_combout\ = ( \cpu1|u0|mcode|Mux262~1_combout\ & ( \cpu1|process_0~5_combout\ & ( (!\cpu1|u0|ISet[1]~DUPLICATE_q\) # (\cpu1|process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ALT_INV_process_0~2_combout\,
	datac => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux262~1_combout\,
	dataf => \cpu1|ALT_INV_process_0~5_combout\,
	combout => \cpu1|process_0~6_combout\);

-- Location: LABCELL_X24_Y35_N48
\cpu1|IORQ_n~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|IORQ_n~0_combout\ = ( \cpu1|process_0~6_combout\ & ( \cpu1|u0|mcode|Mux298~3_combout\ & ( (!\cpu1|u0|mcode|Mux57~4_combout\) # ((\cpu1|u0|Equal57~1_combout\ & \cpu1|u0|IntCycle~DUPLICATE_q\)) ) ) ) # ( !\cpu1|process_0~6_combout\ & ( 
-- \cpu1|u0|mcode|Mux298~3_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & ((!\cpu1|u0|mcode|Mux57~4_combout\ & (!\cpu1|u0|mcode|Mux262~1_combout\)) # (\cpu1|u0|mcode|Mux57~4_combout\ & ((\cpu1|u0|IntCycle~DUPLICATE_q\))))) ) ) ) # ( \cpu1|process_0~6_combout\ & 
-- ( !\cpu1|u0|mcode|Mux298~3_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & (\cpu1|u0|mcode|Mux57~4_combout\ & \cpu1|u0|IntCycle~DUPLICATE_q\)) ) ) ) # ( !\cpu1|process_0~6_combout\ & ( !\cpu1|u0|mcode|Mux298~3_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & 
-- (\cpu1|u0|mcode|Mux57~4_combout\ & \cpu1|u0|IntCycle~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101000000010001011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux262~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datad => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datae => \cpu1|ALT_INV_process_0~6_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux298~3_combout\,
	combout => \cpu1|IORQ_n~0_combout\);

-- Location: FF_X24_Y35_N50
\cpu1|IORQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|IORQ_n~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|IORQ_n~q\);

-- Location: LABCELL_X14_Y35_N15
\cpu1|RD_n~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|RD_n~0_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & !\cpu1|u0|IntCycle~q\) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|process_0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datac => \cpu1|ALT_INV_process_0~6_combout\,
	datad => \cpu1|u0|ALT_INV_IntCycle~q\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|RD_n~0_combout\);

-- Location: FF_X14_Y35_N17
\cpu1|RD_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|RD_n~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|RD_n~q\);

-- Location: LABCELL_X24_Y35_N36
\n_ioRD~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_ioRD~0_combout\ = ( \cpu1|RD_n~q\ & ( \cpu1|IORQ_n~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_IORQ_n~q\,
	dataf => \cpu1|ALT_INV_RD_n~q\,
	combout => \n_ioRD~0_combout\);

-- Location: LABCELL_X21_Y33_N39
\comb~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~6_combout\ = LCELL(( \n_interface1CS~0_combout\ & ( (\n_ioRD~0_combout\ & (!\cpu1|u0|A\(3) & \n_interface1CS~1_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_ioRD~0_combout\,
	datac => \cpu1|u0|ALT_INV_A\(3),
	datad => \ALT_INV_n_interface1CS~1_combout\,
	dataf => \ALT_INV_n_interface1CS~0_combout\,
	combout => \comb~6_combout\);

-- Location: LABCELL_X19_Y34_N57
\io1|dataOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|dataOut~1_combout\ = ( \io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\ & ( \io1|txByteWritten~q\ & ( (\cpu1|u0|A\(0)) # (\io1|txByteSent~q\) ) ) ) # ( !\io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\ & ( \io1|txByteWritten~q\ & ( 
-- (\io1|txByteSent~q\ & !\cpu1|u0|A\(0)) ) ) ) # ( \io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\ & ( !\io1|txByteWritten~q\ & ( (!\io1|txByteSent~q\) # (\cpu1|u0|A\(0)) ) ) ) # ( !\io1|rxBuffer_rtl_0|auto_generated|ram_block1a1\ & ( 
-- !\io1|txByteWritten~q\ & ( (!\io1|txByteSent~q\ & !\cpu1|u0|A\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000101110111011101101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txByteSent~q\,
	datab => \cpu1|u0|ALT_INV_A\(0),
	datae => \io1|rxBuffer_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \io1|ALT_INV_txByteWritten~q\,
	combout => \io1|dataOut~1_combout\);

-- Location: FF_X19_Y34_N59
\io1|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~6_combout\,
	d => \io1|dataOut~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(1));

-- Location: LABCELL_X14_Y34_N33
\cpu1|u0|IR~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~11_combout\ = ( \io2|dataOut\(1) & ( (!\cpuDataIn[3]~2_combout\) # (\io4|dataOut\(1)) ) ) # ( !\io2|dataOut\(1) & ( (\cpuDataIn[3]~2_combout\ & \io4|dataOut\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_cpuDataIn[3]~2_combout\,
	datad => \io4|ALT_INV_dataOut\(1),
	dataf => \io2|ALT_INV_dataOut\(1),
	combout => \cpu1|u0|IR~11_combout\);

-- Location: LABCELL_X10_Y34_N6
\cpu1|u0|IR~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~1_combout\ = ( \cpuDataIn[1]~4_combout\ & ( \cpu1|u0|IR~11_combout\ & ( (((\cpu1|u0|IR[7]~0_combout\) # (\cpuDataIn[3]~1_combout\)) # (\cpuDataIn[3]~2_combout\)) # (\io1|dataOut\(1)) ) ) ) # ( !\cpuDataIn[1]~4_combout\ & ( 
-- \cpu1|u0|IR~11_combout\ & ( (((\io1|dataOut\(1) & !\cpuDataIn[3]~2_combout\)) # (\cpu1|u0|IR[7]~0_combout\)) # (\cpuDataIn[3]~1_combout\) ) ) ) # ( \cpuDataIn[1]~4_combout\ & ( !\cpu1|u0|IR~11_combout\ & ( ((!\cpuDataIn[3]~1_combout\ & 
-- ((\cpuDataIn[3]~2_combout\) # (\io1|dataOut\(1))))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( !\cpuDataIn[1]~4_combout\ & ( !\cpu1|u0|IR~11_combout\ & ( ((\io1|dataOut\(1) & (!\cpuDataIn[3]~2_combout\ & !\cpuDataIn[3]~1_combout\))) # 
-- (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111011100001111111101001111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_dataOut\(1),
	datab => \ALT_INV_cpuDataIn[3]~2_combout\,
	datac => \ALT_INV_cpuDataIn[3]~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datae => \ALT_INV_cpuDataIn[1]~4_combout\,
	dataf => \cpu1|u0|ALT_INV_IR~11_combout\,
	combout => \cpu1|u0|IR~1_combout\);

-- Location: FF_X10_Y34_N8
\cpu1|u0|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(1));

-- Location: MLABCELL_X13_Y33_N54
\cpu1|u0|alu|Q_t~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|alu|Q_t~4_combout\ = ( \cpu1|u0|IR\(2) & ( !\cpu1|u0|IR\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(1),
	dataf => \cpu1|u0|ALT_INV_IR\(2),
	combout => \cpu1|u0|alu|Q_t~4_combout\);

-- Location: LABCELL_X10_Y32_N36
\cpu1|u0|ISet[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ISet[1]~2_combout\ = ( !\cpu1|u0|mcode|Mux92~0_combout\ & ( (\cpu1|u0|alu|Q_t~4_combout\ & (\cpu1|u0|Equal3~0_combout\ & (\cpu1|u0|mcode|Mux279~0_combout\ & !\cpu1|u0|process_0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|alu|ALT_INV_Q_t~4_combout\,
	datab => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datad => \cpu1|u0|ALT_INV_process_0~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux92~0_combout\,
	combout => \cpu1|u0|ISet[1]~2_combout\);

-- Location: LABCELL_X10_Y33_N30
\cpu1|u0|ISet~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ISet~1_combout\ = ( \cpu1|u0|ISet~0_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (\cpu1|u0|Equal57~0_combout\)) # (\cpu1|u0|process_0~0_combout\ & ((\cpu1|u0|mcode|Mux57~0_combout\))) ) ) # ( !\cpu1|u0|ISet~0_combout\ & ( 
-- (!\cpu1|u0|process_0~0_combout\ & \cpu1|u0|Equal57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	dataf => \cpu1|u0|ALT_INV_ISet~0_combout\,
	combout => \cpu1|u0|ISet~1_combout\);

-- Location: LABCELL_X10_Y33_N48
\cpu1|u0|ISet[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ISet[1]~3_combout\ = ( \cpu1|u0|ISet~1_combout\ & ( (\cpu1|u0|ISet[1]~2_combout\ & (!\cpu1|u0|Equal10~0_combout\ $ (!\cpu1|u0|Equal56~0_combout\))) ) ) # ( !\cpu1|u0|ISet~1_combout\ & ( \cpu1|u0|ISet\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_ISet[1]~2_combout\,
	datab => \cpu1|u0|ALT_INV_Equal10~0_combout\,
	datac => \cpu1|u0|ALT_INV_Equal56~0_combout\,
	datad => \cpu1|u0|ALT_INV_ISet\(1),
	dataf => \cpu1|u0|ALT_INV_ISet~1_combout\,
	combout => \cpu1|u0|ISet[1]~3_combout\);

-- Location: FF_X10_Y33_N50
\cpu1|u0|ISet[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ISet[1]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ISet[1]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y33_N15
\cpu1|u0|mcode|Mux279~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux279~0_combout\ = ( !\cpu1|u0|ISet[0]~DUPLICATE_q\ & ( !\cpu1|u0|ISet[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|ALT_INV_ISet[0]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux279~0_combout\);

-- Location: LABCELL_X17_Y34_N0
\cpu1|u0|mcode|Mux264~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux264~1_combout\ = ( \cpu1|u0|mcode|Mux88~0_combout\ & ( ((\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux80~0_combout\)) # (\cpu1|u0|mcode|Mux264~0_combout\) ) ) # ( !\cpu1|u0|mcode|Mux88~0_combout\ & ( 
-- (\cpu1|u0|mcode|Mux279~0_combout\ & \cpu1|u0|mcode|Mux80~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux264~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux80~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux88~0_combout\,
	combout => \cpu1|u0|mcode|Mux264~1_combout\);

-- Location: LABCELL_X17_Y34_N54
\cpu1|u0|TmpAddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TmpAddr~3_combout\ = ( \cpu1|u0|Add5~5_sumout\ & ( (\cpu1|u0|Equal57~2_combout\ & ((!\cpu1|u0|mcode|Mux264~1_combout\ & (\cpu1|u0|mcode|Mux57~0_combout\)) # (\cpu1|u0|mcode|Mux264~1_combout\ & ((\cpu1|DI_Reg\(1)))))) ) ) # ( 
-- !\cpu1|u0|Add5~5_sumout\ & ( (\cpu1|u0|Equal57~2_combout\ & (\cpu1|u0|mcode|Mux264~1_combout\ & \cpu1|DI_Reg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010000000100110001000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datab => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux264~1_combout\,
	datad => \cpu1|ALT_INV_DI_Reg\(1),
	dataf => \cpu1|u0|ALT_INV_Add5~5_sumout\,
	combout => \cpu1|u0|TmpAddr~3_combout\);

-- Location: FF_X17_Y34_N55
\cpu1|u0|TmpAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TmpAddr~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|TmpAddr[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TmpAddr\(1));

-- Location: MLABCELL_X18_Y32_N36
\cpu1|u0|A~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~10_combout\ = ( \cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( !\cpu1|u0|SP\(1) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|DI_Reg\(1) ) ) ) # ( \cpu1|u0|A[7]~1_combout\ 
-- & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|PC\(1) ) ) ) # ( !\cpu1|u0|A[7]~1_combout\ & ( !\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & ( \cpu1|u0|Add1~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_SP\(1),
	datab => \cpu1|u0|ALT_INV_PC\(1),
	datac => \cpu1|u0|ALT_INV_Add1~5_sumout\,
	datad => \cpu1|ALT_INV_DI_Reg\(1),
	datae => \cpu1|u0|ALT_INV_A[7]~1_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	combout => \cpu1|u0|A~10_combout\);

-- Location: LABCELL_X24_Y35_N18
\cpu1|u0|A~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|A~11_combout\ = ( \cpu1|u0|A[7]~6_combout\ & ( \cpu1|u0|A~10_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(1))) # (\cpu1|u0|A[7]~7_combout\ & ((\cpu1|u0|Regs|Mux40~3_combout\))) ) ) ) # ( !\cpu1|u0|A[7]~6_combout\ & ( 
-- \cpu1|u0|A~10_combout\ & ( (\cpu1|u0|A[7]~7_combout\) # (\cpu1|u0|R\(1)) ) ) ) # ( \cpu1|u0|A[7]~6_combout\ & ( !\cpu1|u0|A~10_combout\ & ( (!\cpu1|u0|A[7]~7_combout\ & (\cpu1|u0|TmpAddr\(1))) # (\cpu1|u0|A[7]~7_combout\ & 
-- ((\cpu1|u0|Regs|Mux40~3_combout\))) ) ) ) # ( !\cpu1|u0|A[7]~6_combout\ & ( !\cpu1|u0|A~10_combout\ & ( (\cpu1|u0|R\(1) & !\cpu1|u0|A[7]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TmpAddr\(1),
	datab => \cpu1|u0|Regs|ALT_INV_Mux40~3_combout\,
	datac => \cpu1|u0|ALT_INV_R\(1),
	datad => \cpu1|u0|ALT_INV_A[7]~7_combout\,
	datae => \cpu1|u0|ALT_INV_A[7]~6_combout\,
	dataf => \cpu1|u0|ALT_INV_A~10_combout\,
	combout => \cpu1|u0|A~11_combout\);

-- Location: FF_X24_Y35_N20
\cpu1|u0|A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|A~11_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|A\(1));

-- Location: MLABCELL_X23_Y35_N9
\n_interface1CS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_interface1CS~0_combout\ = ( !\cpu1|u0|A\(2) & ( !\cpu1|u0|A\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(1),
	dataf => \cpu1|u0|ALT_INV_A\(2),
	combout => \n_interface1CS~0_combout\);

-- Location: LABCELL_X25_Y33_N15
\n_interface1CS~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_interface1CS~2_combout\ = ( \n_ioWR~combout\ & ( \n_ioRD~0_combout\ & ( (\n_interface1CS~0_combout\ & (\n_interface1CS~1_combout\ & !\cpu1|u0|A\(3))) ) ) ) # ( !\n_ioWR~combout\ & ( \n_ioRD~0_combout\ & ( (\n_interface1CS~0_combout\ & 
-- (\n_interface1CS~1_combout\ & !\cpu1|u0|A\(3))) ) ) ) # ( !\n_ioWR~combout\ & ( !\n_ioRD~0_combout\ & ( (\n_interface1CS~0_combout\ & (\n_interface1CS~1_combout\ & !\cpu1|u0|A\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_n_interface1CS~0_combout\,
	datab => \ALT_INV_n_interface1CS~1_combout\,
	datac => \cpu1|u0|ALT_INV_A\(3),
	datae => \ALT_INV_n_ioWR~combout\,
	dataf => \ALT_INV_n_ioRD~0_combout\,
	combout => \n_interface1CS~2_combout\);

-- Location: LABCELL_X19_Y35_N42
\cpuDataIn[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpuDataIn[3]~1_combout\ = ( \n_interface2CS~0_combout\ & ( \n_interface4CS~0_combout\ & ( !\n_interface1CS~2_combout\ ) ) ) # ( !\n_interface2CS~0_combout\ & ( \n_interface4CS~0_combout\ & ( !\n_interface1CS~2_combout\ ) ) ) # ( 
-- \n_interface2CS~0_combout\ & ( !\n_interface4CS~0_combout\ & ( !\n_interface1CS~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_n_interface1CS~2_combout\,
	datae => \ALT_INV_n_interface2CS~0_combout\,
	dataf => \ALT_INV_n_interface4CS~0_combout\,
	combout => \cpuDataIn[3]~1_combout\);

-- Location: MLABCELL_X9_Y33_N3
\cpu1|u0|IR~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~13_combout\ = ( \io4|dataOut\(0) & ( (\io2|dataOut\(0)) # (\cpuDataIn[3]~2_combout\) ) ) # ( !\io4|dataOut\(0) & ( (!\cpuDataIn[3]~2_combout\ & \io2|dataOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_cpuDataIn[3]~2_combout\,
	datad => \io2|ALT_INV_dataOut\(0),
	dataf => \io4|ALT_INV_dataOut\(0),
	combout => \cpu1|u0|IR~13_combout\);

-- Location: MLABCELL_X9_Y33_N18
\cpu1|u0|IR~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|IR~7_combout\ = ( \cpu1|u0|IR~13_combout\ & ( \cpuDataIn[0]~0_combout\ & ( (((\io1|dataOut\(0)) # (\cpu1|u0|IR[7]~0_combout\)) # (\cpuDataIn[3]~2_combout\)) # (\cpuDataIn[3]~1_combout\) ) ) ) # ( !\cpu1|u0|IR~13_combout\ & ( 
-- \cpuDataIn[0]~0_combout\ & ( ((!\cpuDataIn[3]~1_combout\ & ((\io1|dataOut\(0)) # (\cpuDataIn[3]~2_combout\)))) # (\cpu1|u0|IR[7]~0_combout\) ) ) ) # ( \cpu1|u0|IR~13_combout\ & ( !\cpuDataIn[0]~0_combout\ & ( (((!\cpuDataIn[3]~2_combout\ & 
-- \io1|dataOut\(0))) # (\cpu1|u0|IR[7]~0_combout\)) # (\cpuDataIn[3]~1_combout\) ) ) ) # ( !\cpu1|u0|IR~13_combout\ & ( !\cpuDataIn[0]~0_combout\ & ( ((!\cpuDataIn[3]~1_combout\ & (!\cpuDataIn[3]~2_combout\ & \io1|dataOut\(0)))) # 
-- (\cpu1|u0|IR[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001111010111111101111100101111101011110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cpuDataIn[3]~1_combout\,
	datab => \ALT_INV_cpuDataIn[3]~2_combout\,
	datac => \cpu1|u0|ALT_INV_IR[7]~0_combout\,
	datad => \io1|ALT_INV_dataOut\(0),
	datae => \cpu1|u0|ALT_INV_IR~13_combout\,
	dataf => \ALT_INV_cpuDataIn[0]~0_combout\,
	combout => \cpu1|u0|IR~7_combout\);

-- Location: FF_X9_Y33_N20
\cpu1|u0|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|IR~7_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sclr => \cpu1|u0|IR[7]~2_combout\,
	ena => \cpu1|u0|IR~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|IR\(0));

-- Location: LABCELL_X10_Y32_N42
\cpu1|u0|mcode|Mux86~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux86~1_combout\ = ( \cpu1|u0|IR\(6) & ( \cpu1|u0|IR\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_IR\(0),
	dataf => \cpu1|u0|ALT_INV_IR\(6),
	combout => \cpu1|u0|mcode|Mux86~1_combout\);

-- Location: LABCELL_X10_Y32_N39
\cpu1|u0|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal3~0_combout\ = ( \cpu1|u0|IR\(7) & ( (\cpu1|u0|mcode|Mux86~1_combout\ & \cpu1|u0|IR\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux86~1_combout\,
	datad => \cpu1|u0|ALT_INV_IR\(3),
	dataf => \cpu1|u0|ALT_INV_IR\(7),
	combout => \cpu1|u0|Equal3~0_combout\);

-- Location: LABCELL_X10_Y32_N33
\cpu1|u0|XY_Ind~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|XY_Ind~0_combout\ = ( \cpu1|u0|mcode|Mux279~0_combout\ & ( \cpu1|u0|mcode|Mux228~0_combout\ & ( \cpu1|u0|Equal3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Equal3~0_combout\,
	datae => \cpu1|u0|mcode|ALT_INV_Mux279~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux228~0_combout\,
	combout => \cpu1|u0|XY_Ind~0_combout\);

-- Location: LABCELL_X10_Y33_N27
\cpu1|u0|XY_Ind~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|XY_Ind~1_combout\ = ( \cpu1|u0|Equal57~0_combout\ & ( (!\cpu1|u0|process_0~0_combout\ & (\cpu1|u0|XY_Ind~0_combout\ & ((\cpu1|u0|XY_Ind~q\)))) # (\cpu1|u0|process_0~0_combout\ & (((\cpu1|u0|XY_Ind~q\) # (\cpu1|u0|mcode|Mux57~0_combout\)))) ) ) # 
-- ( !\cpu1|u0|Equal57~0_combout\ & ( ((\cpu1|u0|process_0~0_combout\ & \cpu1|u0|mcode|Mux57~0_combout\)) # (\cpu1|u0|XY_Ind~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011011101110000001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_XY_Ind~0_combout\,
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datad => \cpu1|u0|ALT_INV_XY_Ind~q\,
	dataf => \cpu1|u0|ALT_INV_Equal57~0_combout\,
	combout => \cpu1|u0|XY_Ind~1_combout\);

-- Location: FF_X10_Y33_N28
\cpu1|u0|XY_Ind\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|XY_Ind~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|XY_Ind~q\);

-- Location: LABCELL_X7_Y35_N45
\cpu1|u0|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_1~0_combout\ = ( !\cpu1|u0|RegAddrA~0_combout\ & ( !\cpu1|u0|XY_Ind~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_XY_Ind~q\,
	dataf => \cpu1|u0|ALT_INV_RegAddrA~0_combout\,
	combout => \cpu1|u0|process_1~0_combout\);

-- Location: LABCELL_X17_Y33_N54
\cpu1|u0|Pre_XY_F_M[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Pre_XY_F_M[0]~0_combout\ = ( !\cpu1|u0|Equal0~3_combout\ & ( \cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|process_1~0_combout\ & \cpu1|u0|NextIs_XY_Fetch~0_combout\) ) ) ) # ( !\cpu1|u0|Equal0~3_combout\ & ( 
-- !\cpu1|u0|mcode|Set_Addr_To[0]~9_combout\ & ( (\cpu1|u0|process_1~0_combout\ & (((!\cpu1|u0|mcode|Set_Addr_To[1]~1_combout\ & !\cpu1|u0|mcode|Set_Addr_To[2]~8_combout\)) # (\cpu1|u0|NextIs_XY_Fetch~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010101000000000000000000000000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_1~0_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[1]~1_combout\,
	datac => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[2]~8_combout\,
	datad => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~0_combout\,
	datae => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Set_Addr_To[0]~9_combout\,
	combout => \cpu1|u0|Pre_XY_F_M[0]~0_combout\);

-- Location: FF_X18_Y34_N5
\cpu1|u0|Pre_XY_F_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Pre_XY_F_M[0]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Pre_XY_F_M[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Pre_XY_F_M\(0));

-- Location: MLABCELL_X18_Y34_N30
\cpu1|u0|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Add10~1_combout\ = ( \cpu1|u0|Pre_XY_F_M\(1) & ( (!\cpu1|u0|process_7~0_combout\ & ((!\cpu1|u0|MCycle\(0) $ (\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|process_7~0_combout\ & (!\cpu1|u0|Pre_XY_F_M\(0))) ) ) # ( !\cpu1|u0|Pre_XY_F_M\(1) & ( 
-- (!\cpu1|u0|process_7~0_combout\ & ((!\cpu1|u0|MCycle\(0) $ (\cpu1|u0|MCycle[1]~DUPLICATE_q\)))) # (\cpu1|u0|process_7~0_combout\ & (\cpu1|u0|Pre_XY_F_M\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010100110101110001010011010111001010001110101100101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Pre_XY_F_M\(0),
	datab => \cpu1|u0|ALT_INV_MCycle\(0),
	datac => \cpu1|u0|ALT_INV_process_7~0_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_Pre_XY_F_M\(1),
	combout => \cpu1|u0|Add10~1_combout\);

-- Location: LABCELL_X10_Y36_N42
\cpu1|u0|MCycle[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|MCycle[1]~1_combout\ = ( \cpu1|u0|NextIs_XY_Fetch~1_combout\ & ( (!\cpu1|u0|Equal0~3_combout\) # (\cpu1|u0|MCycle\(1)) ) ) # ( !\cpu1|u0|NextIs_XY_Fetch~1_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & (\cpu1|u0|Add10~1_combout\ & 
-- (!\cpu1|u0|MCycle[2]~0_combout\))) # (\cpu1|u0|Equal0~3_combout\ & (((\cpu1|u0|MCycle\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datab => \cpu1|u0|ALT_INV_Add10~1_combout\,
	datac => \cpu1|u0|ALT_INV_MCycle[2]~0_combout\,
	datad => \cpu1|u0|ALT_INV_MCycle\(1),
	dataf => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\,
	combout => \cpu1|u0|MCycle[1]~1_combout\);

-- Location: FF_X10_Y36_N44
\cpu1|u0|MCycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|MCycle[1]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycle\(1));

-- Location: LABCELL_X14_Y36_N51
\cpu1|u0|mcode|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux57~0_combout\ = ( \cpu1|u0|MCycle\(2) & ( (\cpu1|u0|MCycle\(0) & \cpu1|u0|MCycle\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_MCycle\(0),
	datad => \cpu1|u0|ALT_INV_MCycle\(1),
	dataf => \cpu1|u0|ALT_INV_MCycle\(2),
	combout => \cpu1|u0|mcode|Mux57~0_combout\);

-- Location: LABCELL_X14_Y35_N54
\cpu1|u0|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal0~2_combout\ = ( !\cpu1|u0|TState\(2) & ( \cpu1|u0|mcode|Mux57~4_combout\ ) ) # ( \cpu1|u0|TState\(2) & ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|mcode|Mux57~0_combout\ ) ) ) # ( !\cpu1|u0|TState\(2) & ( 
-- !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|mcode|Mux57~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	datae => \cpu1|u0|ALT_INV_TState\(2),
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	combout => \cpu1|u0|Equal0~2_combout\);

-- Location: LABCELL_X16_Y35_N27
\cpu1|u0|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal0~3_combout\ = ( \cpu1|u0|Equal0~1_combout\ ) # ( !\cpu1|u0|Equal0~1_combout\ & ( (\cpu1|u0|Equal0~0_combout\) # (\cpu1|u0|Equal0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_Equal0~2_combout\,
	datad => \cpu1|u0|ALT_INV_Equal0~0_combout\,
	dataf => \cpu1|u0|ALT_INV_Equal0~1_combout\,
	combout => \cpu1|u0|Equal0~3_combout\);

-- Location: FF_X7_Y35_N52
\cpu1|u0|Auto_Wait_t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	asdata => \cpu1|u0|Auto_Wait_t1~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Auto_Wait_t2~q\);

-- Location: LABCELL_X7_Y35_N51
\cpu1|u0|TState[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TState[1]~0_combout\ = ( \cpu1|u0|IntCycle~DUPLICATE_q\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & (\cpu1|u0|Equal0~3_combout\ & !\cpu1|u0|Auto_Wait_t2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datad => \cpu1|u0|ALT_INV_Auto_Wait_t2~q\,
	dataf => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	combout => \cpu1|u0|TState[1]~0_combout\);

-- Location: LABCELL_X7_Y35_N48
\cpu1|u0|TState[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TState[1]~3_combout\ = ( \cpu1|u0|TState[1]~0_combout\ & ( \cpu1|u0|TState\(1) ) ) # ( !\cpu1|u0|TState[1]~0_combout\ & ( (\cpu1|u0|Equal0~3_combout\ & (!\cpu1|u0|TState[0]~DUPLICATE_q\ $ (!\cpu1|u0|TState\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datac => \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_TState\(1),
	dataf => \cpu1|u0|ALT_INV_TState[1]~0_combout\,
	combout => \cpu1|u0|TState[1]~3_combout\);

-- Location: FF_X7_Y35_N50
\cpu1|u0|TState[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TState[1]~3_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TState[1]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y35_N42
\cpu1|u0|TState[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TState[2]~1_combout\ = ( \cpu1|u0|TState[1]~0_combout\ & ( \cpu1|u0|TState\(2) ) ) # ( !\cpu1|u0|TState[1]~0_combout\ & ( (\cpu1|u0|Equal0~3_combout\ & (!\cpu1|u0|TState\(2) $ (((!\cpu1|u0|TState[1]~DUPLICATE_q\) # 
-- (!\cpu1|u0|TState[0]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110010000000010011001000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_TState[1]~DUPLICATE_q\,
	datab => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datac => \cpu1|u0|ALT_INV_TState[0]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_TState\(2),
	dataf => \cpu1|u0|ALT_INV_TState[1]~0_combout\,
	combout => \cpu1|u0|TState[2]~1_combout\);

-- Location: FF_X7_Y35_N43
\cpu1|u0|TState[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TState[2]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TState\(2));

-- Location: LABCELL_X6_Y34_N24
\cpu1|u0|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_0~0_combout\ = ( \cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|TState\(2) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( \cpu1|u0|TState\(2) ) ) # ( !\cpu1|u0|mcode|Mux57~4_combout\ & ( !\cpu1|u0|TState\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	dataf => \cpu1|u0|ALT_INV_TState\(2),
	combout => \cpu1|u0|process_0~0_combout\);

-- Location: LABCELL_X10_Y33_N0
\cpu1|u0|ISet[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|ISet[0]~4_combout\ = ( \cpu1|u0|ISet\(0) & ( \cpu1|u0|ISet~1_combout\ & ( (\cpu1|u0|ISet~0_combout\) # (\cpu1|u0|process_0~0_combout\) ) ) ) # ( !\cpu1|u0|ISet\(0) & ( \cpu1|u0|ISet~1_combout\ & ( (\cpu1|u0|ISet~0_combout\) # 
-- (\cpu1|u0|process_0~0_combout\) ) ) ) # ( \cpu1|u0|ISet\(0) & ( !\cpu1|u0|ISet~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_process_0~0_combout\,
	datac => \cpu1|u0|ALT_INV_ISet~0_combout\,
	datae => \cpu1|u0|ALT_INV_ISet\(0),
	dataf => \cpu1|u0|ALT_INV_ISet~1_combout\,
	combout => \cpu1|u0|ISet[0]~4_combout\);

-- Location: FF_X10_Y33_N1
\cpu1|u0|ISet[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|ISet[0]~4_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|ISet\(0));

-- Location: LABCELL_X10_Y32_N24
\cpu1|u0|mcode|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Equal8~0_combout\ = (\cpu1|u0|ISet\(0) & !\cpu1|u0|ISet[1]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_ISet\(0),
	datad => \cpu1|u0|ALT_INV_ISet[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Equal8~0_combout\);

-- Location: LABCELL_X14_Y34_N9
\cpu1|u0|process_7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|process_7~0_combout\ = ( \cpu1|u0|mcode|Mux57~1_combout\ ) # ( !\cpu1|u0|mcode|Mux57~1_combout\ & ( (!\cpu1|u0|mcode|Equal8~0_combout\ & \cpu1|u0|mcode|Mux57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|mcode|ALT_INV_Equal8~0_combout\,
	datad => \cpu1|u0|mcode|ALT_INV_Mux57~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux57~1_combout\,
	combout => \cpu1|u0|process_7~0_combout\);

-- Location: FF_X18_Y34_N4
\cpu1|u0|Pre_XY_F_M[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|Pre_XY_F_M[0]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \cpu1|u0|Pre_XY_F_M[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|Pre_XY_F_M[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y36_N6
\cpu1|u0|MCycle[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|MCycle[0]~2_combout\ = ( \cpu1|u0|MCycle\(0) & ( \cpu1|u0|NextIs_XY_Fetch~1_combout\ ) ) # ( !\cpu1|u0|MCycle\(0) & ( \cpu1|u0|NextIs_XY_Fetch~1_combout\ & ( !\cpu1|u0|Equal0~3_combout\ ) ) ) # ( \cpu1|u0|MCycle\(0) & ( 
-- !\cpu1|u0|NextIs_XY_Fetch~1_combout\ & ( ((\cpu1|u0|process_7~0_combout\ & \cpu1|u0|Pre_XY_F_M[0]~DUPLICATE_q\)) # (\cpu1|u0|Equal0~3_combout\) ) ) ) # ( !\cpu1|u0|MCycle\(0) & ( !\cpu1|u0|NextIs_XY_Fetch~1_combout\ & ( (!\cpu1|u0|Equal0~3_combout\ & 
-- ((!\cpu1|u0|process_7~0_combout\ & ((!\cpu1|u0|process_7~1_combout\))) # (\cpu1|u0|process_7~0_combout\ & (\cpu1|u0|Pre_XY_F_M[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000100000000000100011111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_process_7~0_combout\,
	datab => \cpu1|u0|ALT_INV_Pre_XY_F_M[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_process_7~1_combout\,
	datad => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	datae => \cpu1|u0|ALT_INV_MCycle\(0),
	dataf => \cpu1|u0|ALT_INV_NextIs_XY_Fetch~1_combout\,
	combout => \cpu1|u0|MCycle[0]~2_combout\);

-- Location: FF_X10_Y36_N7
\cpu1|u0|MCycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|MCycle[0]~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|MCycle\(0));

-- Location: MLABCELL_X9_Y35_N18
\cpu1|u0|mcode|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|mcode|Mux57~4_combout\ = ( !\cpu1|u0|MCycle\(2) & ( !\cpu1|u0|MCycle[1]~DUPLICATE_q\ & ( !\cpu1|u0|MCycle\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|u0|ALT_INV_MCycle\(0),
	datae => \cpu1|u0|ALT_INV_MCycle\(2),
	dataf => \cpu1|u0|ALT_INV_MCycle[1]~DUPLICATE_q\,
	combout => \cpu1|u0|mcode|Mux57~4_combout\);

-- Location: LABCELL_X7_Y35_N21
\cpu1|u0|TState~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|TState~2_combout\ = ( \cpu1|u0|TState\(0) & ( \cpu1|u0|Equal0~3_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & (!\cpu1|u0|Auto_Wait_t2~q\ & \cpu1|u0|IntCycle~DUPLICATE_q\)) ) ) ) # ( !\cpu1|u0|TState\(0) & ( \cpu1|u0|Equal0~3_combout\ & ( 
-- (!\cpu1|u0|mcode|Mux57~4_combout\) # ((!\cpu1|u0|IntCycle~DUPLICATE_q\) # (\cpu1|u0|Auto_Wait_t2~q\)) ) ) ) # ( \cpu1|u0|TState\(0) & ( !\cpu1|u0|Equal0~3_combout\ ) ) # ( !\cpu1|u0|TState\(0) & ( !\cpu1|u0|Equal0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111011111110110000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datab => \cpu1|u0|ALT_INV_Auto_Wait_t2~q\,
	datac => \cpu1|u0|ALT_INV_IntCycle~DUPLICATE_q\,
	datae => \cpu1|u0|ALT_INV_TState\(0),
	dataf => \cpu1|u0|ALT_INV_Equal0~3_combout\,
	combout => \cpu1|u0|TState~2_combout\);

-- Location: FF_X7_Y35_N22
\cpu1|u0|TState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|TState~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|TState\(0));

-- Location: LABCELL_X14_Y35_N51
\cpu1|u0|Equal57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|Equal57~1_combout\ = ( !\cpu1|u0|TState\(1) & ( (\cpu1|u0|TState\(0) & !\cpu1|u0|TState\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_TState\(0),
	datad => \cpu1|u0|ALT_INV_TState\(2),
	dataf => \cpu1|u0|ALT_INV_TState\(1),
	combout => \cpu1|u0|Equal57~1_combout\);

-- Location: LABCELL_X14_Y35_N18
\cpu1|u0|DO[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO[4]~2_combout\ = ( \cpu1|u0|DO[4]~1_combout\ & ( (\cpu1|u0|Equal57~1_combout\ & !\cpu1|u0|Auto_Wait_t1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datab => \cpu1|u0|ALT_INV_Auto_Wait_t1~q\,
	dataf => \cpu1|u0|ALT_INV_DO[4]~1_combout\,
	combout => \cpu1|u0|DO[4]~2_combout\);

-- Location: LABCELL_X20_Y33_N51
\cpu1|u0|DO~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~5_combout\ = ( \cpu1|u0|DO[4]~3_combout\ & ( (\cpu1|u0|DO[4]~2_combout\ & \cpu1|u0|BusA[0]~DUPLICATE_q\) ) ) # ( !\cpu1|u0|DO[4]~3_combout\ & ( (!\cpu1|u0|DO[4]~2_combout\ & ((\cpu1|u0|DO\(0)))) # (\cpu1|u0|DO[4]~2_combout\ & 
-- (\cpu1|u0|BusB\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO[4]~2_combout\,
	datab => \cpu1|u0|ALT_INV_BusA[0]~DUPLICATE_q\,
	datac => \cpu1|u0|ALT_INV_BusB\(4),
	datad => \cpu1|u0|ALT_INV_DO\(0),
	dataf => \cpu1|u0|ALT_INV_DO[4]~3_combout\,
	combout => \cpu1|u0|DO~5_combout\);

-- Location: LABCELL_X20_Y33_N21
\cpu1|u0|DO~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|u0|DO~6_combout\ = ( \cpu1|u0|Save_Mux[0]~4_combout\ & ( \cpu1|u0|DO[4]~4_combout\ & ( ((\cpu1|u0|BusB\(0)) # (\cpu1|u0|DO~0_combout\)) # (\cpu1|u0|DO~5_combout\) ) ) ) # ( !\cpu1|u0|Save_Mux[0]~4_combout\ & ( \cpu1|u0|DO[4]~4_combout\ & ( 
-- (!\cpu1|u0|DO~0_combout\ & ((\cpu1|u0|BusB\(0)) # (\cpu1|u0|DO~5_combout\))) ) ) ) # ( \cpu1|u0|Save_Mux[0]~4_combout\ & ( !\cpu1|u0|DO[4]~4_combout\ & ( (\cpu1|u0|DO~0_combout\) # (\cpu1|u0|DO~5_combout\) ) ) ) # ( !\cpu1|u0|Save_Mux[0]~4_combout\ & ( 
-- !\cpu1|u0|DO[4]~4_combout\ & ( (\cpu1|u0|DO~5_combout\ & !\cpu1|u0|DO~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000111100000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO~5_combout\,
	datac => \cpu1|u0|ALT_INV_DO~0_combout\,
	datad => \cpu1|u0|ALT_INV_BusB\(0),
	datae => \cpu1|u0|ALT_INV_Save_Mux[0]~4_combout\,
	dataf => \cpu1|u0|ALT_INV_DO[4]~4_combout\,
	combout => \cpu1|u0|DO~6_combout\);

-- Location: FF_X20_Y33_N23
\cpu1|u0|DO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|u0|DO~6_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|u0|DO\(0));

-- Location: LABCELL_X14_Y35_N24
\cpu1|MREQ_n~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|MREQ_n~0_combout\ = ( !\cpu1|u0|mcode|Mux298~3_combout\ & ( (\cpu1|WR_n~0_combout\) # (\cpu1|process_0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_process_0~6_combout\,
	datad => \cpu1|ALT_INV_WR_n~0_combout\,
	dataf => \cpu1|u0|mcode|ALT_INV_Mux298~3_combout\,
	combout => \cpu1|MREQ_n~0_combout\);

-- Location: LABCELL_X14_Y35_N27
\cpu1|MREQ_n~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cpu1|MREQ_n~1_combout\ = ( \cpu1|MREQ_n~0_combout\ & ( (!\cpu1|u0|mcode|Mux57~4_combout\) # (((\cpu1|u0|Equal57~1_combout\ & !\cpu1|u0|IntCycle~q\)) # (\cpu1|u0|Equal57~2_combout\)) ) ) # ( !\cpu1|MREQ_n~0_combout\ & ( (\cpu1|u0|mcode|Mux57~4_combout\ & 
-- (((\cpu1|u0|Equal57~1_combout\ & !\cpu1|u0|IntCycle~q\)) # (\cpu1|u0|Equal57~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000011000100110000001111011111110011111101111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_Equal57~1_combout\,
	datab => \cpu1|u0|mcode|ALT_INV_Mux57~4_combout\,
	datac => \cpu1|u0|ALT_INV_Equal57~2_combout\,
	datad => \cpu1|u0|ALT_INV_IntCycle~q\,
	dataf => \cpu1|ALT_INV_MREQ_n~0_combout\,
	combout => \cpu1|MREQ_n~1_combout\);

-- Location: FF_X14_Y35_N28
\cpu1|MREQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpuClock~CLKENA0_outclk\,
	d => \cpu1|MREQ_n~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|MREQ_n~q\);

-- Location: LABCELL_X19_Y32_N6
\n_memWR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_memWR~0_combout\ = ( \cpu1|MREQ_n~q\ & ( !\cpu1|WR_n~q\ ) ) # ( !\cpu1|MREQ_n~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_WR_n~q\,
	datae => \cpu1|ALT_INV_MREQ_n~q\,
	combout => \n_memWR~0_combout\);

-- Location: LABCELL_X24_Y29_N51
\io2|kbd_ctl~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbd_ctl~2_combout\ = ( \io2|n_kbWR~q\ & ( \io2|LessThan16~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io2|ALT_INV_LessThan16~1_combout\,
	dataf => \io2|ALT_INV_n_kbWR~q\,
	combout => \io2|kbd_ctl~2_combout\);

-- Location: LABCELL_X24_Y29_N42
\io2|ps2ClkOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2ClkOut~0_combout\ = ( \io2|kbd_ctl~0_combout\ & ( \io2|ps2ClkOut~q\ ) ) # ( !\io2|kbd_ctl~0_combout\ & ( ((\io2|ps2ClkOut~q\ & ((!\io2|kbd_ctl~3_combout\) # (\io2|kbd_ctl~2_combout\)))) # (\io2|kbd_ctl~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110111001100111111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbd_ctl~2_combout\,
	datab => \io2|ALT_INV_kbd_ctl~1_combout\,
	datac => \io2|ALT_INV_kbd_ctl~3_combout\,
	datad => \io2|ALT_INV_ps2ClkOut~q\,
	dataf => \io2|ALT_INV_kbd_ctl~0_combout\,
	combout => \io2|ps2ClkOut~0_combout\);

-- Location: FF_X24_Y29_N43
\io2|ps2ClkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2ClkOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2ClkOut~q\);

-- Location: LABCELL_X25_Y27_N54
\io2|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mux1~1_combout\ = ( \io2|ps2WriteByte\(3) & ( (!\io2|ps2WriteClkCount\(0) & (!\io2|ps2WriteByte\(4) & !\io2|ps2WriteClkCount[1]~DUPLICATE_q\)) ) ) # ( !\io2|ps2WriteByte\(3) & ( ((!\io2|ps2WriteByte\(4)) # (\io2|ps2WriteClkCount[1]~DUPLICATE_q\)) # 
-- (\io2|ps2WriteClkCount\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111110100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount\(0),
	datac => \io2|ALT_INV_ps2WriteByte\(4),
	datad => \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2WriteByte\(3),
	combout => \io2|Mux1~1_combout\);

-- Location: LABCELL_X25_Y27_N18
\io2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mux1~0_combout\ = ( \io2|ps2WriteByte\(1) & ( \io2|ps2WriteByte\(0) & ( (\io2|ps2WriteClkCount[1]~DUPLICATE_q\ & ((!\io2|ps2WriteClkCount\(0) & ((!\io2|ps2WriteByte\(2)))) # (\io2|ps2WriteClkCount\(0) & (!\io2|ps2WriteByte\(3))))) ) ) ) # ( 
-- !\io2|ps2WriteByte\(1) & ( \io2|ps2WriteByte\(0) & ( (!\io2|ps2WriteClkCount\(0) & (((!\io2|ps2WriteByte\(2) & \io2|ps2WriteClkCount[1]~DUPLICATE_q\)))) # (\io2|ps2WriteClkCount\(0) & ((!\io2|ps2WriteByte\(3)) # 
-- ((!\io2|ps2WriteClkCount[1]~DUPLICATE_q\)))) ) ) ) # ( \io2|ps2WriteByte\(1) & ( !\io2|ps2WriteByte\(0) & ( (!\io2|ps2WriteClkCount\(0) & (((!\io2|ps2WriteByte\(2)) # (!\io2|ps2WriteClkCount[1]~DUPLICATE_q\)))) # (\io2|ps2WriteClkCount\(0) & 
-- (!\io2|ps2WriteByte\(3) & ((\io2|ps2WriteClkCount[1]~DUPLICATE_q\)))) ) ) ) # ( !\io2|ps2WriteByte\(1) & ( !\io2|ps2WriteByte\(0) & ( (!\io2|ps2WriteClkCount[1]~DUPLICATE_q\) # ((!\io2|ps2WriteClkCount\(0) & ((!\io2|ps2WriteByte\(2)))) # 
-- (\io2|ps2WriteClkCount\(0) & (!\io2|ps2WriteByte\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100100101010101110010001010101111001000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount\(0),
	datab => \io2|ALT_INV_ps2WriteByte\(3),
	datac => \io2|ALT_INV_ps2WriteByte\(2),
	datad => \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\,
	datae => \io2|ALT_INV_ps2WriteByte\(1),
	dataf => \io2|ALT_INV_ps2WriteByte\(0),
	combout => \io2|Mux1~0_combout\);

-- Location: LABCELL_X25_Y27_N12
\io2|kbWRParity~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWRParity~0_combout\ = ( \io2|Mux1~0_combout\ & ( (!\io2|ps2WriteClkCount\(3) & (!\io2|ps2WriteClkCount\(4) & ((!\io2|ps2WriteClkCount[2]~DUPLICATE_q\) # (\io2|Mux1~1_combout\)))) ) ) # ( !\io2|Mux1~0_combout\ & ( (!\io2|ps2WriteClkCount\(3) & 
-- (!\io2|ps2WriteClkCount\(4) & (\io2|ps2WriteClkCount[2]~DUPLICATE_q\ & \io2|Mux1~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100010000000100010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount\(3),
	datab => \io2|ALT_INV_ps2WriteClkCount\(4),
	datac => \io2|ALT_INV_ps2WriteClkCount[2]~DUPLICATE_q\,
	datad => \io2|ALT_INV_Mux1~1_combout\,
	dataf => \io2|ALT_INV_Mux1~0_combout\,
	combout => \io2|kbWRParity~0_combout\);

-- Location: LABCELL_X25_Y27_N0
\io2|Equal27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Equal27~0_combout\ = ( !\io2|ps2WriteClkCount\(4) & ( (\io2|ps2WriteClkCount\(3) & !\io2|ps2WriteClkCount[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_ps2WriteClkCount\(3),
	datad => \io2|ALT_INV_ps2WriteClkCount[2]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2WriteClkCount\(4),
	combout => \io2|Equal27~0_combout\);

-- Location: LABCELL_X25_Y27_N30
\io2|kbWRParity~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWRParity~3_combout\ = ( \io2|kbWRParity~2_combout\ & ( (!\io2|kbWRParity~q\ $ (!\io2|kbWRParity~0_combout\)) # (\io2|kbd_ctl~0_combout\) ) ) # ( !\io2|kbWRParity~2_combout\ & ( (\io2|kbd_ctl~0_combout\) # (\io2|kbWRParity~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_kbWRParity~q\,
	datac => \io2|ALT_INV_kbWRParity~0_combout\,
	datad => \io2|ALT_INV_kbd_ctl~0_combout\,
	dataf => \io2|ALT_INV_kbWRParity~2_combout\,
	combout => \io2|kbWRParity~3_combout\);

-- Location: FF_X25_Y27_N32
\io2|kbWRParity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|kbWRParity~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|kbWRParity~q\);

-- Location: LABCELL_X25_Y27_N33
\io2|ps2DataOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2DataOut~0_combout\ = ( \io2|ps2WriteClkCount\(0) & ( (\io2|ps2DataOut~q\ & ((!\io2|Equal27~0_combout\) # (\io2|ps2WriteClkCount[1]~DUPLICATE_q\))) ) ) # ( !\io2|ps2WriteClkCount\(0) & ( (!\io2|Equal27~0_combout\ & (((\io2|ps2DataOut~q\)))) # 
-- (\io2|Equal27~0_combout\ & (!\io2|kbWRParity~q\ & ((!\io2|ps2WriteClkCount[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111000001010010011100000101000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_Equal27~0_combout\,
	datab => \io2|ALT_INV_kbWRParity~q\,
	datac => \io2|ALT_INV_ps2DataOut~q\,
	datad => \io2|ALT_INV_ps2WriteClkCount[1]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_ps2WriteClkCount\(0),
	combout => \io2|ps2DataOut~0_combout\);

-- Location: LABCELL_X25_Y27_N15
\io2|ps2DataOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2DataOut~1_combout\ = ( \io2|ps2DataOut~0_combout\ & ( !\io2|kbWRParity~0_combout\ ) ) # ( !\io2|ps2DataOut~0_combout\ & ( (!\io2|ps2WriteClkCount\(3) & (!\io2|ps2WriteClkCount\(4) & !\io2|kbWRParity~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_ps2WriteClkCount\(3),
	datab => \io2|ALT_INV_ps2WriteClkCount\(4),
	datac => \io2|ALT_INV_kbWRParity~0_combout\,
	dataf => \io2|ALT_INV_ps2DataOut~0_combout\,
	combout => \io2|ps2DataOut~1_combout\);

-- Location: LABCELL_X24_Y29_N9
\io2|kbWRParity~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|kbWRParity~1_combout\ = ( !\io2|LessThan17~2_combout\ & ( (\io2|n_kbWR~q\ & (\io2|kbBuffer~21_combout\ & !\io2|kbd_ctl~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_n_kbWR~q\,
	datac => \io2|ALT_INV_kbBuffer~21_combout\,
	datad => \io2|ALT_INV_kbd_ctl~3_combout\,
	dataf => \io2|ALT_INV_LessThan17~2_combout\,
	combout => \io2|kbWRParity~1_combout\);

-- Location: LABCELL_X24_Y29_N45
\io2|ps2DataOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|ps2DataOut~2_combout\ = ( \io2|kbWRParity~1_combout\ & ( (!\io2|kbd_ctl~1_combout\ & (((\io2|ps2DataOut~1_combout\)) # (\io2|kbd_ctl~2_combout\))) # (\io2|kbd_ctl~1_combout\ & (((\io2|ps2DataOut~q\)))) ) ) # ( !\io2|kbWRParity~1_combout\ & ( 
-- ((\io2|kbd_ctl~2_combout\ & !\io2|kbd_ctl~1_combout\)) # (\io2|ps2DataOut~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_kbd_ctl~2_combout\,
	datab => \io2|ALT_INV_kbd_ctl~1_combout\,
	datac => \io2|ALT_INV_ps2DataOut~1_combout\,
	datad => \io2|ALT_INV_ps2DataOut~q\,
	dataf => \io2|ALT_INV_kbWRParity~1_combout\,
	combout => \io2|ps2DataOut~2_combout\);

-- Location: FF_X24_Y29_N46
\io2|ps2DataOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|ps2DataOut~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|ps2DataOut~q\);

-- Location: LABCELL_X24_Y38_N30
\comb~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~8_combout\ = LCELL(( \n_ioWR~combout\ & ( \cpu1|u0|A\(4) ) ) # ( !\n_ioWR~combout\ & ( \cpu1|u0|A\(4) & ( (!\cpu1|u0|A\(5)) # ((!\cpu1|u0|A\(3)) # ((!\cpu1|u0|A\(7)) # (!\cpu1|u0|A\(6)))) ) ) ) # ( \n_ioWR~combout\ & ( !\cpu1|u0|A\(4) ) ) # ( 
-- !\n_ioWR~combout\ & ( !\cpu1|u0|A\(4) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(5),
	datab => \cpu1|u0|ALT_INV_A\(3),
	datac => \cpu1|u0|ALT_INV_A\(7),
	datad => \cpu1|u0|ALT_INV_A\(6),
	datae => \ALT_INV_n_ioWR~combout\,
	dataf => \cpu1|u0|ALT_INV_A\(4),
	combout => \comb~8_combout\);

-- Location: LABCELL_X25_Y38_N36
\MemoryManagement|cpu_entry_select[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|cpu_entry_select[1]~0_combout\ = ( !\cpu1|u0|A\(2) & ( !\cpu1|u0|A\(0) & ( (\n_reset~input_o\ & !\cpu1|u0|A\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datad => \cpu1|u0|ALT_INV_A\(1),
	datae => \cpu1|u0|ALT_INV_A\(2),
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \MemoryManagement|cpu_entry_select[1]~0_combout\);

-- Location: FF_X25_Y38_N47
\MemoryManagement|cpu_entry_select[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(0),
	sload => VCC,
	ena => \MemoryManagement|cpu_entry_select[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|cpu_entry_select\(0));

-- Location: LABCELL_X25_Y38_N51
\MemoryManagement|cpu_entry_select[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|cpu_entry_select[1]~feeder_combout\ = ( \cpu1|u0|DO[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \MemoryManagement|cpu_entry_select[1]~feeder_combout\);

-- Location: FF_X25_Y38_N53
\MemoryManagement|cpu_entry_select[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|cpu_entry_select[1]~feeder_combout\,
	ena => \MemoryManagement|cpu_entry_select[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|cpu_entry_select\(1));

-- Location: LABCELL_X24_Y38_N24
\MemoryManagement|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Decoder0~0_combout\ = ( \cpu1|u0|A\(0) & ( !\MemoryManagement|cpu_entry_select\(1) & ( (\cpu1|u0|A\(2) & (!\MemoryManagement|cpu_entry_select\(0) & !\cpu1|u0|A\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(2),
	datac => \MemoryManagement|ALT_INV_cpu_entry_select\(0),
	datad => \cpu1|u0|ALT_INV_A\(1),
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \MemoryManagement|ALT_INV_cpu_entry_select\(1),
	combout => \MemoryManagement|Decoder0~0_combout\);

-- Location: FF_X24_Y38_N31
\MemoryManagement|mmu_entry[0].frame[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(0),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[0].frame\(0));

-- Location: LABCELL_X24_Y38_N12
\MemoryManagement|mmu_entry[1].frame[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[1].frame[0]~0_combout\ = ( !\cpu1|u0|DO\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO\(0),
	combout => \MemoryManagement|mmu_entry[1].frame[0]~0_combout\);

-- Location: LABCELL_X25_Y38_N18
\MemoryManagement|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Decoder0~1_combout\ = ( \MemoryManagement|cpu_entry_select\(0) & ( !\MemoryManagement|cpu_entry_select\(1) & ( (\cpu1|u0|A\(2) & (\cpu1|u0|A\(0) & !\cpu1|u0|A\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(2),
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \cpu1|u0|ALT_INV_A\(1),
	datae => \MemoryManagement|ALT_INV_cpu_entry_select\(0),
	dataf => \MemoryManagement|ALT_INV_cpu_entry_select\(1),
	combout => \MemoryManagement|Decoder0~1_combout\);

-- Location: FF_X24_Y38_N13
\MemoryManagement|mmu_entry[1].frame[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[1].frame[0]~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[1].frame\(0));

-- Location: LABCELL_X24_Y38_N45
\MemoryManagement|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Decoder0~2_combout\ = ( \cpu1|u0|A\(0) & ( \MemoryManagement|cpu_entry_select\(1) & ( (!\cpu1|u0|A\(1) & (\cpu1|u0|A\(2) & !\MemoryManagement|cpu_entry_select\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(1),
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \MemoryManagement|ALT_INV_cpu_entry_select\(0),
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \MemoryManagement|ALT_INV_cpu_entry_select\(1),
	combout => \MemoryManagement|Decoder0~2_combout\);

-- Location: FF_X25_Y38_N2
\MemoryManagement|mmu_entry[2].frame[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(0),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[2].frame\(0));

-- Location: LABCELL_X25_Y38_N24
\MemoryManagement|mmu_entry[3].frame[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[3].frame[0]~0_combout\ = !\cpu1|u0|DO\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_DO\(0),
	combout => \MemoryManagement|mmu_entry[3].frame[0]~0_combout\);

-- Location: LABCELL_X25_Y38_N57
\MemoryManagement|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Decoder0~3_combout\ = ( \MemoryManagement|cpu_entry_select\(0) & ( \cpu1|u0|A\(0) & ( (\cpu1|u0|A\(2) & (!\cpu1|u0|A\(1) & \MemoryManagement|cpu_entry_select\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(2),
	datac => \cpu1|u0|ALT_INV_A\(1),
	datad => \MemoryManagement|ALT_INV_cpu_entry_select\(1),
	datae => \MemoryManagement|ALT_INV_cpu_entry_select\(0),
	dataf => \cpu1|u0|ALT_INV_A\(0),
	combout => \MemoryManagement|Decoder0~3_combout\);

-- Location: FF_X25_Y38_N26
\MemoryManagement|mmu_entry[3].frame[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[3].frame[0]~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[3].frame\(0));

-- Location: LABCELL_X25_Y38_N0
\MemoryManagement|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux5~0_combout\ = ( \MemoryManagement|mmu_entry[2].frame\(0) & ( \MemoryManagement|mmu_entry[3].frame\(0) & ( (!\cpu1|u0|A\(14) & (((\cpu1|u0|A\(15))) # (\MemoryManagement|mmu_entry[0].frame\(0)))) # (\cpu1|u0|A\(14) & 
-- (((!\MemoryManagement|mmu_entry[1].frame\(0) & !\cpu1|u0|A\(15))))) ) ) ) # ( !\MemoryManagement|mmu_entry[2].frame\(0) & ( \MemoryManagement|mmu_entry[3].frame\(0) & ( (!\cpu1|u0|A\(15) & ((!\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[0].frame\(0))) # 
-- (\cpu1|u0|A\(14) & ((!\MemoryManagement|mmu_entry[1].frame\(0)))))) ) ) ) # ( \MemoryManagement|mmu_entry[2].frame\(0) & ( !\MemoryManagement|mmu_entry[3].frame\(0) & ( ((!\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[0].frame\(0))) # (\cpu1|u0|A\(14) & 
-- ((!\MemoryManagement|mmu_entry[1].frame\(0))))) # (\cpu1|u0|A\(15)) ) ) ) # ( !\MemoryManagement|mmu_entry[2].frame\(0) & ( !\MemoryManagement|mmu_entry[3].frame\(0) & ( (!\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[0].frame\(0) & 
-- ((!\cpu1|u0|A\(15))))) # (\cpu1|u0|A\(14) & (((!\MemoryManagement|mmu_entry[1].frame\(0)) # (\cpu1|u0|A\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010000110011011101001111111101110100000000000111010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MemoryManagement|ALT_INV_mmu_entry[0].frame\(0),
	datab => \cpu1|u0|ALT_INV_A\(14),
	datac => \MemoryManagement|ALT_INV_mmu_entry[1].frame\(0),
	datad => \cpu1|u0|ALT_INV_A\(15),
	datae => \MemoryManagement|ALT_INV_mmu_entry[2].frame\(0),
	dataf => \MemoryManagement|ALT_INV_mmu_entry[3].frame\(0),
	combout => \MemoryManagement|Mux5~0_combout\);

-- Location: LABCELL_X24_Y38_N18
\MemoryManagement|mmu_entry[2].frame[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[2].frame[1]~0_combout\ = ( !\cpu1|u0|DO[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[2].frame[1]~0_combout\);

-- Location: FF_X24_Y38_N20
\MemoryManagement|mmu_entry[2].frame[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[2].frame[1]~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[2].frame\(1));

-- Location: LABCELL_X25_Y38_N27
\MemoryManagement|mmu_entry[3].frame[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[3].frame[1]~1_combout\ = ( !\cpu1|u0|DO[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[3].frame[1]~1_combout\);

-- Location: FF_X25_Y38_N29
\MemoryManagement|mmu_entry[3].frame[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[3].frame[1]~1_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[3].frame\(1));

-- Location: FF_X24_Y38_N38
\MemoryManagement|mmu_entry[1].frame[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[1]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[1].frame\(1));

-- Location: FF_X24_Y38_N25
\MemoryManagement|mmu_entry[0].frame[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[1]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[0].frame\(1));

-- Location: LABCELL_X24_Y38_N36
\MemoryManagement|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux4~0_combout\ = ( \MemoryManagement|mmu_entry[1].frame\(1) & ( \MemoryManagement|mmu_entry[0].frame\(1) & ( (!\cpu1|u0|A\(15)) # ((!\cpu1|u0|A\(14) & (!\MemoryManagement|mmu_entry[2].frame\(1))) # (\cpu1|u0|A\(14) & 
-- ((!\MemoryManagement|mmu_entry[3].frame\(1))))) ) ) ) # ( !\MemoryManagement|mmu_entry[1].frame\(1) & ( \MemoryManagement|mmu_entry[0].frame\(1) & ( (!\cpu1|u0|A\(14) & ((!\MemoryManagement|mmu_entry[2].frame\(1)) # ((!\cpu1|u0|A\(15))))) # 
-- (\cpu1|u0|A\(14) & (((!\MemoryManagement|mmu_entry[3].frame\(1) & \cpu1|u0|A\(15))))) ) ) ) # ( \MemoryManagement|mmu_entry[1].frame\(1) & ( !\MemoryManagement|mmu_entry[0].frame\(1) & ( (!\cpu1|u0|A\(14) & (!\MemoryManagement|mmu_entry[2].frame\(1) & 
-- ((\cpu1|u0|A\(15))))) # (\cpu1|u0|A\(14) & (((!\MemoryManagement|mmu_entry[3].frame\(1)) # (!\cpu1|u0|A\(15))))) ) ) ) # ( !\MemoryManagement|mmu_entry[1].frame\(1) & ( !\MemoryManagement|mmu_entry[0].frame\(1) & ( (\cpu1|u0|A\(15) & ((!\cpu1|u0|A\(14) & 
-- (!\MemoryManagement|mmu_entry[2].frame\(1))) # (\cpu1|u0|A\(14) & ((!\MemoryManagement|mmu_entry[3].frame\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111000001100111011100011001100101110001111111110111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MemoryManagement|ALT_INV_mmu_entry[2].frame\(1),
	datab => \cpu1|u0|ALT_INV_A\(14),
	datac => \MemoryManagement|ALT_INV_mmu_entry[3].frame\(1),
	datad => \cpu1|u0|ALT_INV_A\(15),
	datae => \MemoryManagement|ALT_INV_mmu_entry[1].frame\(1),
	dataf => \MemoryManagement|ALT_INV_mmu_entry[0].frame\(1),
	combout => \MemoryManagement|Mux4~0_combout\);

-- Location: FF_X24_Y38_N16
\MemoryManagement|mmu_entry[1].frame[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[1].frame\(2));

-- Location: FF_X24_Y38_N55
\MemoryManagement|mmu_entry[0].frame[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[0].frame\(2));

-- Location: FF_X25_Y38_N37
\MemoryManagement|mmu_entry[3].frame[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[3].frame\(2));

-- Location: FF_X25_Y38_N56
\MemoryManagement|mmu_entry[2].frame[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO\(2),
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[2].frame\(2));

-- Location: LABCELL_X25_Y38_N42
\MemoryManagement|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux3~0_combout\ = ( \MemoryManagement|mmu_entry[2].frame\(2) & ( \cpu1|u0|A\(15) & ( (!\cpu1|u0|A\(14)) # (\MemoryManagement|mmu_entry[3].frame\(2)) ) ) ) # ( !\MemoryManagement|mmu_entry[2].frame\(2) & ( \cpu1|u0|A\(15) & ( 
-- (\cpu1|u0|A\(14) & \MemoryManagement|mmu_entry[3].frame\(2)) ) ) ) # ( \MemoryManagement|mmu_entry[2].frame\(2) & ( !\cpu1|u0|A\(15) & ( (!\cpu1|u0|A\(14) & ((\MemoryManagement|mmu_entry[0].frame\(2)))) # (\cpu1|u0|A\(14) & 
-- (\MemoryManagement|mmu_entry[1].frame\(2))) ) ) ) # ( !\MemoryManagement|mmu_entry[2].frame\(2) & ( !\cpu1|u0|A\(15) & ( (!\cpu1|u0|A\(14) & ((\MemoryManagement|mmu_entry[0].frame\(2)))) # (\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[1].frame\(2))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(14),
	datab => \MemoryManagement|ALT_INV_mmu_entry[1].frame\(2),
	datac => \MemoryManagement|ALT_INV_mmu_entry[0].frame\(2),
	datad => \MemoryManagement|ALT_INV_mmu_entry[3].frame\(2),
	datae => \MemoryManagement|ALT_INV_mmu_entry[2].frame\(2),
	dataf => \cpu1|u0|ALT_INV_A\(15),
	combout => \MemoryManagement|Mux3~0_combout\);

-- Location: FF_X24_Y38_N40
\MemoryManagement|mmu_entry[1].frame[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[3]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[1].frame\(3));

-- Location: LABCELL_X24_Y38_N57
\MemoryManagement|mmu_entry[0].frame[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[0].frame[3]~feeder_combout\ = ( \cpu1|u0|DO[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[0].frame[3]~feeder_combout\);

-- Location: FF_X24_Y38_N58
\MemoryManagement|mmu_entry[0].frame[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[0].frame[3]~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[0].frame\(3));

-- Location: FF_X25_Y38_N14
\MemoryManagement|mmu_entry[3].frame[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[3]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[3].frame\(3));

-- Location: FF_X24_Y38_N47
\MemoryManagement|mmu_entry[2].frame[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[3]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[2].frame\(3));

-- Location: LABCELL_X25_Y38_N12
\MemoryManagement|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux2~0_combout\ = ( \MemoryManagement|mmu_entry[3].frame\(3) & ( \MemoryManagement|mmu_entry[2].frame\(3) & ( ((!\cpu1|u0|A\(14) & ((\MemoryManagement|mmu_entry[0].frame\(3)))) # (\cpu1|u0|A\(14) & 
-- (\MemoryManagement|mmu_entry[1].frame\(3)))) # (\cpu1|u0|A\(15)) ) ) ) # ( !\MemoryManagement|mmu_entry[3].frame\(3) & ( \MemoryManagement|mmu_entry[2].frame\(3) & ( (!\cpu1|u0|A\(14) & (((\cpu1|u0|A\(15)) # (\MemoryManagement|mmu_entry[0].frame\(3))))) # 
-- (\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[1].frame\(3) & ((!\cpu1|u0|A\(15))))) ) ) ) # ( \MemoryManagement|mmu_entry[3].frame\(3) & ( !\MemoryManagement|mmu_entry[2].frame\(3) & ( (!\cpu1|u0|A\(14) & (((\MemoryManagement|mmu_entry[0].frame\(3) & 
-- !\cpu1|u0|A\(15))))) # (\cpu1|u0|A\(14) & (((\cpu1|u0|A\(15))) # (\MemoryManagement|mmu_entry[1].frame\(3)))) ) ) ) # ( !\MemoryManagement|mmu_entry[3].frame\(3) & ( !\MemoryManagement|mmu_entry[2].frame\(3) & ( (!\cpu1|u0|A\(15) & ((!\cpu1|u0|A\(14) & 
-- ((\MemoryManagement|mmu_entry[0].frame\(3)))) # (\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[1].frame\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MemoryManagement|ALT_INV_mmu_entry[1].frame\(3),
	datab => \MemoryManagement|ALT_INV_mmu_entry[0].frame\(3),
	datac => \cpu1|u0|ALT_INV_A\(14),
	datad => \cpu1|u0|ALT_INV_A\(15),
	datae => \MemoryManagement|ALT_INV_mmu_entry[3].frame\(3),
	dataf => \MemoryManagement|ALT_INV_mmu_entry[2].frame\(3),
	combout => \MemoryManagement|Mux2~0_combout\);

-- Location: LABCELL_X24_Y38_N6
\MemoryManagement|mmu_entry[1].frame[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[1].frame[4]~feeder_combout\ = ( \cpu1|u0|DO[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[1].frame[4]~feeder_combout\);

-- Location: FF_X24_Y38_N7
\MemoryManagement|mmu_entry[1].frame[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[1].frame[4]~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[1].frame\(4));

-- Location: LABCELL_X24_Y38_N48
\MemoryManagement|mmu_entry[0].frame[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[0].frame[4]~feeder_combout\ = ( \cpu1|u0|DO[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[0].frame[4]~feeder_combout\);

-- Location: FF_X24_Y38_N49
\MemoryManagement|mmu_entry[0].frame[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[0].frame[4]~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[0].frame\(4));

-- Location: FF_X25_Y38_N22
\MemoryManagement|mmu_entry[2].frame[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[4]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[2].frame\(4));

-- Location: FF_X25_Y38_N32
\MemoryManagement|mmu_entry[3].frame[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[4]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[3].frame\(4));

-- Location: LABCELL_X25_Y38_N30
\MemoryManagement|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux1~0_combout\ = ( \MemoryManagement|mmu_entry[3].frame\(4) & ( \cpu1|u0|A\(15) & ( (\MemoryManagement|mmu_entry[2].frame\(4)) # (\cpu1|u0|A\(14)) ) ) ) # ( !\MemoryManagement|mmu_entry[3].frame\(4) & ( \cpu1|u0|A\(15) & ( 
-- (!\cpu1|u0|A\(14) & \MemoryManagement|mmu_entry[2].frame\(4)) ) ) ) # ( \MemoryManagement|mmu_entry[3].frame\(4) & ( !\cpu1|u0|A\(15) & ( (!\cpu1|u0|A\(14) & ((\MemoryManagement|mmu_entry[0].frame\(4)))) # (\cpu1|u0|A\(14) & 
-- (\MemoryManagement|mmu_entry[1].frame\(4))) ) ) ) # ( !\MemoryManagement|mmu_entry[3].frame\(4) & ( !\cpu1|u0|A\(15) & ( (!\cpu1|u0|A\(14) & ((\MemoryManagement|mmu_entry[0].frame\(4)))) # (\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[1].frame\(4))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MemoryManagement|ALT_INV_mmu_entry[1].frame\(4),
	datab => \MemoryManagement|ALT_INV_mmu_entry[0].frame\(4),
	datac => \cpu1|u0|ALT_INV_A\(14),
	datad => \MemoryManagement|ALT_INV_mmu_entry[2].frame\(4),
	datae => \MemoryManagement|ALT_INV_mmu_entry[3].frame\(4),
	dataf => \cpu1|u0|ALT_INV_A\(15),
	combout => \MemoryManagement|Mux1~0_combout\);

-- Location: LABCELL_X24_Y38_N9
\MemoryManagement|mmu_entry[1].frame[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[1].frame[5]~feeder_combout\ = ( \cpu1|u0|DO[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[1].frame[5]~feeder_combout\);

-- Location: FF_X24_Y38_N10
\MemoryManagement|mmu_entry[1].frame[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[1].frame[5]~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[1].frame\(5));

-- Location: LABCELL_X24_Y38_N51
\MemoryManagement|mmu_entry[0].frame[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[0].frame[5]~feeder_combout\ = ( \cpu1|u0|DO[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[0].frame[5]~feeder_combout\);

-- Location: FF_X24_Y38_N52
\MemoryManagement|mmu_entry[0].frame[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[0].frame[5]~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[0].frame\(5));

-- Location: FF_X25_Y38_N8
\MemoryManagement|mmu_entry[3].frame[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \MemoryManagement|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[3].frame\(5));

-- Location: LABCELL_X24_Y38_N0
\MemoryManagement|mmu_entry[2].frame[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|mmu_entry[2].frame[5]~feeder_combout\ = ( \cpu1|u0|DO[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	combout => \MemoryManagement|mmu_entry[2].frame[5]~feeder_combout\);

-- Location: FF_X24_Y38_N1
\MemoryManagement|mmu_entry[2].frame[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~8_combout\,
	d => \MemoryManagement|mmu_entry[2].frame[5]~feeder_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	ena => \MemoryManagement|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemoryManagement|mmu_entry[2].frame\(5));

-- Location: LABCELL_X25_Y38_N6
\MemoryManagement|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MemoryManagement|Mux0~0_combout\ = ( \MemoryManagement|mmu_entry[3].frame\(5) & ( \MemoryManagement|mmu_entry[2].frame\(5) & ( ((!\cpu1|u0|A\(14) & ((\MemoryManagement|mmu_entry[0].frame\(5)))) # (\cpu1|u0|A\(14) & 
-- (\MemoryManagement|mmu_entry[1].frame\(5)))) # (\cpu1|u0|A\(15)) ) ) ) # ( !\MemoryManagement|mmu_entry[3].frame\(5) & ( \MemoryManagement|mmu_entry[2].frame\(5) & ( (!\cpu1|u0|A\(14) & (((\cpu1|u0|A\(15)) # (\MemoryManagement|mmu_entry[0].frame\(5))))) # 
-- (\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[1].frame\(5) & ((!\cpu1|u0|A\(15))))) ) ) ) # ( \MemoryManagement|mmu_entry[3].frame\(5) & ( !\MemoryManagement|mmu_entry[2].frame\(5) & ( (!\cpu1|u0|A\(14) & (((\MemoryManagement|mmu_entry[0].frame\(5) & 
-- !\cpu1|u0|A\(15))))) # (\cpu1|u0|A\(14) & (((\cpu1|u0|A\(15))) # (\MemoryManagement|mmu_entry[1].frame\(5)))) ) ) ) # ( !\MemoryManagement|mmu_entry[3].frame\(5) & ( !\MemoryManagement|mmu_entry[2].frame\(5) & ( (!\cpu1|u0|A\(15) & ((!\cpu1|u0|A\(14) & 
-- ((\MemoryManagement|mmu_entry[0].frame\(5)))) # (\cpu1|u0|A\(14) & (\MemoryManagement|mmu_entry[1].frame\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(14),
	datab => \MemoryManagement|ALT_INV_mmu_entry[1].frame\(5),
	datac => \MemoryManagement|ALT_INV_mmu_entry[0].frame\(5),
	datad => \cpu1|u0|ALT_INV_A\(15),
	datae => \MemoryManagement|ALT_INV_mmu_entry[3].frame\(5),
	dataf => \MemoryManagement|ALT_INV_mmu_entry[2].frame\(5),
	combout => \MemoryManagement|Mux0~0_combout\);

-- Location: LABCELL_X14_Y35_N3
\n_memRD~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \n_memRD~0_combout\ = ( \cpu1|MREQ_n~q\ & ( !\cpu1|RD_n~q\ ) ) # ( !\cpu1|MREQ_n~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ALT_INV_RD_n~q\,
	dataf => \cpu1|ALT_INV_MREQ_n~q\,
	combout => \n_memRD~0_combout\);

-- Location: LABCELL_X25_Y34_N54
\io1|txClockCount[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txClockCount[4]~0_combout\ = ( \io1|txByteWritten~q\ & ( (!\io1|txState.idle~q\ & ((\io1|txByteSent~q\) # (\cts1~input_o\))) ) ) # ( !\io1|txByteWritten~q\ & ( (!\io1|txState.idle~q\ & ((!\io1|txByteSent~q\) # (\cts1~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101010000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cts1~input_o\,
	datac => \io1|ALT_INV_txByteSent~q\,
	datad => \io1|ALT_INV_txState.idle~q\,
	dataf => \io1|ALT_INV_txByteWritten~q\,
	combout => \io1|txClockCount[4]~0_combout\);

-- Location: FF_X23_Y34_N19
\io1|txByteLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO\(7),
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(7));

-- Location: MLABCELL_X23_Y34_N33
\io1|txBuffer[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBuffer[7]~3_combout\ = ( \io1|txByteLatch\(7) & ( !\io1|txState.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io1|ALT_INV_txState.idle~q\,
	dataf => \io1|ALT_INV_txByteLatch\(7),
	combout => \io1|txBuffer[7]~3_combout\);

-- Location: MLABCELL_X23_Y34_N6
\io1|txBuffer[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBuffer[7]~2_combout\ = ( \io1|txState.dataBit~q\ & ( !\io1|Equal8~0_combout\ & ( (\io1|txState.idle~q\ & \io1|Equal7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.idle~q\,
	datac => \io1|ALT_INV_Equal7~0_combout\,
	datae => \io1|ALT_INV_txState.dataBit~q\,
	dataf => \io1|ALT_INV_Equal8~0_combout\,
	combout => \io1|txBuffer[7]~2_combout\);

-- Location: MLABCELL_X23_Y34_N3
\io1|txBuffer[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBuffer[7]~4_combout\ = ( \io1|txByteSent~1_combout\ & ( \io1|txBuffer[7]~2_combout\ & ( (!\io2|process_2~0_combout\ & (((\io1|txBuffer[7]~3_combout\)))) # (\io2|process_2~0_combout\ & ((!\comb~7_combout\ & (\io1|txBuffer\(7))) # (\comb~7_combout\ & 
-- ((\io1|txBuffer[7]~3_combout\))))) ) ) ) # ( !\io1|txByteSent~1_combout\ & ( \io1|txBuffer[7]~2_combout\ & ( (!\io2|process_2~0_combout\ & (((\io1|txBuffer[7]~3_combout\)))) # (\io2|process_2~0_combout\ & ((!\comb~7_combout\ & (\io1|txBuffer\(7))) # 
-- (\comb~7_combout\ & ((\io1|txBuffer[7]~3_combout\))))) ) ) ) # ( \io1|txByteSent~1_combout\ & ( !\io1|txBuffer[7]~2_combout\ & ( (!\io2|process_2~0_combout\ & (((\io1|txBuffer[7]~3_combout\)))) # (\io2|process_2~0_combout\ & ((!\comb~7_combout\ & 
-- (\io1|txBuffer\(7))) # (\comb~7_combout\ & ((\io1|txBuffer[7]~3_combout\))))) ) ) ) # ( !\io1|txByteSent~1_combout\ & ( !\io1|txBuffer[7]~2_combout\ & ( \io1|txBuffer\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001001011111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_process_2~0_combout\,
	datab => \ALT_INV_comb~7_combout\,
	datac => \io1|ALT_INV_txBuffer\(7),
	datad => \io1|ALT_INV_txBuffer[7]~3_combout\,
	datae => \io1|ALT_INV_txByteSent~1_combout\,
	dataf => \io1|ALT_INV_txBuffer[7]~2_combout\,
	combout => \io1|txBuffer[7]~4_combout\);

-- Location: FF_X23_Y34_N32
\io1|txBuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txBuffer[7]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(7));

-- Location: FF_X23_Y34_N22
\io1|txByteLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(6));

-- Location: LABCELL_X25_Y33_N21
\io1|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector27~0_combout\ = ( \io1|txByteLatch\(6) & ( (!\io1|txState.dataBit~q\) # (\io1|txBuffer\(7)) ) ) # ( !\io1|txByteLatch\(6) & ( (\io1|txState.dataBit~q\ & \io1|txBuffer\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.dataBit~q\,
	datac => \io1|ALT_INV_txBuffer\(7),
	dataf => \io1|ALT_INV_txByteLatch\(6),
	combout => \io1|Selector27~0_combout\);

-- Location: LABCELL_X25_Y34_N6
\io1|txBuffer[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txBuffer[0]~0_combout\ = ( \comb~7_combout\ & ( \io1|txByteSent~1_combout\ ) ) # ( !\comb~7_combout\ & ( \io1|txByteSent~1_combout\ & ( !\io2|process_2~0_combout\ ) ) ) # ( \comb~7_combout\ & ( !\io1|txByteSent~1_combout\ & ( (!\io1|Equal8~0_combout\ 
-- & (\io1|txState.dataBit~q\ & \io1|Equal7~0_combout\)) ) ) ) # ( !\comb~7_combout\ & ( !\io1|txByteSent~1_combout\ & ( (!\io2|process_2~0_combout\ & (!\io1|Equal8~0_combout\ & (\io1|txState.dataBit~q\ & \io1|Equal7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000110010101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_process_2~0_combout\,
	datab => \io1|ALT_INV_Equal8~0_combout\,
	datac => \io1|ALT_INV_txState.dataBit~q\,
	datad => \io1|ALT_INV_Equal7~0_combout\,
	datae => \ALT_INV_comb~7_combout\,
	dataf => \io1|ALT_INV_txByteSent~1_combout\,
	combout => \io1|txBuffer[0]~0_combout\);

-- Location: FF_X25_Y33_N23
\io1|txBuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector27~0_combout\,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(6));

-- Location: FF_X23_Y34_N1
\io1|txByteLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(5));

-- Location: LABCELL_X25_Y33_N51
\io1|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector28~0_combout\ = ( \io1|txState.dataBit~q\ & ( \io1|txByteLatch\(5) & ( \io1|txBuffer\(6) ) ) ) # ( !\io1|txState.dataBit~q\ & ( \io1|txByteLatch\(5) ) ) # ( \io1|txState.dataBit~q\ & ( !\io1|txByteLatch\(5) & ( \io1|txBuffer\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txBuffer\(6),
	datae => \io1|ALT_INV_txState.dataBit~q\,
	dataf => \io1|ALT_INV_txByteLatch\(5),
	combout => \io1|Selector28~0_combout\);

-- Location: FF_X25_Y33_N52
\io1|txBuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector28~0_combout\,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(5));

-- Location: FF_X23_Y34_N38
\io1|txByteLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(4));

-- Location: MLABCELL_X23_Y34_N48
\io1|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector29~0_combout\ = (!\io1|txState.dataBit~q\ & ((\io1|txByteLatch\(4)))) # (\io1|txState.dataBit~q\ & (\io1|txBuffer\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_txBuffer\(5),
	datac => \io1|ALT_INV_txByteLatch\(4),
	datad => \io1|ALT_INV_txState.dataBit~q\,
	combout => \io1|Selector29~0_combout\);

-- Location: FF_X23_Y34_N50
\io1|txBuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector29~0_combout\,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(4));

-- Location: MLABCELL_X23_Y34_N27
\io1|txByteLatch[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txByteLatch[3]~feeder_combout\ = ( \cpu1|u0|DO[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \io1|txByteLatch[3]~feeder_combout\);

-- Location: FF_X23_Y34_N29
\io1|txByteLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	d => \io1|txByteLatch[3]~feeder_combout\,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(3));

-- Location: MLABCELL_X23_Y34_N42
\io1|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector30~0_combout\ = (!\io1|txState.dataBit~q\ & ((\io1|txByteLatch\(3)))) # (\io1|txState.dataBit~q\ & (\io1|txBuffer\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_txState.dataBit~q\,
	datac => \io1|ALT_INV_txBuffer\(4),
	datad => \io1|ALT_INV_txByteLatch\(3),
	combout => \io1|Selector30~0_combout\);

-- Location: FF_X26_Y34_N35
\io1|txBuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector30~0_combout\,
	sload => VCC,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(3));

-- Location: FF_X23_Y34_N8
\io1|txByteLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO\(2),
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(2));

-- Location: LABCELL_X25_Y33_N18
\io1|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector31~0_combout\ = (!\io1|txState.dataBit~q\ & ((\io1|txByteLatch\(2)))) # (\io1|txState.dataBit~q\ & (\io1|txBuffer\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.dataBit~q\,
	datac => \io1|ALT_INV_txBuffer\(3),
	datad => \io1|ALT_INV_txByteLatch\(2),
	combout => \io1|Selector31~0_combout\);

-- Location: FF_X25_Y33_N20
\io1|txBuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector31~0_combout\,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(2));

-- Location: FF_X23_Y34_N41
\io1|txByteLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	asdata => \cpu1|u0|DO[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(1));

-- Location: LABCELL_X25_Y33_N6
\io1|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector32~0_combout\ = ( \io1|txByteLatch\(1) & ( (!\io1|txState.dataBit~q\) # (\io1|txBuffer\(2)) ) ) # ( !\io1|txByteLatch\(1) & ( (\io1|txState.dataBit~q\ & \io1|txBuffer\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.dataBit~q\,
	datac => \io1|ALT_INV_txBuffer\(2),
	datae => \io1|ALT_INV_txByteLatch\(1),
	combout => \io1|Selector32~0_combout\);

-- Location: FF_X25_Y33_N8
\io1|txBuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	d => \io1|Selector32~0_combout\,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(1));

-- Location: MLABCELL_X23_Y34_N24
\io1|txByteLatch[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txByteLatch[0]~feeder_combout\ = ( \cpu1|u0|DO\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO\(0),
	combout => \io1|txByteLatch[0]~feeder_combout\);

-- Location: FF_X23_Y34_N25
\io1|txByteLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~7_combout\,
	d => \io1|txByteLatch[0]~feeder_combout\,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txByteLatch\(0));

-- Location: LABCELL_X25_Y34_N42
\io1|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Selector33~0_combout\ = ( \io1|txByteLatch\(0) & ( (!\io1|txState.dataBit~q\) # (\io1|txBuffer\(1)) ) ) # ( !\io1|txByteLatch\(0) & ( (\io1|txBuffer\(1) & \io1|txState.dataBit~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_txBuffer\(1),
	datad => \io1|ALT_INV_txState.dataBit~q\,
	dataf => \io1|ALT_INV_txByteLatch\(0),
	combout => \io1|Selector33~0_combout\);

-- Location: FF_X26_Y34_N46
\io1|txBuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|Selector33~0_combout\,
	sload => VCC,
	ena => \io1|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txBuffer\(0));

-- Location: MLABCELL_X23_Y34_N45
\io1|txd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txd~0_combout\ = ( \io1|Equal7~0_combout\ & ( (\io1|txState.dataBit~q\ & (\io1|txState.idle~q\ & ((\io1|txBuffer\(0)) # (\io1|Equal8~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Equal8~0_combout\,
	datab => \io1|ALT_INV_txState.dataBit~q\,
	datac => \io1|ALT_INV_txBuffer\(0),
	datad => \io1|ALT_INV_txState.idle~q\,
	dataf => \io1|ALT_INV_Equal7~0_combout\,
	combout => \io1|txd~0_combout\);

-- Location: MLABCELL_X23_Y34_N30
\io1|txd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txd~1_combout\ = ( \io1|Equal7~0_combout\ & ( (\io1|txState.idle~q\ & !\io1|txState.dataBit~q\) ) ) # ( !\io1|Equal7~0_combout\ & ( \io1|txState.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txState.idle~q\,
	datab => \io1|ALT_INV_txState.dataBit~q\,
	dataf => \io1|ALT_INV_Equal7~0_combout\,
	combout => \io1|txd~1_combout\);

-- Location: MLABCELL_X23_Y34_N18
\io1|txd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|txd~2_combout\ = ( \io1|txd~0_combout\ & ( \io1|txd~1_combout\ & ( ((!\io2|process_2~0_combout\) # (\comb~7_combout\)) # (\io1|txd~q\) ) ) ) # ( !\io1|txd~0_combout\ & ( \io1|txd~1_combout\ & ( ((\io1|txClockCount[4]~0_combout\ & 
-- ((!\io2|process_2~0_combout\) # (\comb~7_combout\)))) # (\io1|txd~q\) ) ) ) # ( \io1|txd~0_combout\ & ( !\io1|txd~1_combout\ & ( ((!\io2|process_2~0_combout\) # (\comb~7_combout\)) # (\io1|txd~q\) ) ) ) # ( !\io1|txd~0_combout\ & ( !\io1|txd~1_combout\ & 
-- ( (!\io2|process_2~0_combout\ & (((\io1|txClockCount[4]~0_combout\)))) # (\io2|process_2~0_combout\ & ((!\comb~7_combout\ & (\io1|txd~q\)) # (\comb~7_combout\ & ((\io1|txClockCount[4]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100001111110111011111111101011101010111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_txd~q\,
	datab => \io2|ALT_INV_process_2~0_combout\,
	datac => \io1|ALT_INV_txClockCount[4]~0_combout\,
	datad => \ALT_INV_comb~7_combout\,
	datae => \io1|ALT_INV_txd~0_combout\,
	dataf => \io1|ALT_INV_txd~1_combout\,
	combout => \io1|txd~2_combout\);

-- Location: FF_X23_Y34_N47
\io1|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg1|ALT_INV_baud_clk~q\,
	asdata => \io1|txd~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|txd~q\);

-- Location: LABCELL_X21_Y34_N30
\io1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add1~1_sumout\ = SUM(( !\io1|rxReadPointer\(0) ) + ( \io1|rxInPointer\(0) ) + ( !VCC ))
-- \io1|Add1~2\ = CARRY(( !\io1|rxReadPointer\(0) ) + ( \io1|rxInPointer\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxInPointer\(0),
	datad => \io1|ALT_INV_rxReadPointer\(0),
	cin => GND,
	sumout => \io1|Add1~1_sumout\,
	cout => \io1|Add1~2\);

-- Location: LABCELL_X21_Y34_N33
\io1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add1~5_sumout\ = SUM(( !\io1|rxReadPointer\(1) ) + ( \io1|rxInPointer\(1) ) + ( \io1|Add1~2\ ))
-- \io1|Add1~6\ = CARRY(( !\io1|rxReadPointer\(1) ) + ( \io1|rxInPointer\(1) ) + ( \io1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxInPointer\(1),
	datad => \io1|ALT_INV_rxReadPointer\(1),
	cin => \io1|Add1~2\,
	sumout => \io1|Add1~5_sumout\,
	cout => \io1|Add1~6\);

-- Location: LABCELL_X21_Y34_N36
\io1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add1~9_sumout\ = SUM(( \io1|rxInPointer\(2) ) + ( !\io1|rxReadPointer\(2) ) + ( \io1|Add1~6\ ))
-- \io1|Add1~10\ = CARRY(( \io1|rxInPointer\(2) ) + ( !\io1|rxReadPointer\(2) ) + ( \io1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxReadPointer\(2),
	datad => \io1|ALT_INV_rxInPointer\(2),
	cin => \io1|Add1~6\,
	sumout => \io1|Add1~9_sumout\,
	cout => \io1|Add1~10\);

-- Location: LABCELL_X21_Y34_N39
\io1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add1~13_sumout\ = SUM(( !\io1|rxReadPointer\(3) ) + ( \io1|rxInPointer\(3) ) + ( \io1|Add1~10\ ))
-- \io1|Add1~14\ = CARRY(( !\io1|rxReadPointer\(3) ) + ( \io1|rxInPointer\(3) ) + ( \io1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxInPointer\(3),
	datad => \io1|ALT_INV_rxReadPointer\(3),
	cin => \io1|Add1~10\,
	sumout => \io1|Add1~13_sumout\,
	cout => \io1|Add1~14\);

-- Location: LABCELL_X21_Y34_N42
\io1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add1~17_sumout\ = SUM(( !\io1|rxReadPointer\(4) ) + ( GND ) + ( \io1|Add1~14\ ))
-- \io1|Add1~18\ = CARRY(( !\io1|rxReadPointer\(4) ) + ( GND ) + ( \io1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxReadPointer\(4),
	cin => \io1|Add1~14\,
	sumout => \io1|Add1~17_sumout\,
	cout => \io1|Add1~18\);

-- Location: LABCELL_X21_Y34_N45
\io1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add1~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \io1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add1~18\,
	sumout => \io1|Add1~21_sumout\);

-- Location: LABCELL_X19_Y34_N24
\io1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|LessThan0~0_combout\ = ( \io1|rxReadPointer\(1) & ( \io1|rxInPointer\(0) & ( (!\io1|rxInPointer\(2) & ((!\io1|rxInPointer\(1)) # (\io1|rxReadPointer\(2)))) # (\io1|rxInPointer\(2) & (!\io1|rxInPointer\(1) & \io1|rxReadPointer\(2))) ) ) ) # ( 
-- !\io1|rxReadPointer\(1) & ( \io1|rxInPointer\(0) & ( (!\io1|rxInPointer\(2) & \io1|rxReadPointer\(2)) ) ) ) # ( \io1|rxReadPointer\(1) & ( !\io1|rxInPointer\(0) & ( (!\io1|rxInPointer\(2) & ((!\io1|rxInPointer\(1)) # ((\io1|rxReadPointer\(0)) # 
-- (\io1|rxReadPointer\(2))))) # (\io1|rxInPointer\(2) & (\io1|rxReadPointer\(2) & ((!\io1|rxInPointer\(1)) # (\io1|rxReadPointer\(0))))) ) ) ) # ( !\io1|rxReadPointer\(1) & ( !\io1|rxInPointer\(0) & ( (!\io1|rxInPointer\(2) & (((!\io1|rxInPointer\(1) & 
-- \io1|rxReadPointer\(0))) # (\io1|rxReadPointer\(2)))) # (\io1|rxInPointer\(2) & (!\io1|rxInPointer\(1) & (\io1|rxReadPointer\(2) & \io1|rxReadPointer\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001110100011101010111100001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxInPointer\(2),
	datab => \io1|ALT_INV_rxInPointer\(1),
	datac => \io1|ALT_INV_rxReadPointer\(2),
	datad => \io1|ALT_INV_rxReadPointer\(0),
	datae => \io1|ALT_INV_rxReadPointer\(1),
	dataf => \io1|ALT_INV_rxInPointer\(0),
	combout => \io1|LessThan0~0_combout\);

-- Location: LABCELL_X19_Y34_N6
\io1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|LessThan0~1_combout\ = ( \io1|LessThan0~0_combout\ & ( ((!\io1|rxInPointer\(3)) # (\io1|rxReadPointer\(3))) # (\io1|rxReadPointer\(4)) ) ) # ( !\io1|LessThan0~0_combout\ & ( ((\io1|rxReadPointer\(3) & !\io1|rxInPointer\(3))) # 
-- (\io1|rxReadPointer\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(4),
	datac => \io1|ALT_INV_rxReadPointer\(3),
	datad => \io1|ALT_INV_rxInPointer\(3),
	dataf => \io1|ALT_INV_LessThan0~0_combout\,
	combout => \io1|LessThan0~1_combout\);

-- Location: LABCELL_X20_Y34_N18
\io1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add0~1_combout\ = ( \io1|Add1~5_sumout\ & ( \io1|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_Add1~1_sumout\,
	dataf => \io1|ALT_INV_Add1~5_sumout\,
	combout => \io1|Add0~1_combout\);

-- Location: LABCELL_X20_Y34_N48
\io1|n_rts~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~4_combout\ = ( \io1|LessThan0~1_combout\ & ( \io1|Add0~1_combout\ & ( (!\io1|Add1~21_sumout\) # (!\io1|Add1~17_sumout\ $ (((\io1|Add1~13_sumout\ & \io1|Add1~9_sumout\)))) ) ) ) # ( \io1|LessThan0~1_combout\ & ( !\io1|Add0~1_combout\ & ( 
-- (!\io1|Add1~17_sumout\) # (!\io1|Add1~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000001111110011111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Add1~13_sumout\,
	datab => \io1|ALT_INV_Add1~17_sumout\,
	datac => \io1|ALT_INV_Add1~21_sumout\,
	datad => \io1|ALT_INV_Add1~9_sumout\,
	datae => \io1|ALT_INV_LessThan0~1_combout\,
	dataf => \io1|ALT_INV_Add0~1_combout\,
	combout => \io1|n_rts~4_combout\);

-- Location: LABCELL_X20_Y34_N30
\io1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add2~5_sumout\ = SUM(( !\io1|rxInPointer\(0) $ (!\io1|rxReadPointer\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io1|Add2~6\ = CARRY(( !\io1|rxInPointer\(0) $ (!\io1|rxReadPointer\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io1|Add2~7\ = SHARE((!\io1|rxReadPointer\(0)) # (\io1|rxInPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxInPointer\(0),
	datad => \io1|ALT_INV_rxReadPointer\(0),
	cin => GND,
	sharein => GND,
	sumout => \io1|Add2~5_sumout\,
	cout => \io1|Add2~6\,
	shareout => \io1|Add2~7\);

-- Location: LABCELL_X20_Y34_N33
\io1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add2~9_sumout\ = SUM(( !\io1|rxReadPointer\(1) $ (\io1|rxInPointer\(1)) ) + ( \io1|Add2~7\ ) + ( \io1|Add2~6\ ))
-- \io1|Add2~10\ = CARRY(( !\io1|rxReadPointer\(1) $ (\io1|rxInPointer\(1)) ) + ( \io1|Add2~7\ ) + ( \io1|Add2~6\ ))
-- \io1|Add2~11\ = SHARE((!\io1|rxReadPointer\(1) & \io1|rxInPointer\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(1),
	datad => \io1|ALT_INV_rxInPointer\(1),
	cin => \io1|Add2~6\,
	sharein => \io1|Add2~7\,
	sumout => \io1|Add2~9_sumout\,
	cout => \io1|Add2~10\,
	shareout => \io1|Add2~11\);

-- Location: LABCELL_X20_Y34_N36
\io1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add2~13_sumout\ = SUM(( !\io1|rxReadPointer\(2) $ (\io1|rxInPointer\(2)) ) + ( \io1|Add2~11\ ) + ( \io1|Add2~10\ ))
-- \io1|Add2~14\ = CARRY(( !\io1|rxReadPointer\(2) $ (\io1|rxInPointer\(2)) ) + ( \io1|Add2~11\ ) + ( \io1|Add2~10\ ))
-- \io1|Add2~15\ = SHARE((!\io1|rxReadPointer\(2) & \io1|rxInPointer\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(2),
	datad => \io1|ALT_INV_rxInPointer\(2),
	cin => \io1|Add2~10\,
	sharein => \io1|Add2~11\,
	sumout => \io1|Add2~13_sumout\,
	cout => \io1|Add2~14\,
	shareout => \io1|Add2~15\);

-- Location: LABCELL_X20_Y34_N39
\io1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add2~1_sumout\ = SUM(( !\io1|rxInPointer\(3) $ (\io1|rxReadPointer\(3)) ) + ( \io1|Add2~15\ ) + ( \io1|Add2~14\ ))
-- \io1|Add2~2\ = CARRY(( !\io1|rxInPointer\(3) $ (\io1|rxReadPointer\(3)) ) + ( \io1|Add2~15\ ) + ( \io1|Add2~14\ ))
-- \io1|Add2~3\ = SHARE((\io1|rxInPointer\(3) & !\io1|rxReadPointer\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_rxInPointer\(3),
	datad => \io1|ALT_INV_rxReadPointer\(3),
	cin => \io1|Add2~14\,
	sharein => \io1|Add2~15\,
	sumout => \io1|Add2~1_sumout\,
	cout => \io1|Add2~2\,
	shareout => \io1|Add2~3\);

-- Location: LABCELL_X20_Y34_N42
\io1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add2~17_sumout\ = SUM(( !\io1|rxReadPointer\(4) ) + ( \io1|Add2~3\ ) + ( \io1|Add2~2\ ))
-- \io1|Add2~18\ = CARRY(( !\io1|rxReadPointer\(4) ) + ( \io1|Add2~3\ ) + ( \io1|Add2~2\ ))
-- \io1|Add2~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \io1|ALT_INV_rxReadPointer\(4),
	cin => \io1|Add2~2\,
	sharein => \io1|Add2~3\,
	sumout => \io1|Add2~17_sumout\,
	cout => \io1|Add2~18\,
	shareout => \io1|Add2~19\);

-- Location: LABCELL_X20_Y34_N45
\io1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add2~21_sumout\ = SUM(( VCC ) + ( \io1|Add2~19\ ) + ( \io1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add2~18\,
	sharein => \io1|Add2~19\,
	sumout => \io1|Add2~21_sumout\);

-- Location: LABCELL_X19_Y34_N33
\io1|n_rts~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~5_combout\ = ( \io1|rxInPointer\(3) & ( \io1|Add2~21_sumout\ & ( (!\io1|rxReadPointer\(4) & ((!\io1|rxReadPointer\(3)) # (!\io1|LessThan0~0_combout\))) ) ) ) # ( !\io1|rxInPointer\(3) & ( \io1|Add2~21_sumout\ & ( (!\io1|rxReadPointer\(4) & 
-- (!\io1|rxReadPointer\(3) & !\io1|LessThan0~0_combout\)) ) ) ) # ( \io1|rxInPointer\(3) & ( !\io1|Add2~21_sumout\ & ( (!\io1|rxReadPointer\(4) & (\io1|Add2~17_sumout\ & ((!\io1|rxReadPointer\(3)) # (!\io1|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\io1|rxInPointer\(3) & ( !\io1|Add2~21_sumout\ & ( (!\io1|rxReadPointer\(4) & (!\io1|rxReadPointer\(3) & (\io1|Add2~17_sumout\ & !\io1|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010100000100010001000000000001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_rxReadPointer\(4),
	datab => \io1|ALT_INV_rxReadPointer\(3),
	datac => \io1|ALT_INV_Add2~17_sumout\,
	datad => \io1|ALT_INV_LessThan0~0_combout\,
	datae => \io1|ALT_INV_rxInPointer\(3),
	dataf => \io1|ALT_INV_Add2~21_sumout\,
	combout => \io1|n_rts~5_combout\);

-- Location: LABCELL_X19_Y34_N42
\io1|n_rts~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~1_combout\ = ( !\io1|Add2~13_sumout\ & ( !\io1|Add2~9_sumout\ & ( !\io1|Add2~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_Add2~5_sumout\,
	datae => \io1|ALT_INV_Add2~13_sumout\,
	dataf => \io1|ALT_INV_Add2~9_sumout\,
	combout => \io1|n_rts~1_combout\);

-- Location: LABCELL_X20_Y34_N57
\io1|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|Add0~0_combout\ = ( \io1|Add1~13_sumout\ & ( (!\io1|Add1~1_sumout\) # ((!\io1|Add1~9_sumout\) # (!\io1|Add1~5_sumout\)) ) ) # ( !\io1|Add1~13_sumout\ & ( (\io1|Add1~1_sumout\ & (\io1|Add1~9_sumout\ & \io1|Add1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Add1~1_sumout\,
	datac => \io1|ALT_INV_Add1~9_sumout\,
	datad => \io1|ALT_INV_Add1~5_sumout\,
	dataf => \io1|ALT_INV_Add1~13_sumout\,
	combout => \io1|Add0~0_combout\);

-- Location: LABCELL_X21_Y34_N27
\io1|n_rts~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~0_combout\ = ( \io1|Add1~9_sumout\ & ( \io1|Add1~5_sumout\ & ( \io1|Add1~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io1|ALT_INV_Add1~1_sumout\,
	datae => \io1|ALT_INV_Add1~9_sumout\,
	dataf => \io1|ALT_INV_Add1~5_sumout\,
	combout => \io1|n_rts~0_combout\);

-- Location: LABCELL_X20_Y34_N24
\io1|n_rts~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~2_combout\ = ( \io1|n_rts~0_combout\ & ( !\io1|n_rts~q\ & ( ((!\io1|Add2~1_sumout\) # (\io1|n_rts~1_combout\)) # (\io1|LessThan0~1_combout\) ) ) ) # ( !\io1|n_rts~0_combout\ & ( !\io1|n_rts~q\ & ( (!\io1|LessThan0~1_combout\ & 
-- (((!\io1|Add2~1_sumout\)) # (\io1|n_rts~1_combout\))) # (\io1|LessThan0~1_combout\ & (((!\io1|Add0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011110100010111101111111011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_LessThan0~1_combout\,
	datab => \io1|ALT_INV_n_rts~1_combout\,
	datac => \io1|ALT_INV_Add2~1_sumout\,
	datad => \io1|ALT_INV_Add0~0_combout\,
	datae => \io1|ALT_INV_n_rts~0_combout\,
	dataf => \io1|ALT_INV_n_rts~q\,
	combout => \io1|n_rts~2_combout\);

-- Location: LABCELL_X19_Y34_N21
\io1|n_rts~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~3_combout\ = ( !\io1|Add2~13_sumout\ & ( !\io1|Add2~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io1|ALT_INV_Add2~13_sumout\,
	dataf => \io1|ALT_INV_Add2~9_sumout\,
	combout => \io1|n_rts~3_combout\);

-- Location: LABCELL_X20_Y34_N12
\io1|n_rts~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~7_combout\ = ( !\io1|LessThan0~1_combout\ & ( (((!\io1|n_rts~3_combout\)) # (\io1|Add2~1_sumout\)) ) ) # ( \io1|LessThan0~1_combout\ & ( (!\io1|Add1~1_sumout\ & ((((\io1|Add1~5_sumout\) # (\io1|Add1~9_sumout\)) # (\io1|Add1~13_sumout\)))) # 
-- (\io1|Add1~1_sumout\ & (((!\io1|Add1~13_sumout\) # ((!\io1|Add1~9_sumout\) # (!\io1|Add1~5_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111001111110011010111111111111111110011111100111111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_Add1~1_sumout\,
	datab => \io1|ALT_INV_Add2~1_sumout\,
	datac => \io1|ALT_INV_Add1~13_sumout\,
	datad => \io1|ALT_INV_Add1~9_sumout\,
	datae => \io1|ALT_INV_LessThan0~1_combout\,
	dataf => \io1|ALT_INV_Add1~5_sumout\,
	datag => \io1|ALT_INV_n_rts~3_combout\,
	combout => \io1|n_rts~7_combout\);

-- Location: LABCELL_X20_Y34_N6
\io1|n_rts~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io1|n_rts~6_combout\ = ( \io1|controlReg\(6) & ( \io1|n_rts~7_combout\ & ( (((!\io1|n_rts~2_combout\) # (!\io1|controlReg\(5))) # (\io1|n_rts~5_combout\)) # (\io1|n_rts~4_combout\) ) ) ) # ( !\io1|controlReg\(6) & ( \io1|n_rts~7_combout\ & ( 
-- ((!\io1|n_rts~2_combout\) # (\io1|n_rts~5_combout\)) # (\io1|n_rts~4_combout\) ) ) ) # ( \io1|controlReg\(6) & ( !\io1|n_rts~7_combout\ & ( ((!\io1|controlReg\(5)) # (\io1|n_rts~5_combout\)) # (\io1|n_rts~4_combout\) ) ) ) # ( !\io1|controlReg\(6) & ( 
-- !\io1|n_rts~7_combout\ & ( (\io1|n_rts~5_combout\) # (\io1|n_rts~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111111111110111011111110111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ALT_INV_n_rts~4_combout\,
	datab => \io1|ALT_INV_n_rts~5_combout\,
	datac => \io1|ALT_INV_n_rts~2_combout\,
	datad => \io1|ALT_INV_controlReg\(5),
	datae => \io1|ALT_INV_controlReg\(6),
	dataf => \io1|ALT_INV_n_rts~7_combout\,
	combout => \io1|n_rts~6_combout\);

-- Location: FF_X20_Y34_N8
\io1|n_rts\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io1|n_rts~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|n_rts~q\);

-- Location: FF_X24_Y35_N34
\io4|txByteLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(5));

-- Location: FF_X23_Y37_N13
\io4|txByteLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(6));

-- Location: FF_X23_Y37_N31
\io4|txByteLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO[7]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(7));

-- Location: LABCELL_X24_Y37_N24
\io4|txBuffer[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBuffer[7]~2_combout\ = ( \io4|txByteWritten~q\ & ( \io4|Equal7~0_combout\ & ( (!\io4|txState.idle~q\ & (!\io4|txByteSent~q\)) # (\io4|txState.idle~q\ & (((!\io4|Equal8~0_combout\ & \io4|txState.dataBit~q\)))) ) ) ) # ( !\io4|txByteWritten~q\ & ( 
-- \io4|Equal7~0_combout\ & ( (!\io4|txState.idle~q\ & (\io4|txByteSent~q\)) # (\io4|txState.idle~q\ & (((!\io4|Equal8~0_combout\ & \io4|txState.dataBit~q\)))) ) ) ) # ( \io4|txByteWritten~q\ & ( !\io4|Equal7~0_combout\ & ( (!\io4|txByteSent~q\ & 
-- !\io4|txState.idle~q\) ) ) ) # ( !\io4|txByteWritten~q\ & ( !\io4|Equal7~0_combout\ & ( (\io4|txByteSent~q\ & !\io4|txState.idle~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100100010001000100001000100011101001000100010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txByteSent~q\,
	datab => \io4|ALT_INV_txState.idle~q\,
	datac => \io4|ALT_INV_Equal8~0_combout\,
	datad => \io4|ALT_INV_txState.dataBit~q\,
	datae => \io4|ALT_INV_txByteWritten~q\,
	dataf => \io4|ALT_INV_Equal7~0_combout\,
	combout => \io4|txBuffer[7]~2_combout\);

-- Location: LABCELL_X24_Y37_N54
\io4|txBuffer[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBuffer[7]~3_combout\ = ( \io4|txState.idle~q\ & ( \io4|txBuffer[7]~2_combout\ & ( (!\comb~3_combout\ & (\io4|txBuffer\(7) & \io2|process_2~0_combout\)) ) ) ) # ( !\io4|txState.idle~q\ & ( \io4|txBuffer[7]~2_combout\ & ( (!\comb~3_combout\ & 
-- ((!\io2|process_2~0_combout\ & ((\io4|txByteLatch\(7)))) # (\io2|process_2~0_combout\ & (\io4|txBuffer\(7))))) # (\comb~3_combout\ & (((\io4|txByteLatch\(7))))) ) ) ) # ( \io4|txState.idle~q\ & ( !\io4|txBuffer[7]~2_combout\ & ( \io4|txBuffer\(7) ) ) ) # 
-- ( !\io4|txState.idle~q\ & ( !\io4|txBuffer[7]~2_combout\ & ( \io4|txBuffer\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111001001110000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_comb~3_combout\,
	datab => \io4|ALT_INV_txBuffer\(7),
	datac => \io4|ALT_INV_txByteLatch\(7),
	datad => \io2|ALT_INV_process_2~0_combout\,
	datae => \io4|ALT_INV_txState.idle~q\,
	dataf => \io4|ALT_INV_txBuffer[7]~2_combout\,
	combout => \io4|txBuffer[7]~3_combout\);

-- Location: FF_X24_Y37_N41
\io4|txBuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txBuffer[7]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(7));

-- Location: LABCELL_X20_Y37_N39
\io4|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector27~0_combout\ = ( \io4|txBuffer\(7) & ( (\io4|txByteLatch\(6)) # (\io4|txState.dataBit~q\) ) ) # ( !\io4|txBuffer\(7) & ( (!\io4|txState.dataBit~q\ & \io4|txByteLatch\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txByteLatch\(6),
	dataf => \io4|ALT_INV_txBuffer\(7),
	combout => \io4|Selector27~0_combout\);

-- Location: LABCELL_X20_Y37_N6
\io4|txBuffer[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txBuffer[0]~0_combout\ = ( \io4|Equal8~0_combout\ & ( \io4|txBitCount[2]~0_combout\ & ( (!\io2|process_2~0_combout\) # (\comb~3_combout\) ) ) ) # ( !\io4|Equal8~0_combout\ & ( \io4|txBitCount[2]~0_combout\ & ( (!\io2|process_2~0_combout\) # 
-- (\comb~3_combout\) ) ) ) # ( !\io4|Equal8~0_combout\ & ( !\io4|txBitCount[2]~0_combout\ & ( (\io4|Equal7~0_combout\ & (\io4|txState.dataBit~q\ & ((!\io2|process_2~0_combout\) # (\comb~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000001000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal7~0_combout\,
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \ALT_INV_comb~3_combout\,
	datad => \io2|ALT_INV_process_2~0_combout\,
	datae => \io4|ALT_INV_Equal8~0_combout\,
	dataf => \io4|ALT_INV_txBitCount[2]~0_combout\,
	combout => \io4|txBuffer[0]~0_combout\);

-- Location: FF_X20_Y37_N41
\io4|txBuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector27~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(6));

-- Location: LABCELL_X20_Y37_N36
\io4|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector28~0_combout\ = ( \io4|txBuffer\(6) & ( (\io4|txByteLatch\(5)) # (\io4|txState.dataBit~q\) ) ) # ( !\io4|txBuffer\(6) & ( (!\io4|txState.dataBit~q\ & \io4|txByteLatch\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txByteLatch\(5),
	dataf => \io4|ALT_INV_txBuffer\(6),
	combout => \io4|Selector28~0_combout\);

-- Location: FF_X20_Y37_N38
\io4|txBuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector28~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(5));

-- Location: FF_X24_Y35_N31
\io4|txByteLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(4));

-- Location: LABCELL_X20_Y37_N48
\io4|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector29~0_combout\ = ( \io4|txByteLatch\(4) & ( (!\io4|txState.dataBit~q\) # (\io4|txBuffer\(5)) ) ) # ( !\io4|txByteLatch\(4) & ( (\io4|txState.dataBit~q\ & \io4|txBuffer\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txBuffer\(5),
	dataf => \io4|ALT_INV_txByteLatch\(4),
	combout => \io4|Selector29~0_combout\);

-- Location: FF_X20_Y37_N50
\io4|txBuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector29~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(4));

-- Location: FF_X20_Y35_N16
\io4|txByteLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(3));

-- Location: LABCELL_X20_Y37_N51
\io4|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector30~0_combout\ = ( \io4|txByteLatch\(3) & ( (!\io4|txState.dataBit~q\) # (\io4|txBuffer\(4)) ) ) # ( !\io4|txByteLatch\(3) & ( (\io4|txBuffer\(4) & \io4|txState.dataBit~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txBuffer\(4),
	datab => \io4|ALT_INV_txState.dataBit~q\,
	dataf => \io4|ALT_INV_txByteLatch\(3),
	combout => \io4|Selector30~0_combout\);

-- Location: FF_X20_Y37_N53
\io4|txBuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector30~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(3));

-- Location: FF_X23_Y37_N43
\io4|txByteLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO\(2),
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(2));

-- Location: LABCELL_X20_Y37_N12
\io4|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector31~0_combout\ = ( \io4|txByteLatch\(2) & ( (!\io4|txState.dataBit~q\) # (\io4|txBuffer\(3)) ) ) # ( !\io4|txByteLatch\(2) & ( (\io4|txState.dataBit~q\ & \io4|txBuffer\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txBuffer\(3),
	dataf => \io4|ALT_INV_txByteLatch\(2),
	combout => \io4|Selector31~0_combout\);

-- Location: FF_X20_Y37_N14
\io4|txBuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector31~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(2));

-- Location: LABCELL_X20_Y35_N36
\io4|txByteLatch[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txByteLatch[1]~feeder_combout\ = ( \cpu1|u0|DO[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \io4|txByteLatch[1]~feeder_combout\);

-- Location: FF_X20_Y35_N38
\io4|txByteLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	d => \io4|txByteLatch[1]~feeder_combout\,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(1));

-- Location: LABCELL_X20_Y37_N15
\io4|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector32~0_combout\ = ( \io4|txByteLatch\(1) & ( (!\io4|txState.dataBit~q\) # (\io4|txBuffer\(2)) ) ) # ( !\io4|txByteLatch\(1) & ( (\io4|txState.dataBit~q\ & \io4|txBuffer\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txState.dataBit~q\,
	datac => \io4|ALT_INV_txBuffer\(2),
	dataf => \io4|ALT_INV_txByteLatch\(1),
	combout => \io4|Selector32~0_combout\);

-- Location: FF_X20_Y37_N17
\io4|txBuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector32~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(1));

-- Location: FF_X24_Y35_N37
\io4|txByteLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~3_combout\,
	asdata => \cpu1|u0|DO\(0),
	sload => VCC,
	ena => \cpu1|u0|A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txByteLatch\(0));

-- Location: LABCELL_X20_Y37_N0
\io4|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Selector33~0_combout\ = ( \io4|txState.dataBit~q\ & ( \io4|txByteLatch\(0) & ( \io4|txBuffer\(1) ) ) ) # ( !\io4|txState.dataBit~q\ & ( \io4|txByteLatch\(0) ) ) # ( \io4|txState.dataBit~q\ & ( !\io4|txByteLatch\(0) & ( \io4|txBuffer\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io4|ALT_INV_txBuffer\(1),
	datae => \io4|ALT_INV_txState.dataBit~q\,
	dataf => \io4|ALT_INV_txByteLatch\(0),
	combout => \io4|Selector33~0_combout\);

-- Location: FF_X20_Y37_N1
\io4|txBuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	d => \io4|Selector33~0_combout\,
	ena => \io4|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txBuffer\(0));

-- Location: MLABCELL_X23_Y37_N36
\io4|txd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txd~0_combout\ = ( \io4|txBitCount\(0) & ( !\io4|txBuffer\(0) ) ) # ( !\io4|txBitCount\(0) & ( !\io4|txBuffer\(0) & ( ((!\io4|txBitCount\(3)) # (\io4|txBitCount\(2))) # (\io4|txBitCount\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txBitCount\(1),
	datac => \io4|ALT_INV_txBitCount\(2),
	datad => \io4|ALT_INV_txBitCount\(3),
	datae => \io4|ALT_INV_txBitCount\(0),
	dataf => \io4|ALT_INV_txBuffer\(0),
	combout => \io4|txd~0_combout\);

-- Location: LABCELL_X20_Y37_N30
\io4|txd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txd~1_combout\ = ( \io4|txByteWritten~q\ & ( \io4|txd~0_combout\ & ( (\io4|txByteSent~q\ & !\io4|txState.idle~q\) ) ) ) # ( !\io4|txByteWritten~q\ & ( \io4|txd~0_combout\ & ( (!\io4|txByteSent~q\ & !\io4|txState.idle~q\) ) ) ) # ( 
-- \io4|txByteWritten~q\ & ( !\io4|txd~0_combout\ & ( (!\io4|txState.idle~q\ & (((\io4|txByteSent~q\)))) # (\io4|txState.idle~q\ & (\io4|Equal7~0_combout\ & ((\io4|txState.dataBit~q\)))) ) ) ) # ( !\io4|txByteWritten~q\ & ( !\io4|txd~0_combout\ & ( 
-- (!\io4|txState.idle~q\ & (((!\io4|txByteSent~q\)))) # (\io4|txState.idle~q\ & (\io4|Equal7~0_combout\ & ((\io4|txState.dataBit~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000101001100000011010111000000110000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Equal7~0_combout\,
	datab => \io4|ALT_INV_txByteSent~q\,
	datac => \io4|ALT_INV_txState.idle~q\,
	datad => \io4|ALT_INV_txState.dataBit~q\,
	datae => \io4|ALT_INV_txByteWritten~q\,
	dataf => \io4|ALT_INV_txd~0_combout\,
	combout => \io4|txd~1_combout\);

-- Location: LABCELL_X20_Y37_N54
\io4|txd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|txd~2_combout\ = ( \io2|process_2~0_combout\ & ( \io4|txd~1_combout\ & ( (\comb~3_combout\) # (\io4|txd~q\) ) ) ) # ( !\io2|process_2~0_combout\ & ( \io4|txd~1_combout\ ) ) # ( \io2|process_2~0_combout\ & ( !\io4|txd~1_combout\ & ( (\io4|txd~q\ & 
-- ((!\comb~3_combout\) # ((\io4|txState.idle~q\ & !\io4|Selector25~0_combout\)))) ) ) ) # ( !\io2|process_2~0_combout\ & ( !\io4|txd~1_combout\ & ( (\io4|txState.idle~q\ & (\io4|txd~q\ & !\io4|Selector25~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000001100010011000011111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_txState.idle~q\,
	datab => \io4|ALT_INV_txd~q\,
	datac => \ALT_INV_comb~3_combout\,
	datad => \io4|ALT_INV_Selector25~0_combout\,
	datae => \io2|ALT_INV_process_2~0_combout\,
	dataf => \io4|ALT_INV_txd~1_combout\,
	combout => \io4|txd~2_combout\);

-- Location: FF_X20_Y37_N59
\io4|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \brg4|ALT_INV_baud_clk~q\,
	asdata => \io4|txd~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|txd~q\);

-- Location: MLABCELL_X23_Y36_N6
\io4|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|LessThan0~0_combout\ = ( \io4|rxReadPointer\(2) & ( \io4|rxReadPointer\(0) & ( (!\io4|rxInPointer\(2)) # ((!\io4|rxReadPointer\(1) & (!\io4|rxInPointer\(0) & !\io4|rxInPointer\(1))) # (\io4|rxReadPointer\(1) & ((!\io4|rxInPointer\(0)) # 
-- (!\io4|rxInPointer\(1))))) ) ) ) # ( !\io4|rxReadPointer\(2) & ( \io4|rxReadPointer\(0) & ( (!\io4|rxInPointer\(2) & ((!\io4|rxReadPointer\(1) & (!\io4|rxInPointer\(0) & !\io4|rxInPointer\(1))) # (\io4|rxReadPointer\(1) & ((!\io4|rxInPointer\(0)) # 
-- (!\io4|rxInPointer\(1)))))) ) ) ) # ( \io4|rxReadPointer\(2) & ( !\io4|rxReadPointer\(0) & ( (!\io4|rxInPointer\(2)) # ((\io4|rxReadPointer\(1) & !\io4|rxInPointer\(1))) ) ) ) # ( !\io4|rxReadPointer\(2) & ( !\io4|rxReadPointer\(0) & ( 
-- (!\io4|rxInPointer\(2) & (\io4|rxReadPointer\(1) & !\io4|rxInPointer\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000101110111010101010100010001000001111101110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxInPointer\(2),
	datab => \io4|ALT_INV_rxReadPointer\(1),
	datac => \io4|ALT_INV_rxInPointer\(0),
	datad => \io4|ALT_INV_rxInPointer\(1),
	datae => \io4|ALT_INV_rxReadPointer\(2),
	dataf => \io4|ALT_INV_rxReadPointer\(0),
	combout => \io4|LessThan0~0_combout\);

-- Location: MLABCELL_X23_Y36_N21
\io4|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|LessThan0~1_combout\ = ( \io4|LessThan0~0_combout\ & ( (!\io4|rxInPointer\(3)) # ((\io4|rxReadPointer\(3)) # (\io4|rxReadPointer\(4))) ) ) # ( !\io4|LessThan0~0_combout\ & ( ((!\io4|rxInPointer\(3) & \io4|rxReadPointer\(3))) # 
-- (\io4|rxReadPointer\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxInPointer\(3),
	datac => \io4|ALT_INV_rxReadPointer\(4),
	datad => \io4|ALT_INV_rxReadPointer\(3),
	dataf => \io4|ALT_INV_LessThan0~0_combout\,
	combout => \io4|LessThan0~1_combout\);

-- Location: LABCELL_X21_Y36_N0
\io4|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add2~5_sumout\ = SUM(( !\io4|rxInPointer\(0) $ (!\io4|rxReadPointer\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io4|Add2~6\ = CARRY(( !\io4|rxInPointer\(0) $ (!\io4|rxReadPointer\(0)) ) + ( !VCC ) + ( !VCC ))
-- \io4|Add2~7\ = SHARE((!\io4|rxReadPointer\(0)) # (\io4|rxInPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxInPointer\(0),
	datad => \io4|ALT_INV_rxReadPointer\(0),
	cin => GND,
	sharein => GND,
	sumout => \io4|Add2~5_sumout\,
	cout => \io4|Add2~6\,
	shareout => \io4|Add2~7\);

-- Location: LABCELL_X21_Y36_N3
\io4|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add2~9_sumout\ = SUM(( !\io4|rxReadPointer\(1) $ (\io4|rxInPointer\(1)) ) + ( \io4|Add2~7\ ) + ( \io4|Add2~6\ ))
-- \io4|Add2~10\ = CARRY(( !\io4|rxReadPointer\(1) $ (\io4|rxInPointer\(1)) ) + ( \io4|Add2~7\ ) + ( \io4|Add2~6\ ))
-- \io4|Add2~11\ = SHARE((!\io4|rxReadPointer\(1) & \io4|rxInPointer\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxReadPointer\(1),
	datad => \io4|ALT_INV_rxInPointer\(1),
	cin => \io4|Add2~6\,
	sharein => \io4|Add2~7\,
	sumout => \io4|Add2~9_sumout\,
	cout => \io4|Add2~10\,
	shareout => \io4|Add2~11\);

-- Location: LABCELL_X21_Y36_N6
\io4|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add2~13_sumout\ = SUM(( !\io4|rxReadPointer\(2) $ (\io4|rxInPointer\(2)) ) + ( \io4|Add2~11\ ) + ( \io4|Add2~10\ ))
-- \io4|Add2~14\ = CARRY(( !\io4|rxReadPointer\(2) $ (\io4|rxInPointer\(2)) ) + ( \io4|Add2~11\ ) + ( \io4|Add2~10\ ))
-- \io4|Add2~15\ = SHARE((!\io4|rxReadPointer\(2) & \io4|rxInPointer\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxReadPointer\(2),
	datad => \io4|ALT_INV_rxInPointer\(2),
	cin => \io4|Add2~10\,
	sharein => \io4|Add2~11\,
	sumout => \io4|Add2~13_sumout\,
	cout => \io4|Add2~14\,
	shareout => \io4|Add2~15\);

-- Location: LABCELL_X21_Y36_N9
\io4|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add2~1_sumout\ = SUM(( !\io4|rxInPointer\(3) $ (\io4|rxReadPointer\(3)) ) + ( \io4|Add2~15\ ) + ( \io4|Add2~14\ ))
-- \io4|Add2~2\ = CARRY(( !\io4|rxInPointer\(3) $ (\io4|rxReadPointer\(3)) ) + ( \io4|Add2~15\ ) + ( \io4|Add2~14\ ))
-- \io4|Add2~3\ = SHARE((\io4|rxInPointer\(3) & !\io4|rxReadPointer\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxInPointer\(3),
	datad => \io4|ALT_INV_rxReadPointer\(3),
	cin => \io4|Add2~14\,
	sharein => \io4|Add2~15\,
	sumout => \io4|Add2~1_sumout\,
	cout => \io4|Add2~2\,
	shareout => \io4|Add2~3\);

-- Location: MLABCELL_X23_Y36_N30
\io4|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add1~1_sumout\ = SUM(( !\io4|rxReadPointer\(0) ) + ( \io4|rxInPointer\(0) ) + ( !VCC ))
-- \io4|Add1~2\ = CARRY(( !\io4|rxReadPointer\(0) ) + ( \io4|rxInPointer\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxInPointer\(0),
	datad => \io4|ALT_INV_rxReadPointer\(0),
	cin => GND,
	sumout => \io4|Add1~1_sumout\,
	cout => \io4|Add1~2\);

-- Location: MLABCELL_X23_Y36_N33
\io4|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add1~5_sumout\ = SUM(( !\io4|rxReadPointer\(1) ) + ( \io4|rxInPointer\(1) ) + ( \io4|Add1~2\ ))
-- \io4|Add1~6\ = CARRY(( !\io4|rxReadPointer\(1) ) + ( \io4|rxInPointer\(1) ) + ( \io4|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxInPointer\(1),
	datad => \io4|ALT_INV_rxReadPointer\(1),
	cin => \io4|Add1~2\,
	sumout => \io4|Add1~5_sumout\,
	cout => \io4|Add1~6\);

-- Location: MLABCELL_X23_Y36_N36
\io4|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add1~9_sumout\ = SUM(( !\io4|rxReadPointer\(2) ) + ( \io4|rxInPointer\(2) ) + ( \io4|Add1~6\ ))
-- \io4|Add1~10\ = CARRY(( !\io4|rxReadPointer\(2) ) + ( \io4|rxInPointer\(2) ) + ( \io4|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_rxInPointer\(2),
	datad => \io4|ALT_INV_rxReadPointer\(2),
	cin => \io4|Add1~6\,
	sumout => \io4|Add1~9_sumout\,
	cout => \io4|Add1~10\);

-- Location: LABCELL_X24_Y36_N27
\io4|n_rts~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~0_combout\ = ( \io4|Add1~5_sumout\ & ( \io4|Add1~9_sumout\ & ( \io4|Add1~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Add1~1_sumout\,
	datae => \io4|ALT_INV_Add1~5_sumout\,
	dataf => \io4|ALT_INV_Add1~9_sumout\,
	combout => \io4|n_rts~0_combout\);

-- Location: MLABCELL_X23_Y36_N39
\io4|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add1~13_sumout\ = SUM(( !\io4|rxReadPointer\(3) ) + ( \io4|rxInPointer\(3) ) + ( \io4|Add1~10\ ))
-- \io4|Add1~14\ = CARRY(( !\io4|rxReadPointer\(3) ) + ( \io4|rxInPointer\(3) ) + ( \io4|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxInPointer\(3),
	datad => \io4|ALT_INV_rxReadPointer\(3),
	cin => \io4|Add1~10\,
	sumout => \io4|Add1~13_sumout\,
	cout => \io4|Add1~14\);

-- Location: LABCELL_X24_Y36_N0
\io4|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add0~0_combout\ = ( \io4|Add1~5_sumout\ & ( \io4|Add1~13_sumout\ & ( (!\io4|Add1~1_sumout\) # (!\io4|Add1~9_sumout\) ) ) ) # ( !\io4|Add1~5_sumout\ & ( \io4|Add1~13_sumout\ ) ) # ( \io4|Add1~5_sumout\ & ( !\io4|Add1~13_sumout\ & ( 
-- (\io4|Add1~1_sumout\ & \io4|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Add1~1_sumout\,
	datac => \io4|ALT_INV_Add1~9_sumout\,
	datae => \io4|ALT_INV_Add1~5_sumout\,
	dataf => \io4|ALT_INV_Add1~13_sumout\,
	combout => \io4|Add0~0_combout\);

-- Location: LABCELL_X21_Y36_N42
\io4|n_rts~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~1_combout\ = ( !\io4|Add2~13_sumout\ & ( (!\io4|Add2~5_sumout\ & !\io4|Add2~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io4|ALT_INV_Add2~5_sumout\,
	datad => \io4|ALT_INV_Add2~9_sumout\,
	dataf => \io4|ALT_INV_Add2~13_sumout\,
	combout => \io4|n_rts~1_combout\);

-- Location: LABCELL_X24_Y36_N51
\io4|n_rts~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~2_combout\ = ( \io4|Add0~0_combout\ & ( \io4|n_rts~1_combout\ & ( (!\io4|n_rts~q\ & ((!\io4|LessThan0~1_combout\) # (\io4|n_rts~0_combout\))) ) ) ) # ( !\io4|Add0~0_combout\ & ( \io4|n_rts~1_combout\ & ( !\io4|n_rts~q\ ) ) ) # ( 
-- \io4|Add0~0_combout\ & ( !\io4|n_rts~1_combout\ & ( (!\io4|n_rts~q\ & ((!\io4|LessThan0~1_combout\ & (!\io4|Add2~1_sumout\)) # (\io4|LessThan0~1_combout\ & ((\io4|n_rts~0_combout\))))) ) ) ) # ( !\io4|Add0~0_combout\ & ( !\io4|n_rts~1_combout\ & ( 
-- (!\io4|n_rts~q\ & ((!\io4|Add2~1_sumout\) # (\io4|LessThan0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100100000001100010011001100110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_LessThan0~1_combout\,
	datab => \io4|ALT_INV_n_rts~q\,
	datac => \io4|ALT_INV_Add2~1_sumout\,
	datad => \io4|ALT_INV_n_rts~0_combout\,
	datae => \io4|ALT_INV_Add0~0_combout\,
	dataf => \io4|ALT_INV_n_rts~1_combout\,
	combout => \io4|n_rts~2_combout\);

-- Location: LABCELL_X21_Y36_N12
\io4|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add2~17_sumout\ = SUM(( !\io4|rxReadPointer\(4) ) + ( \io4|Add2~3\ ) + ( \io4|Add2~2\ ))
-- \io4|Add2~18\ = CARRY(( !\io4|rxReadPointer\(4) ) + ( \io4|Add2~3\ ) + ( \io4|Add2~2\ ))
-- \io4|Add2~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \io4|ALT_INV_rxReadPointer\(4),
	cin => \io4|Add2~2\,
	sharein => \io4|Add2~3\,
	sumout => \io4|Add2~17_sumout\,
	cout => \io4|Add2~18\,
	shareout => \io4|Add2~19\);

-- Location: LABCELL_X21_Y36_N15
\io4|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add2~21_sumout\ = SUM(( VCC ) + ( \io4|Add2~19\ ) + ( \io4|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \io4|Add2~18\,
	sharein => \io4|Add2~19\,
	sumout => \io4|Add2~21_sumout\);

-- Location: LABCELL_X21_Y36_N33
\io4|n_rts~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~5_combout\ = ( \io4|LessThan0~0_combout\ & ( \io4|Add2~17_sumout\ & ( (!\io4|rxReadPointer\(3) & (\io4|rxInPointer\(3) & !\io4|rxReadPointer\(4))) ) ) ) # ( !\io4|LessThan0~0_combout\ & ( \io4|Add2~17_sumout\ & ( (!\io4|rxReadPointer\(4) & 
-- ((!\io4|rxReadPointer\(3)) # (\io4|rxInPointer\(3)))) ) ) ) # ( \io4|LessThan0~0_combout\ & ( !\io4|Add2~17_sumout\ & ( (!\io4|rxReadPointer\(3) & (\io4|rxInPointer\(3) & (\io4|Add2~21_sumout\ & !\io4|rxReadPointer\(4)))) ) ) ) # ( 
-- !\io4|LessThan0~0_combout\ & ( !\io4|Add2~17_sumout\ & ( (\io4|Add2~21_sumout\ & (!\io4|rxReadPointer\(4) & ((!\io4|rxReadPointer\(3)) # (\io4|rxInPointer\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000000100000000010111011000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_rxReadPointer\(3),
	datab => \io4|ALT_INV_rxInPointer\(3),
	datac => \io4|ALT_INV_Add2~21_sumout\,
	datad => \io4|ALT_INV_rxReadPointer\(4),
	datae => \io4|ALT_INV_LessThan0~0_combout\,
	dataf => \io4|ALT_INV_Add2~17_sumout\,
	combout => \io4|n_rts~5_combout\);

-- Location: MLABCELL_X23_Y36_N42
\io4|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add1~17_sumout\ = SUM(( !\io4|rxReadPointer\(4) ) + ( GND ) + ( \io4|Add1~14\ ))
-- \io4|Add1~18\ = CARRY(( !\io4|rxReadPointer\(4) ) + ( GND ) + ( \io4|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \io4|ALT_INV_rxReadPointer\(4),
	cin => \io4|Add1~14\,
	sumout => \io4|Add1~17_sumout\,
	cout => \io4|Add1~18\);

-- Location: MLABCELL_X23_Y36_N45
\io4|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add1~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \io4|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \io4|Add1~18\,
	sumout => \io4|Add1~21_sumout\);

-- Location: LABCELL_X24_Y36_N33
\io4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|Add0~1_combout\ = ( \io4|Add1~5_sumout\ & ( \io4|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Add1~1_sumout\,
	datae => \io4|ALT_INV_Add1~5_sumout\,
	combout => \io4|Add0~1_combout\);

-- Location: LABCELL_X24_Y36_N36
\io4|n_rts~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~4_combout\ = ( \io4|Add1~13_sumout\ & ( \io4|Add0~1_combout\ & ( (\io4|LessThan0~1_combout\ & ((!\io4|Add1~21_sumout\) # (!\io4|Add1~9_sumout\ $ (\io4|Add1~17_sumout\)))) ) ) ) # ( !\io4|Add1~13_sumout\ & ( \io4|Add0~1_combout\ & ( 
-- (\io4|LessThan0~1_combout\ & ((!\io4|Add1~21_sumout\) # (!\io4|Add1~17_sumout\))) ) ) ) # ( \io4|Add1~13_sumout\ & ( !\io4|Add0~1_combout\ & ( (\io4|LessThan0~1_combout\ & ((!\io4|Add1~21_sumout\) # (!\io4|Add1~17_sumout\))) ) ) ) # ( 
-- !\io4|Add1~13_sumout\ & ( !\io4|Add0~1_combout\ & ( (\io4|LessThan0~1_combout\ & ((!\io4|Add1~21_sumout\) # (!\io4|Add1~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000110011001100000011001000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Add1~9_sumout\,
	datab => \io4|ALT_INV_LessThan0~1_combout\,
	datac => \io4|ALT_INV_Add1~21_sumout\,
	datad => \io4|ALT_INV_Add1~17_sumout\,
	datae => \io4|ALT_INV_Add1~13_sumout\,
	dataf => \io4|ALT_INV_Add0~1_combout\,
	combout => \io4|n_rts~4_combout\);

-- Location: LABCELL_X24_Y36_N54
\io4|n_rts~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~3_combout\ = ( !\io4|Add2~9_sumout\ & ( !\io4|Add2~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \io4|ALT_INV_Add2~9_sumout\,
	dataf => \io4|ALT_INV_Add2~13_sumout\,
	combout => \io4|n_rts~3_combout\);

-- Location: LABCELL_X24_Y36_N6
\io4|n_rts~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~7_combout\ = ( !\io4|LessThan0~1_combout\ & ( (((!\io4|n_rts~3_combout\) # ((\io4|Add2~1_sumout\)))) ) ) # ( \io4|LessThan0~1_combout\ & ( (!\io4|Add1~1_sumout\ & ((((\io4|Add1~9_sumout\)) # (\io4|Add1~13_sumout\)) # (\io4|Add1~5_sumout\))) # 
-- (\io4|Add1~1_sumout\ & ((!\io4|Add1~5_sumout\) # ((!\io4|Add1~13_sumout\) # ((!\io4|Add1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111000011111111011111110111111111110000111111111111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_Add1~1_sumout\,
	datab => \io4|ALT_INV_Add1~5_sumout\,
	datac => \io4|ALT_INV_Add1~13_sumout\,
	datad => \io4|ALT_INV_Add2~1_sumout\,
	datae => \io4|ALT_INV_LessThan0~1_combout\,
	dataf => \io4|ALT_INV_Add1~9_sumout\,
	datag => \io4|ALT_INV_n_rts~3_combout\,
	combout => \io4|n_rts~7_combout\);

-- Location: LABCELL_X24_Y36_N12
\io4|n_rts~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io4|n_rts~6_combout\ = ( \io4|n_rts~4_combout\ & ( \io4|n_rts~7_combout\ ) ) # ( !\io4|n_rts~4_combout\ & ( \io4|n_rts~7_combout\ & ( (!\io4|n_rts~2_combout\) # (((\io4|controlReg\(6) & !\io4|controlReg\(5))) # (\io4|n_rts~5_combout\)) ) ) ) # ( 
-- \io4|n_rts~4_combout\ & ( !\io4|n_rts~7_combout\ ) ) # ( !\io4|n_rts~4_combout\ & ( !\io4|n_rts~7_combout\ & ( ((\io4|controlReg\(6) & !\io4|controlReg\(5))) # (\io4|n_rts~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111111111111111111111110100111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io4|ALT_INV_controlReg\(6),
	datab => \io4|ALT_INV_controlReg\(5),
	datac => \io4|ALT_INV_n_rts~2_combout\,
	datad => \io4|ALT_INV_n_rts~5_combout\,
	datae => \io4|ALT_INV_n_rts~4_combout\,
	dataf => \io4|ALT_INV_n_rts~7_combout\,
	combout => \io4|n_rts~6_combout\);

-- Location: FF_X24_Y36_N14
\io4|n_rts\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \io4|n_rts~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io4|n_rts~q\);

-- Location: MLABCELL_X37_Y41_N30
\io2|videoR0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~3_combout\ = ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) & ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) & ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) 
-- ) ) ) # ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) & ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) & ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) ) ) ) # ( 
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) & ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) & ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) ) ) ) # ( 
-- !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) & ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) & ( (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) & 
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \io2|videoR0~3_combout\);

-- Location: M10K_X46_Y41_N0
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000018C6300000018801100001CE73986339C6318F00008000000000840000000004738800396072C000000E000086308421084210842D6E07008040080701002010070000700000380E03800739CE739802210C4208843DBDF986003DBDF8000639CE200C07B9CB5B8802396F5B88E031CE601C02108472C084396B5AC004318C7800073900439C0739CE73C004210873808431CC730005B98E580000000FFFFF7BDEF7BDEF8421084210FFFFF00000FFFFFFFFFF4210F0000000018421084211F47D08318DF318C6318CF000004210F43C000000F43D080000F318C6318DF000004211F07C000001F318C60001F07D08318D705CC60001F07C0031",
	mem_init3 => "8C701CC6318D707C000001F05CC6318C703C000000F01CC6318C7318C64210F43D084211F421080001F000004210F421084211F000000001F421080000F42108421180000000018461080001E318C60001E358C6318D637800318C6318C6318D6358C64211846000318DE00000318D6318C6421184610842118421084210842108F6EFBF6EFB55555555554090240902003961DB8000076E586002108401081FFE7DF2D37F2C3F72D30018CE000000210E000006390800000038047388003C07738C0739CE701C0739CC030007B9CE01800639CC0180060000400807B9C6600C861086216EBDBF6D739800380E639C072D085388423D0879080639CE701C0219",
	mem_init2 => "6B3113C339CE038007B9CE020007B9CE03980639CC02000639CC03800639CC039807B9CF738E07F9F67C00072188700C0739CC000005ADEB7116060000401003108422DC060000401C0621CE60100621CE601C0321EB327E433108600007B9C6600007B9C6601007B9C6601C03ECE3327E0621CE600C07B9CE0380C3118E439807AD6E2000000000039604000600100210802108030008000C0728047000C339CE700005B88E5800073DEB58000031CE700005B9CE70000208007000061988700004216B70007339CE580084396B70000639CE60000739CE600005ADEF7000060000001005B98E5A10C738C6300C060000400005AD6B7210C339CE5800042108",
	mem_init1 => "43880621CE600005B9CE318C06390E6000072D6E421005B9C660000000002000F80000000000000B71000610842118008CC40210062108421807AC2432DE06000C739C05B88472D605BDEB5AD60031CE739C0739CE739C060000009C063880439805ADCE5ADC0331CE739804210E5ADC02396B5B8805ADEF5AD605AD6F7BD607AD28421005ADCC72D60639C6318E06000000180739CE739C03ADE842CC04218C625E07A58C625E06396B5B98032D0842CC072D6E5ADC0739CE73000621EF7ADC0000043398040086201000380070000201084008800000000000000000000410CE73980639CC7398000004339C0639CC42080638C6621C0399EE718C0638C433",
	mem_init0 => "9807390433980700000200072D6F7ADC0021002186000000000000000E0000800000000000000E0000002CCFB2C004008420100201084008000000421005B9CB238805AC0472C00030CC43800739EE7B9C000000739C000000630000000000000010CF7FE0003FFF310000096FD880003D08400000010F40000010CF31000219E421080210847988FA19E4798807BDE00000C711CE226E02D6BDEF7F05816B5AD6433C847988009CEF39C200218F620046D97BB36885AF39FE7F8420003C6F4790CB5ACCC739CEBCEFFCD2D6A67F032D295980FFEF39DFFF0010C620004039EE2000402DEF23880011CF71000011CF7BDCF7EF3FEFFEF052D0943E0000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../Components/TERMINAL/CGAFontBold.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portaaddr => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X46_Y42_N0
\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000006318C000000310C23000021084308C4600000000010000000001080000000018843000A30146000C6038063194A108421084210842001C011886101C021846201C0319C63000E0380E0010842108300C44390432086528C000006528C0000C8418461018422104300C443904338C6420C670042109460208621084000CA528C0001C821888700842108E001084210E0210E43906000CA428C000000039CE7000000000039CE739CE739CE70000039CE739CE7084210000000007084210842709C2118C6718C6318C6300000084210840000001084210000318C6318C67000000842701C000000718C630000701C2118C6701C630000701C0018",
	mem_init3 => "C6318C6318C6701C000000701C6318C6318C000000318C6318C6318C63084210842108427084210000700000084210842108427000000000708421000010842108427000000000709C210000718C630000701C6318C6701C0018C6318C6318C6701C630842709C0018C670000018C6718C630842709C21084270842108421084213146531465304C1304C12088220882000821888000062208600042108021010432908401043290840000038000000843800000C8410C0300060188430006018843010A73100701084380E000C842002000C841802000C6318C0300C8300C011942118420210843908718CE338C8401CC2388430846420C2100C84210040046",
	mem_init2 => "210C24380642008000C84200C000C842008300C84180C000C841808000C8418083010843904300C8300C0001C4311C01010E418063010872086400C6318C0600C2108C8300C6318C0400C8720C0600C8720C0400C4310C831806420C0000C8300C6300C8300C0600C8300C0400C4300C8300C8720C0100C8420080180232108301C8410C2000000000A30186308C6600421004210046330C6101C4329C0038064210000104311000008E72900000C642100000C84210000046318C6101C0320C0001C42194000806420C00388621140000C8420C000108421C00010A73900000C6318C630184310846190800000000C6318C0301842188463806420C0001C423",
	mem_init1 => "884300C8720C0000C841800100C8420C00014421884600C8300C0000000004633800000000000002086100C21084230000008C4400C421084301C430908700C63190840104318884010C72908400C642108401C842108400C6318CE700C81188830184218847004652108301C421884700C44210430108429CC40108539CC401C4210847018421884600C840000100C6318C63010843908400C442104301C421884701C421884701C421084700C442104301C4218847010872106300C852948300C03080830086100462000E001C00004622086110C6000C6000C6000C6000C201908300C841908300C630808700C843904300C8001C87004072086100C80180",
	mem_init0 => "8301C821808301C6318C6300CC729083010821840000C6000000000003800010C60000000006338C600004338C4000861084620046210861000000104200C8518C43010430908000CE0190630084711C42000000084200C0318C6300000000000002319CE0000E718C200004238840000E4210000006238860000203802000463084210042108C613846308C6100C63000001906210C4300421194A3008021084208C6108C610000338C00010C739CC40946630CA12184210C4331C6318C6308C23108431908418000390A73948700C400086039CC4218E700023184001846718C21184A738C630046338C610046339CE219CC4394E3190A7218830000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../Components/TERMINAL/CGAFontBold.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "SBCTextDisplayRGB:io2|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_a1h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portaaddr => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y41_N30
\io2|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mux0~4_combout\ = ( !\io2|pixelCount[1]~DUPLICATE_q\ & ( (!\io2|pixelCount\(2) & ((!\io2|pixelCount\(0) & (\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(7))) # (\io2|pixelCount\(0) & 
-- (((\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(6))))))) # (\io2|pixelCount\(2) & (\io2|pixelCount\(0))) ) ) # ( \io2|pixelCount[1]~DUPLICATE_q\ & ( (!\io2|pixelCount\(2) & ((!\io2|pixelCount\(0) & 
-- (\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(5))) # (\io2|pixelCount\(0) & (((\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(4))))))) # (\io2|pixelCount\(2) & (\io2|pixelCount\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelCount\(2),
	datab => \io2|ALT_INV_pixelCount\(0),
	datac => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \io2|ALT_INV_pixelCount[1]~DUPLICATE_q\,
	dataf => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datag => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \io2|Mux0~4_combout\);

-- Location: LABCELL_X40_Y41_N12
\io2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Mux0~0_combout\ = ( !\io2|pixelCount[1]~DUPLICATE_q\ & ( (!\io2|pixelCount\(2) & ((((\io2|Mux0~4_combout\))))) # (\io2|pixelCount\(2) & ((!\io2|Mux0~4_combout\ & (((\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (\io2|Mux0~4_combout\ & (\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(2))))) ) ) # ( \io2|pixelCount[1]~DUPLICATE_q\ & ( (!\io2|pixelCount\(2) & ((((\io2|Mux0~4_combout\))))) # (\io2|pixelCount\(2) & (((!\io2|Mux0~4_combout\ & 
-- (\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(1))) # (\io2|Mux0~4_combout\ & ((\io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|q_a\(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_pixelCount\(2),
	datab => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \io2|ALT_INV_Mux0~4_combout\,
	datae => \io2|ALT_INV_pixelCount[1]~DUPLICATE_q\,
	dataf => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datag => \io2|GEN_EXT_CHARS:fontRom|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \io2|Mux0~0_combout\);

-- Location: LABCELL_X39_Y41_N18
\io2|videoR0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~4_combout\ = ( \io2|videoR0~3_combout\ & ( \io2|Mux0~0_combout\ & ( (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & (((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2)) # 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1))) # (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( !\io2|videoR0~3_combout\ & ( \io2|Mux0~0_combout\ & ( 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & (((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2)) # (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1))) # 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( \io2|videoR0~3_combout\ & ( !\io2|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \io2|ALT_INV_videoR0~3_combout\,
	dataf => \io2|ALT_INV_Mux0~0_combout\,
	combout => \io2|videoR0~4_combout\);

-- Location: LABCELL_X44_Y41_N57
\io2|screen_render~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~1_combout\ = (!\io2|charHoriz\(5) & (!\io2|cursorHoriz\(5) & (!\io2|charHoriz\(4) $ (\io2|cursorHoriz\(4))))) # (\io2|charHoriz\(5) & (\io2|cursorHoriz\(5) & (!\io2|charHoriz\(4) $ (\io2|cursorHoriz\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000110000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charHoriz\(5),
	datab => \io2|ALT_INV_charHoriz\(4),
	datac => \io2|ALT_INV_cursorHoriz\(4),
	datad => \io2|ALT_INV_cursorHoriz\(5),
	combout => \io2|screen_render~1_combout\);

-- Location: LABCELL_X40_Y42_N39
\io2|screen_render~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~2_combout\ = ( \io2|cursorHoriz\(1) & ( \io2|charHoriz\(2) & ( (\io2|cursorHoriz\(2) & \io2|charHoriz\(1)) ) ) ) # ( !\io2|cursorHoriz\(1) & ( \io2|charHoriz\(2) & ( (\io2|cursorHoriz\(2) & !\io2|charHoriz\(1)) ) ) ) # ( 
-- \io2|cursorHoriz\(1) & ( !\io2|charHoriz\(2) & ( (!\io2|cursorHoriz\(2) & \io2|charHoriz\(1)) ) ) ) # ( !\io2|cursorHoriz\(1) & ( !\io2|charHoriz\(2) & ( (!\io2|cursorHoriz\(2) & !\io2|charHoriz\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000010100000101001010000010100000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorHoriz\(2),
	datac => \io2|ALT_INV_charHoriz\(1),
	datae => \io2|ALT_INV_cursorHoriz\(1),
	dataf => \io2|ALT_INV_charHoriz\(2),
	combout => \io2|screen_render~2_combout\);

-- Location: LABCELL_X43_Y44_N30
\io2|Add13~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~101_sumout\ = SUM(( \io2|cursBlinkCount\(0) ) + ( VCC ) + ( !VCC ))
-- \io2|Add13~102\ = CARRY(( \io2|cursBlinkCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursBlinkCount\(0),
	cin => GND,
	sumout => \io2|Add13~101_sumout\,
	cout => \io2|Add13~102\);

-- Location: LABCELL_X43_Y43_N18
\io2|Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~21_sumout\ = SUM(( \io2|cursBlinkCount\(16) ) + ( GND ) + ( \io2|Add13~26\ ))
-- \io2|Add13~22\ = CARRY(( \io2|cursBlinkCount\(16) ) + ( GND ) + ( \io2|Add13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(16),
	cin => \io2|Add13~26\,
	sumout => \io2|Add13~21_sumout\,
	cout => \io2|Add13~22\);

-- Location: LABCELL_X43_Y43_N21
\io2|Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~17_sumout\ = SUM(( \io2|cursBlinkCount\(17) ) + ( GND ) + ( \io2|Add13~22\ ))
-- \io2|Add13~18\ = CARRY(( \io2|cursBlinkCount\(17) ) + ( GND ) + ( \io2|Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(17),
	cin => \io2|Add13~22\,
	sumout => \io2|Add13~17_sumout\,
	cout => \io2|Add13~18\);

-- Location: FF_X43_Y43_N22
\io2|cursBlinkCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~17_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(17));

-- Location: LABCELL_X43_Y43_N24
\io2|Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~13_sumout\ = SUM(( \io2|cursBlinkCount[18]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add13~18\ ))
-- \io2|Add13~14\ = CARRY(( \io2|cursBlinkCount[18]~DUPLICATE_q\ ) + ( GND ) + ( \io2|Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount[18]~DUPLICATE_q\,
	cin => \io2|Add13~18\,
	sumout => \io2|Add13~13_sumout\,
	cout => \io2|Add13~14\);

-- Location: FF_X43_Y43_N26
\io2|cursBlinkCount[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~13_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount[18]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y43_N27
\io2|Add13~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~65_sumout\ = SUM(( \io2|cursBlinkCount\(19) ) + ( GND ) + ( \io2|Add13~14\ ))
-- \io2|Add13~66\ = CARRY(( \io2|cursBlinkCount\(19) ) + ( GND ) + ( \io2|Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(19),
	cin => \io2|Add13~14\,
	sumout => \io2|Add13~65_sumout\,
	cout => \io2|Add13~66\);

-- Location: FF_X43_Y43_N28
\io2|cursBlinkCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~65_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(19));

-- Location: LABCELL_X43_Y43_N30
\io2|Add13~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~69_sumout\ = SUM(( \io2|cursBlinkCount\(20) ) + ( GND ) + ( \io2|Add13~66\ ))
-- \io2|Add13~70\ = CARRY(( \io2|cursBlinkCount\(20) ) + ( GND ) + ( \io2|Add13~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursBlinkCount\(20),
	cin => \io2|Add13~66\,
	sumout => \io2|Add13~69_sumout\,
	cout => \io2|Add13~70\);

-- Location: FF_X43_Y43_N32
\io2|cursBlinkCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~69_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(20));

-- Location: LABCELL_X43_Y43_N33
\io2|Add13~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~73_sumout\ = SUM(( \io2|cursBlinkCount\(21) ) + ( GND ) + ( \io2|Add13~70\ ))
-- \io2|Add13~74\ = CARRY(( \io2|cursBlinkCount\(21) ) + ( GND ) + ( \io2|Add13~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(21),
	cin => \io2|Add13~70\,
	sumout => \io2|Add13~73_sumout\,
	cout => \io2|Add13~74\);

-- Location: FF_X43_Y43_N35
\io2|cursBlinkCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~73_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(21));

-- Location: LABCELL_X43_Y43_N36
\io2|Add13~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~77_sumout\ = SUM(( \io2|cursBlinkCount\(22) ) + ( GND ) + ( \io2|Add13~74\ ))
-- \io2|Add13~78\ = CARRY(( \io2|cursBlinkCount\(22) ) + ( GND ) + ( \io2|Add13~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(22),
	cin => \io2|Add13~74\,
	sumout => \io2|Add13~77_sumout\,
	cout => \io2|Add13~78\);

-- Location: FF_X43_Y43_N38
\io2|cursBlinkCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~77_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(22));

-- Location: LABCELL_X43_Y43_N39
\io2|Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~9_sumout\ = SUM(( \io2|cursBlinkCount\(23) ) + ( GND ) + ( \io2|Add13~78\ ))
-- \io2|Add13~10\ = CARRY(( \io2|cursBlinkCount\(23) ) + ( GND ) + ( \io2|Add13~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(23),
	cin => \io2|Add13~78\,
	sumout => \io2|Add13~9_sumout\,
	cout => \io2|Add13~10\);

-- Location: FF_X43_Y43_N40
\io2|cursBlinkCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~9_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(23));

-- Location: LABCELL_X43_Y43_N48
\io2|LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan10~3_combout\ = ( \io2|cursBlinkCount\(19) & ( (\io2|cursBlinkCount\(20) & (\io2|cursBlinkCount\(21) & \io2|cursBlinkCount\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursBlinkCount\(20),
	datac => \io2|ALT_INV_cursBlinkCount\(21),
	datad => \io2|ALT_INV_cursBlinkCount\(22),
	dataf => \io2|ALT_INV_cursBlinkCount\(19),
	combout => \io2|LessThan10~3_combout\);

-- Location: LABCELL_X43_Y43_N42
\io2|Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~5_sumout\ = SUM(( \io2|cursBlinkCount\(24) ) + ( GND ) + ( \io2|Add13~10\ ))
-- \io2|Add13~6\ = CARRY(( \io2|cursBlinkCount\(24) ) + ( GND ) + ( \io2|Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursBlinkCount\(24),
	cin => \io2|Add13~10\,
	sumout => \io2|Add13~5_sumout\,
	cout => \io2|Add13~6\);

-- Location: FF_X43_Y43_N44
\io2|cursBlinkCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~5_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(24));

-- Location: LABCELL_X43_Y43_N45
\io2|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~1_sumout\ = SUM(( \io2|cursBlinkCount\(25) ) + ( GND ) + ( \io2|Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(25),
	cin => \io2|Add13~6\,
	sumout => \io2|Add13~1_sumout\);

-- Location: FF_X43_Y43_N46
\io2|cursBlinkCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~1_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(25));

-- Location: FF_X43_Y43_N4
\io2|cursBlinkCount[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~49_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount[11]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y44_N0
\io2|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan9~0_combout\ = ( \io2|cursBlinkCount\(4) & ( (\io2|cursBlinkCount\(6) & (\io2|cursBlinkCount\(0) & (\io2|cursBlinkCount\(1) & \io2|cursBlinkCount\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(6),
	datab => \io2|ALT_INV_cursBlinkCount\(0),
	datac => \io2|ALT_INV_cursBlinkCount\(1),
	datad => \io2|ALT_INV_cursBlinkCount\(5),
	dataf => \io2|ALT_INV_cursBlinkCount\(4),
	combout => \io2|LessThan9~0_combout\);

-- Location: LABCELL_X43_Y44_N12
\io2|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan10~0_combout\ = ( !\io2|cursBlinkCount\(8) & ( !\io2|cursBlinkCount\(7) & ( (!\io2|cursBlinkCount\(9) & !\io2|cursBlinkCount\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(9),
	datac => \io2|ALT_INV_cursBlinkCount\(10),
	datae => \io2|ALT_INV_cursBlinkCount\(8),
	dataf => \io2|ALT_INV_cursBlinkCount\(7),
	combout => \io2|LessThan10~0_combout\);

-- Location: LABCELL_X43_Y44_N18
\io2|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan9~1_combout\ = ( \io2|LessThan10~0_combout\ & ( (!\io2|cursBlinkCount[11]~DUPLICATE_q\ & ((!\io2|cursBlinkCount\(3)) # ((!\io2|LessThan9~0_combout\) # (!\io2|cursBlinkCount\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount[11]~DUPLICATE_q\,
	datab => \io2|ALT_INV_cursBlinkCount\(3),
	datac => \io2|ALT_INV_LessThan9~0_combout\,
	datad => \io2|ALT_INV_cursBlinkCount\(2),
	dataf => \io2|ALT_INV_LessThan10~0_combout\,
	combout => \io2|LessThan9~1_combout\);

-- Location: FF_X43_Y43_N10
\io2|cursBlinkCount[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~57_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount[13]~DUPLICATE_q\);

-- Location: FF_X43_Y43_N13
\io2|cursBlinkCount[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~53_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount[14]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y44_N9
\io2|LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan9~2_combout\ = ( \io2|cursBlinkCount[14]~DUPLICATE_q\ & ( \io2|cursBlinkCount\(15) & ( (\io2|cursBlinkCount\(12) & \io2|cursBlinkCount[13]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(12),
	datab => \io2|ALT_INV_cursBlinkCount[13]~DUPLICATE_q\,
	datae => \io2|ALT_INV_cursBlinkCount[14]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_cursBlinkCount\(15),
	combout => \io2|LessThan9~2_combout\);

-- Location: LABCELL_X43_Y43_N54
\io2|LessThan9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan9~3_combout\ = ( \io2|LessThan9~2_combout\ & ( (!\io2|cursBlinkCount[18]~DUPLICATE_q\ & ((!\io2|cursBlinkCount\(17)) # ((!\io2|cursBlinkCount\(16) & \io2|LessThan9~1_combout\)))) ) ) # ( !\io2|LessThan9~2_combout\ & ( 
-- (!\io2|cursBlinkCount[18]~DUPLICATE_q\ & ((!\io2|cursBlinkCount\(16)) # (!\io2|cursBlinkCount\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011000000111000001100000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(16),
	datab => \io2|ALT_INV_cursBlinkCount\(17),
	datac => \io2|ALT_INV_cursBlinkCount[18]~DUPLICATE_q\,
	datad => \io2|ALT_INV_LessThan9~1_combout\,
	dataf => \io2|ALT_INV_LessThan9~2_combout\,
	combout => \io2|LessThan9~3_combout\);

-- Location: LABCELL_X43_Y44_N24
\io2|LessThan9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan9~4_combout\ = ( \io2|cursBlinkCount\(25) & ( \io2|LessThan9~3_combout\ & ( \io2|cursBlinkCount\(24) ) ) ) # ( \io2|cursBlinkCount\(25) & ( !\io2|LessThan9~3_combout\ & ( ((\io2|cursBlinkCount\(23) & \io2|LessThan10~3_combout\)) # 
-- (\io2|cursBlinkCount\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111110001111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(23),
	datab => \io2|ALT_INV_LessThan10~3_combout\,
	datac => \io2|ALT_INV_cursBlinkCount\(24),
	datae => \io2|ALT_INV_cursBlinkCount\(25),
	dataf => \io2|ALT_INV_LessThan9~3_combout\,
	combout => \io2|LessThan9~4_combout\);

-- Location: FF_X43_Y44_N32
\io2|cursBlinkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~101_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(0));

-- Location: LABCELL_X43_Y44_N33
\io2|Add13~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~97_sumout\ = SUM(( \io2|cursBlinkCount\(1) ) + ( GND ) + ( \io2|Add13~102\ ))
-- \io2|Add13~98\ = CARRY(( \io2|cursBlinkCount\(1) ) + ( GND ) + ( \io2|Add13~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(1),
	cin => \io2|Add13~102\,
	sumout => \io2|Add13~97_sumout\,
	cout => \io2|Add13~98\);

-- Location: FF_X43_Y44_N35
\io2|cursBlinkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~97_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(1));

-- Location: LABCELL_X43_Y44_N36
\io2|Add13~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~85_sumout\ = SUM(( \io2|cursBlinkCount\(2) ) + ( GND ) + ( \io2|Add13~98\ ))
-- \io2|Add13~86\ = CARRY(( \io2|cursBlinkCount\(2) ) + ( GND ) + ( \io2|Add13~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(2),
	cin => \io2|Add13~98\,
	sumout => \io2|Add13~85_sumout\,
	cout => \io2|Add13~86\);

-- Location: FF_X43_Y44_N38
\io2|cursBlinkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~85_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(2));

-- Location: LABCELL_X43_Y44_N39
\io2|Add13~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~81_sumout\ = SUM(( \io2|cursBlinkCount\(3) ) + ( GND ) + ( \io2|Add13~86\ ))
-- \io2|Add13~82\ = CARRY(( \io2|cursBlinkCount\(3) ) + ( GND ) + ( \io2|Add13~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(3),
	cin => \io2|Add13~86\,
	sumout => \io2|Add13~81_sumout\,
	cout => \io2|Add13~82\);

-- Location: FF_X43_Y44_N41
\io2|cursBlinkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~81_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(3));

-- Location: LABCELL_X43_Y44_N42
\io2|Add13~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~93_sumout\ = SUM(( \io2|cursBlinkCount\(4) ) + ( GND ) + ( \io2|Add13~82\ ))
-- \io2|Add13~94\ = CARRY(( \io2|cursBlinkCount\(4) ) + ( GND ) + ( \io2|Add13~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursBlinkCount\(4),
	cin => \io2|Add13~82\,
	sumout => \io2|Add13~93_sumout\,
	cout => \io2|Add13~94\);

-- Location: FF_X43_Y44_N44
\io2|cursBlinkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~93_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(4));

-- Location: LABCELL_X43_Y44_N45
\io2|Add13~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~89_sumout\ = SUM(( \io2|cursBlinkCount\(5) ) + ( GND ) + ( \io2|Add13~94\ ))
-- \io2|Add13~90\ = CARRY(( \io2|cursBlinkCount\(5) ) + ( GND ) + ( \io2|Add13~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(5),
	cin => \io2|Add13~94\,
	sumout => \io2|Add13~89_sumout\,
	cout => \io2|Add13~90\);

-- Location: FF_X43_Y44_N47
\io2|cursBlinkCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~89_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(5));

-- Location: LABCELL_X43_Y44_N48
\io2|Add13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~29_sumout\ = SUM(( \io2|cursBlinkCount\(6) ) + ( GND ) + ( \io2|Add13~90\ ))
-- \io2|Add13~30\ = CARRY(( \io2|cursBlinkCount\(6) ) + ( GND ) + ( \io2|Add13~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(6),
	cin => \io2|Add13~90\,
	sumout => \io2|Add13~29_sumout\,
	cout => \io2|Add13~30\);

-- Location: FF_X43_Y44_N50
\io2|cursBlinkCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~29_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(6));

-- Location: LABCELL_X43_Y44_N51
\io2|Add13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~37_sumout\ = SUM(( \io2|cursBlinkCount\(7) ) + ( GND ) + ( \io2|Add13~30\ ))
-- \io2|Add13~38\ = CARRY(( \io2|cursBlinkCount\(7) ) + ( GND ) + ( \io2|Add13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(7),
	cin => \io2|Add13~30\,
	sumout => \io2|Add13~37_sumout\,
	cout => \io2|Add13~38\);

-- Location: FF_X43_Y44_N53
\io2|cursBlinkCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~37_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(7));

-- Location: LABCELL_X43_Y44_N54
\io2|Add13~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~41_sumout\ = SUM(( \io2|cursBlinkCount\(8) ) + ( GND ) + ( \io2|Add13~38\ ))
-- \io2|Add13~42\ = CARRY(( \io2|cursBlinkCount\(8) ) + ( GND ) + ( \io2|Add13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(8),
	cin => \io2|Add13~38\,
	sumout => \io2|Add13~41_sumout\,
	cout => \io2|Add13~42\);

-- Location: FF_X43_Y44_N56
\io2|cursBlinkCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~41_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(8));

-- Location: LABCELL_X43_Y44_N57
\io2|Add13~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~45_sumout\ = SUM(( \io2|cursBlinkCount\(9) ) + ( GND ) + ( \io2|Add13~42\ ))
-- \io2|Add13~46\ = CARRY(( \io2|cursBlinkCount\(9) ) + ( GND ) + ( \io2|Add13~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(9),
	cin => \io2|Add13~42\,
	sumout => \io2|Add13~45_sumout\,
	cout => \io2|Add13~46\);

-- Location: FF_X43_Y44_N58
\io2|cursBlinkCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~45_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(9));

-- Location: LABCELL_X43_Y43_N0
\io2|Add13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~33_sumout\ = SUM(( \io2|cursBlinkCount\(10) ) + ( GND ) + ( \io2|Add13~46\ ))
-- \io2|Add13~34\ = CARRY(( \io2|cursBlinkCount\(10) ) + ( GND ) + ( \io2|Add13~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(10),
	cin => \io2|Add13~46\,
	sumout => \io2|Add13~33_sumout\,
	cout => \io2|Add13~34\);

-- Location: FF_X43_Y43_N2
\io2|cursBlinkCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~33_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(10));

-- Location: LABCELL_X43_Y43_N3
\io2|Add13~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~49_sumout\ = SUM(( \io2|cursBlinkCount\(11) ) + ( GND ) + ( \io2|Add13~34\ ))
-- \io2|Add13~50\ = CARRY(( \io2|cursBlinkCount\(11) ) + ( GND ) + ( \io2|Add13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(11),
	cin => \io2|Add13~34\,
	sumout => \io2|Add13~49_sumout\,
	cout => \io2|Add13~50\);

-- Location: FF_X43_Y43_N5
\io2|cursBlinkCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~49_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(11));

-- Location: LABCELL_X43_Y43_N6
\io2|Add13~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~61_sumout\ = SUM(( \io2|cursBlinkCount\(12) ) + ( GND ) + ( \io2|Add13~50\ ))
-- \io2|Add13~62\ = CARRY(( \io2|cursBlinkCount\(12) ) + ( GND ) + ( \io2|Add13~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(12),
	cin => \io2|Add13~50\,
	sumout => \io2|Add13~61_sumout\,
	cout => \io2|Add13~62\);

-- Location: FF_X43_Y43_N7
\io2|cursBlinkCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~61_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(12));

-- Location: LABCELL_X43_Y43_N9
\io2|Add13~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~57_sumout\ = SUM(( \io2|cursBlinkCount\(13) ) + ( GND ) + ( \io2|Add13~62\ ))
-- \io2|Add13~58\ = CARRY(( \io2|cursBlinkCount\(13) ) + ( GND ) + ( \io2|Add13~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(13),
	cin => \io2|Add13~62\,
	sumout => \io2|Add13~57_sumout\,
	cout => \io2|Add13~58\);

-- Location: FF_X43_Y43_N11
\io2|cursBlinkCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~57_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(13));

-- Location: LABCELL_X43_Y43_N12
\io2|Add13~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~53_sumout\ = SUM(( \io2|cursBlinkCount\(14) ) + ( GND ) + ( \io2|Add13~58\ ))
-- \io2|Add13~54\ = CARRY(( \io2|cursBlinkCount\(14) ) + ( GND ) + ( \io2|Add13~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursBlinkCount\(14),
	cin => \io2|Add13~58\,
	sumout => \io2|Add13~53_sumout\,
	cout => \io2|Add13~54\);

-- Location: FF_X43_Y43_N14
\io2|cursBlinkCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~53_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(14));

-- Location: LABCELL_X43_Y43_N15
\io2|Add13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|Add13~25_sumout\ = SUM(( \io2|cursBlinkCount\(15) ) + ( GND ) + ( \io2|Add13~54\ ))
-- \io2|Add13~26\ = CARRY(( \io2|cursBlinkCount\(15) ) + ( GND ) + ( \io2|Add13~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \io2|ALT_INV_cursBlinkCount\(15),
	cin => \io2|Add13~54\,
	sumout => \io2|Add13~25_sumout\,
	cout => \io2|Add13~26\);

-- Location: FF_X43_Y43_N16
\io2|cursBlinkCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~25_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(15));

-- Location: FF_X43_Y43_N20
\io2|cursBlinkCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~21_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(16));

-- Location: LABCELL_X43_Y44_N21
\io2|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan10~1_combout\ = ( \io2|cursBlinkCount\(12) & ( (\io2|cursBlinkCount[11]~DUPLICATE_q\ & (\io2|cursBlinkCount[13]~DUPLICATE_q\ & \io2|cursBlinkCount[14]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount[11]~DUPLICATE_q\,
	datac => \io2|ALT_INV_cursBlinkCount[13]~DUPLICATE_q\,
	datad => \io2|ALT_INV_cursBlinkCount[14]~DUPLICATE_q\,
	dataf => \io2|ALT_INV_cursBlinkCount\(12),
	combout => \io2|LessThan10~1_combout\);

-- Location: LABCELL_X43_Y44_N3
\io2|LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan10~2_combout\ = ( \io2|LessThan10~0_combout\ & ( (!\io2|cursBlinkCount\(15) & ((!\io2|cursBlinkCount\(6)) # (!\io2|LessThan10~1_combout\))) ) ) # ( !\io2|LessThan10~0_combout\ & ( (!\io2|cursBlinkCount\(15) & !\io2|LessThan10~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(6),
	datac => \io2|ALT_INV_cursBlinkCount\(15),
	datad => \io2|ALT_INV_LessThan10~1_combout\,
	dataf => \io2|ALT_INV_LessThan10~0_combout\,
	combout => \io2|LessThan10~2_combout\);

-- Location: FF_X43_Y43_N25
\io2|cursBlinkCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add13~13_sumout\,
	sclr => \io2|LessThan9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursBlinkCount\(18));

-- Location: LABCELL_X43_Y43_N57
\io2|LessThan10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan10~4_combout\ = ( \io2|LessThan10~3_combout\ & ( (\io2|cursBlinkCount\(18) & (((\io2|cursBlinkCount\(16) & !\io2|LessThan10~2_combout\)) # (\io2|cursBlinkCount\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011100110000000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursBlinkCount\(16),
	datab => \io2|ALT_INV_cursBlinkCount\(17),
	datac => \io2|ALT_INV_LessThan10~2_combout\,
	datad => \io2|ALT_INV_cursBlinkCount\(18),
	dataf => \io2|ALT_INV_LessThan10~3_combout\,
	combout => \io2|LessThan10~4_combout\);

-- Location: LABCELL_X43_Y43_N51
\io2|LessThan10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan10~5_combout\ = ( \io2|cursBlinkCount\(24) & ( (!\io2|LessThan10~4_combout\ & (!\io2|cursBlinkCount\(25) & !\io2|cursBlinkCount\(23))) ) ) # ( !\io2|cursBlinkCount\(24) & ( !\io2|cursBlinkCount\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_LessThan10~4_combout\,
	datac => \io2|ALT_INV_cursBlinkCount\(25),
	datad => \io2|ALT_INV_cursBlinkCount\(23),
	dataf => \io2|ALT_INV_cursBlinkCount\(24),
	combout => \io2|LessThan10~5_combout\);

-- Location: FF_X43_Y43_N52
\io2|cursorOn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|LessThan10~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|cursorOn~q\);

-- Location: LABCELL_X40_Y41_N21
\io2|screen_render~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~3_combout\ = ( !\io2|cursorOn~q\ & ( (!\io2|cursorVert\(1) & (!\io2|charVert[1]~DUPLICATE_q\ & (!\io2|cursorVert\(0) $ (\io2|charVert\(0))))) # (\io2|cursorVert\(1) & (\io2|charVert[1]~DUPLICATE_q\ & (!\io2|cursorVert\(0) $ 
-- (\io2|charVert\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_cursorVert\(1),
	datab => \io2|ALT_INV_charVert[1]~DUPLICATE_q\,
	datac => \io2|ALT_INV_cursorVert\(0),
	datad => \io2|ALT_INV_charVert\(0),
	dataf => \io2|ALT_INV_cursorOn~q\,
	combout => \io2|screen_render~3_combout\);

-- Location: MLABCELL_X45_Y41_N54
\io2|screen_render~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~4_combout\ = ( \io2|cursorVert\(3) & ( (\io2|charVert\(3) & (!\io2|cursorVert\(4) $ (\io2|charVert\(4)))) ) ) # ( !\io2|cursorVert\(3) & ( (!\io2|charVert\(3) & (!\io2|cursorVert\(4) $ (\io2|charVert\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorVert\(4),
	datac => \io2|ALT_INV_charVert\(4),
	datad => \io2|ALT_INV_charVert\(3),
	dataf => \io2|ALT_INV_cursorVert\(3),
	combout => \io2|screen_render~4_combout\);

-- Location: MLABCELL_X45_Y42_N36
\io2|screen_render~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~5_combout\ = ( \io2|screen_render~4_combout\ & ( (\io2|screen_render~3_combout\ & (!\io2|cursorHoriz\(0) $ (\io2|charHoriz\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_cursorHoriz\(0),
	datac => \io2|ALT_INV_screen_render~3_combout\,
	datad => \io2|ALT_INV_charHoriz\(0),
	dataf => \io2|ALT_INV_screen_render~4_combout\,
	combout => \io2|screen_render~5_combout\);

-- Location: MLABCELL_X45_Y42_N30
\io2|screen_render~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~6_combout\ = ( \io2|screen_render~5_combout\ & ( (\io2|screen_render~2_combout\ & (!\io2|charHoriz\(3) $ (\io2|cursorHoriz\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010010000100100000000000000000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_charHoriz\(3),
	datab => \io2|ALT_INV_cursorHoriz\(3),
	datac => \io2|ALT_INV_screen_render~2_combout\,
	datae => \io2|ALT_INV_screen_render~5_combout\,
	combout => \io2|screen_render~6_combout\);

-- Location: MLABCELL_X45_Y42_N51
\io2|screen_render~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~7_combout\ = ( \io2|screen_render~6_combout\ & ( (\io2|screen_render~1_combout\ & (!\io2|cursorHoriz\(6) $ (\io2|charHoriz\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~1_combout\,
	datac => \io2|ALT_INV_cursorHoriz\(6),
	datad => \io2|ALT_INV_charHoriz\(6),
	dataf => \io2|ALT_INV_screen_render~6_combout\,
	combout => \io2|screen_render~7_combout\);

-- Location: MLABCELL_X45_Y42_N48
\io2|screen_render~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|screen_render~8_combout\ = ( \io2|screen_render~7_combout\ & ( (\io2|Equal3~0_combout\ & (!\io2|charVert\(2) $ (\io2|cursorVert\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \io2|ALT_INV_charVert\(2),
	datac => \io2|ALT_INV_cursorVert\(2),
	datad => \io2|ALT_INV_Equal3~0_combout\,
	dataf => \io2|ALT_INV_screen_render~7_combout\,
	combout => \io2|screen_render~8_combout\);

-- Location: LABCELL_X39_Y41_N9
\io2|videoR0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~6_combout\ = ( \io2|screen_render~0_combout\ & ( (!\io2|screen_render~8_combout\ & (((\io2|videoR0~4_combout\ & !\io2|Mux0~0_combout\)))) # (\io2|screen_render~8_combout\ & 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000010101010011000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \io2|ALT_INV_videoR0~4_combout\,
	datac => \io2|ALT_INV_Mux0~0_combout\,
	datad => \io2|ALT_INV_screen_render~8_combout\,
	dataf => \io2|ALT_INV_screen_render~0_combout\,
	combout => \io2|videoR0~6_combout\);

-- Location: LABCELL_X39_Y41_N45
\io2|videoR0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~1_combout\ = ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) & ( (!\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \io2|videoR0~1_combout\);

-- Location: MLABCELL_X37_Y41_N0
\io2|videoR0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~0_combout\ = ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) & ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) & ( 
-- (!\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) & \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \io2|videoR0~0_combout\);

-- Location: LABCELL_X39_Y41_N33
\io2|videoR0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~2_combout\ = ( \io2|screen_render~0_combout\ & ( (!\io2|screen_render~8_combout\ & ((!\io2|Mux0~0_combout\ & ((\io2|videoR0~0_combout\))) # (\io2|Mux0~0_combout\ & (\io2|videoR0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~8_combout\,
	datab => \io2|ALT_INV_videoR0~1_combout\,
	datac => \io2|ALT_INV_Mux0~0_combout\,
	datad => \io2|ALT_INV_videoR0~0_combout\,
	dataf => \io2|ALT_INV_screen_render~0_combout\,
	combout => \io2|videoR0~2_combout\);

-- Location: LABCELL_X39_Y41_N6
\io2|videoR0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~5_combout\ = ( \io2|Mux0~0_combout\ & ( (\io2|screen_render~0_combout\ & ((!\io2|screen_render~8_combout\ & ((\io2|videoR0~4_combout\))) # (\io2|screen_render~8_combout\ & 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3))))) ) ) # ( !\io2|Mux0~0_combout\ & ( (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & (\io2|screen_render~0_combout\ & \io2|screen_render~8_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000011000001010000001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \io2|ALT_INV_videoR0~4_combout\,
	datac => \io2|ALT_INV_screen_render~0_combout\,
	datad => \io2|ALT_INV_screen_render~8_combout\,
	dataf => \io2|ALT_INV_Mux0~0_combout\,
	combout => \io2|videoR0~5_combout\);

-- Location: LABCELL_X39_Y41_N12
\io2|videoR0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR0~7_combout\ = ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & ( \io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\) # (!\io2|dispAttWRData\(0)) ) ) ) # ( 
-- !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & ( \io2|videoR0~5_combout\ & ( (\io2|videoR0~6_combout\ & !\io2|dispAttWRData\(0)) ) ) ) # ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & ( 
-- !\io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\ & (\io2|videoR0~2_combout\)) # (\io2|videoR0~6_combout\ & ((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( 
-- !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & ( !\io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\ & (\io2|videoR0~2_combout\)) # (\io2|videoR0~6_combout\ & 
-- ((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101000100010001001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_videoR0~6_combout\,
	datab => \io2|ALT_INV_dispAttWRData\(0),
	datac => \io2|ALT_INV_videoR0~2_combout\,
	datad => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \io2|ALT_INV_videoR0~5_combout\,
	combout => \io2|videoR0~7_combout\);

-- Location: FF_X39_Y41_N13
\io2|videoR0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|videoR0~7_combout\,
	ena => \io2|videoR0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|videoR0~q\);

-- Location: LABCELL_X39_Y41_N54
\io2|videoG0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoG0~0_combout\ = ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) & ( \io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\ & ((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (\io2|videoR0~6_combout\ & (!\io2|dispAttWRData\(1))) ) ) ) # ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) & ( \io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\ & 
-- ((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))) # (\io2|videoR0~6_combout\ & (!\io2|dispAttWRData\(1))) ) ) ) # ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) & ( !\io2|videoR0~5_combout\ & ( 
-- (\io2|videoR0~6_combout\) # (\io2|videoR0~2_combout\) ) ) ) # ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) & ( !\io2|videoR0~5_combout\ & ( (\io2|videoR0~2_combout\ & !\io2|videoR0~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011101010100011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData\(1),
	datab => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \io2|ALT_INV_videoR0~2_combout\,
	datad => \io2|ALT_INV_videoR0~6_combout\,
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \io2|ALT_INV_videoR0~5_combout\,
	combout => \io2|videoG0~0_combout\);

-- Location: FF_X39_Y41_N55
\io2|videoG0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|videoG0~0_combout\,
	ena => \io2|videoR0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|videoG0~q\);

-- Location: LABCELL_X39_Y41_N48
\io2|videoB0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoB0~0_combout\ = ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) & ( \io2|videoR0~5_combout\ & ( (!\io2|dispAttWRData\(2)) # (!\io2|videoR0~6_combout\) ) ) ) # ( 
-- !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) & ( \io2|videoR0~5_combout\ & ( (!\io2|dispAttWRData\(2) & \io2|videoR0~6_combout\) ) ) ) # ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) & ( 
-- !\io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\ & ((\io2|videoR0~2_combout\))) # (\io2|videoR0~6_combout\ & (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( 
-- !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) & ( !\io2|videoR0~5_combout\ & ( (!\io2|videoR0~6_combout\ & ((\io2|videoR0~2_combout\))) # (\io2|videoR0~6_combout\ & 
-- (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_dispAttWRData\(2),
	datab => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \io2|ALT_INV_videoR0~2_combout\,
	datad => \io2|ALT_INV_videoR0~6_combout\,
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \io2|ALT_INV_videoR0~5_combout\,
	combout => \io2|videoB0~0_combout\);

-- Location: FF_X39_Y41_N49
\io2|videoB0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|videoB0~0_combout\,
	ena => \io2|videoR0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|videoB0~q\);

-- Location: LABCELL_X39_Y41_N30
\io2|videoR1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR1~1_combout\ = ( \io2|Mux0~0_combout\ & ( (!\io2|screen_render~8_combout\ & \io2|videoR0~1_combout\) ) ) # ( !\io2|Mux0~0_combout\ & ( !\io2|screen_render~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~8_combout\,
	datab => \io2|ALT_INV_videoR0~1_combout\,
	dataf => \io2|ALT_INV_Mux0~0_combout\,
	combout => \io2|videoR1~1_combout\);

-- Location: LABCELL_X39_Y41_N39
\io2|videoR1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR1~0_combout\ = ( \io2|Mux0~0_combout\ & ( !\io2|screen_render~8_combout\ ) ) # ( !\io2|Mux0~0_combout\ & ( (\io2|videoR0~0_combout\ & !\io2|screen_render~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_videoR0~0_combout\,
	datad => \io2|ALT_INV_screen_render~8_combout\,
	dataf => \io2|ALT_INV_Mux0~0_combout\,
	combout => \io2|videoR1~0_combout\);

-- Location: LABCELL_X40_Y41_N24
\io2|videoR1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoR1~2_combout\ = ( \io2|dispAttWRData\(0) & ( \io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & !\io2|videoR1~1_combout\)) ) ) ) # ( !\io2|dispAttWRData\(0) & 
-- ( \io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) & !\io2|videoR1~1_combout\)) ) ) ) # ( \io2|dispAttWRData\(0) & ( !\io2|videoR1~0_combout\ & ( 
-- (\io2|screen_render~0_combout\ & (\io2|videoR1~1_combout\ & \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4))) ) ) ) # ( !\io2|dispAttWRData\(0) & ( !\io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & 
-- ((!\io2|videoR1~1_combout\) # (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101000000000000010100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~0_combout\,
	datab => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \io2|ALT_INV_videoR1~1_combout\,
	datad => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \io2|ALT_INV_dispAttWRData\(0),
	dataf => \io2|ALT_INV_videoR1~0_combout\,
	combout => \io2|videoR1~2_combout\);

-- Location: FF_X40_Y41_N25
\io2|videoR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|videoR1~2_combout\,
	ena => \io2|videoR0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|videoR1~q\);

-- Location: LABCELL_X39_Y41_N24
\io2|videoG1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoG1~0_combout\ = ( \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) & ( \io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & !\io2|videoR1~1_combout\) ) ) ) # ( 
-- \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) & ( !\io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & ((!\io2|videoR1~1_combout\ & (!\io2|dispAttWRData\(1))) # (\io2|videoR1~1_combout\ & 
-- ((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))))) ) ) ) # ( !\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) & ( !\io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & 
-- ((!\io2|videoR1~1_combout\ & (!\io2|dispAttWRData\(1))) # (\io2|videoR1~1_combout\ & ((\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010001010000000101000100000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_screen_render~0_combout\,
	datab => \io2|ALT_INV_videoR1~1_combout\,
	datac => \io2|ALT_INV_dispAttWRData\(1),
	datad => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \io2|ALT_INV_videoR1~0_combout\,
	combout => \io2|videoG1~0_combout\);

-- Location: FF_X39_Y41_N25
\io2|videoG1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|videoG1~0_combout\,
	ena => \io2|videoR0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|videoG1~q\);

-- Location: LABCELL_X39_Y41_N0
\io2|videoB1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|videoB1~0_combout\ = ( \io2|dispAttWRData\(2) & ( \io2|videoR1~0_combout\ & ( (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) & (!\io2|videoR1~1_combout\ & \io2|screen_render~0_combout\)) ) ) ) # ( !\io2|dispAttWRData\(2) & 
-- ( \io2|videoR1~0_combout\ & ( (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) & (!\io2|videoR1~1_combout\ & \io2|screen_render~0_combout\)) ) ) ) # ( \io2|dispAttWRData\(2) & ( !\io2|videoR1~0_combout\ & ( 
-- (\io2|videoR1~1_combout\ & (\io2|screen_render~0_combout\ & \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( !\io2|dispAttWRData\(2) & ( !\io2|videoR1~0_combout\ & ( (\io2|screen_render~0_combout\ & 
-- ((!\io2|videoR1~1_combout\) # (\io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000000000000001100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \io2|ALT_INV_videoR1~1_combout\,
	datac => \io2|ALT_INV_screen_render~0_combout\,
	datad => \io2|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \io2|ALT_INV_dispAttWRData\(2),
	dataf => \io2|ALT_INV_videoR1~0_combout\,
	combout => \io2|videoB1~0_combout\);

-- Location: FF_X39_Y41_N1
\io2|videoB1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|videoB1~0_combout\,
	ena => \io2|videoR0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|videoB1~q\);

-- Location: FF_X42_Y43_N19
\io2|horizCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|Add6~17_sumout\,
	sclr => \io2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|horizCount\(6));

-- Location: MLABCELL_X42_Y44_N12
\io2|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan6~0_combout\ = ( \io2|horizCount\(7) & ( \io2|horizCount\(10) ) ) # ( !\io2|horizCount\(7) & ( \io2|horizCount\(10) ) ) # ( \io2|horizCount\(7) & ( !\io2|horizCount\(10) & ( (((\io2|horizCount\(11)) # (\io2|horizCount\(8))) # 
-- (\io2|horizCount\(6))) # (\io2|horizCount\(9)) ) ) ) # ( !\io2|horizCount\(7) & ( !\io2|horizCount\(10) & ( ((\io2|horizCount\(11)) # (\io2|horizCount\(8))) # (\io2|horizCount\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_horizCount\(9),
	datab => \io2|ALT_INV_horizCount\(6),
	datac => \io2|ALT_INV_horizCount\(8),
	datad => \io2|ALT_INV_horizCount\(11),
	datae => \io2|ALT_INV_horizCount\(7),
	dataf => \io2|ALT_INV_horizCount\(10),
	combout => \io2|LessThan6~0_combout\);

-- Location: FF_X42_Y44_N13
\io2|hSync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|hSync~q\);

-- Location: LABCELL_X47_Y41_N45
\io2|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \io2|LessThan7~0_combout\ = ( \io2|vertLineCount\(9) ) # ( !\io2|vertLineCount\(9) & ( (((!\io2|charScanLine[3]~1_combout\) # (\io2|vertLineCount\(3))) # (\io2|vertLineCount\(6))) # (\io2|vertLineCount\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \io2|ALT_INV_vertLineCount\(1),
	datab => \io2|ALT_INV_vertLineCount\(6),
	datac => \io2|ALT_INV_vertLineCount\(3),
	datad => \io2|ALT_INV_charScanLine[3]~1_combout\,
	dataf => \io2|ALT_INV_vertLineCount\(9),
	combout => \io2|LessThan7~0_combout\);

-- Location: FF_X47_Y41_N47
\io2|vSync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \io2|LessThan7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|vSync~q\);

-- Location: LABCELL_X29_Y38_N39
\sd1|Selector79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector79~0_combout\ = ( \sd1|sdCS~q\ & ( \sd1|state.rst~q\ ) ) # ( !\sd1|sdCS~q\ & ( \sd1|state.rst~q\ & ( (\sd1|state.init~DUPLICATE_q\ & \sd1|Equal10~2_combout\) ) ) ) # ( \sd1|sdCS~q\ & ( !\sd1|state.rst~q\ & ( \sd1|state.init~DUPLICATE_q\ ) ) ) 
-- # ( !\sd1|sdCS~q\ & ( !\sd1|state.rst~q\ & ( (\sd1|state.init~DUPLICATE_q\ & \sd1|Equal10~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.init~DUPLICATE_q\,
	datac => \sd1|ALT_INV_Equal10~2_combout\,
	datae => \sd1|ALT_INV_sdCS~q\,
	dataf => \sd1|ALT_INV_state.rst~q\,
	combout => \sd1|Selector79~0_combout\);

-- Location: FF_X29_Y38_N40
\sd1|sdCS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector79~0_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sdCS~q\);

-- Location: LABCELL_X29_Y36_N24
\sd1|Selector69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector69~0_combout\ = ( \sd1|Selector2~0_combout\ & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.write_block_wait~q\ & ((\sd1|cmd_mode~q\) # (\sd1|state.write_block_init~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000110000000100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_init~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.write_block_wait~q\,
	datad => \sd1|ALT_INV_cmd_mode~q\,
	dataf => \sd1|ALT_INV_Selector2~0_combout\,
	combout => \sd1|Selector69~0_combout\);

-- Location: FF_X29_Y36_N25
\sd1|cmd_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector69~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_mode~q\);

-- Location: FF_X31_Y36_N5
\sd1|state.cmd0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|fsm:bit_counter[7]~2_combout\,
	clrn => \n_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd0~q\);

-- Location: LABCELL_X31_Y36_N21
\sd1|WideOr28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr28~1_combout\ = (!\sd1|state.cmd8~q\ & (!\sd1|state.acmd41~q\ & (!\sd1|state.cmd55~q\ & !\sd1|state.cmd0~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd8~q\,
	datab => \sd1|ALT_INV_state.acmd41~q\,
	datac => \sd1|ALT_INV_state.cmd55~q\,
	datad => \sd1|ALT_INV_state.cmd0~q\,
	combout => \sd1|WideOr28~1_combout\);

-- Location: LABCELL_X31_Y36_N12
\sd1|WideOr28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr28~0_combout\ = ( \sd1|state.rst~q\ & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.cmd58~q\ & (!\sd1|state.idle~q\ & !\sd1|state.read_block_cmd~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.cmd58~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	dataf => \sd1|ALT_INV_state.rst~q\,
	combout => \sd1|WideOr28~0_combout\);

-- Location: LABCELL_X31_Y36_N27
\sd1|WideOr28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr28~2_combout\ = ( \sd1|WideOr28~0_combout\ & ( \sd1|WideOr28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_WideOr28~1_combout\,
	dataf => \sd1|ALT_INV_WideOr28~0_combout\,
	combout => \sd1|WideOr28~2_combout\);

-- Location: LABCELL_X31_Y35_N57
\sd1|Selector57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector57~0_combout\ = ( \sd1|Selector2~0_combout\ & ( !\sd1|state.acmd41~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_state.acmd41~q\,
	dataf => \sd1|ALT_INV_Selector2~0_combout\,
	combout => \sd1|Selector57~0_combout\);

-- Location: LABCELL_X31_Y35_N36
\sd1|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector15~0_combout\ = ( !\sd1|state.write_block_cmd~q\ & ( (!\sd1|state.cmd58~DUPLICATE_q\ & (!\sd1|state.cmd8~q\ & \sd1|Selector57~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	datac => \sd1|ALT_INV_state.cmd8~q\,
	datad => \sd1|ALT_INV_Selector57~0_combout\,
	dataf => \sd1|ALT_INV_state.write_block_cmd~q\,
	combout => \sd1|Selector15~0_combout\);

-- Location: LABCELL_X31_Y36_N9
\sd1|WideOr29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|WideOr29~1_combout\ = (\sd1|WideOr28~1_combout\ & (\sd1|WideOr28~0_combout\ & \sd1|WideOr29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~1_combout\,
	datac => \sd1|ALT_INV_WideOr28~0_combout\,
	datad => \sd1|ALT_INV_WideOr29~0_combout\,
	combout => \sd1|WideOr29~1_combout\);

-- Location: LABCELL_X25_Y35_N0
\sd1|sdhc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|sdhc~0_combout\ = ( \sd1|sdhc~q\ & ( \sd1|recv_data\(31) & ( ((!\n_reset~input_o\) # (!\sd1|state.cardsel~q\)) # (\sd1|recv_data\(30)) ) ) ) # ( !\sd1|sdhc~q\ & ( \sd1|recv_data\(31) & ( (\sd1|recv_data\(30) & (\n_reset~input_o\ & 
-- \sd1|state.cardsel~q\)) ) ) ) # ( \sd1|sdhc~q\ & ( !\sd1|recv_data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_recv_data\(30),
	datab => \ALT_INV_n_reset~input_o\,
	datac => \sd1|ALT_INV_state.cardsel~q\,
	datae => \sd1|ALT_INV_sdhc~q\,
	dataf => \sd1|ALT_INV_recv_data\(31),
	combout => \sd1|sdhc~0_combout\);

-- Location: FF_X25_Y35_N2
\sd1|sdhc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|sdhc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sdhc~q\);

-- Location: LABCELL_X26_Y35_N54
\sd1|address[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[31]~0_combout\ = ( !\cpu1|u0|A\(1) & ( !\sd1|sdhc~q\ & ( (\cpu1|u0|A\(2) & !\cpu1|u0|A\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \cpu1|u0|ALT_INV_A\(0),
	datae => \cpu1|u0|ALT_INV_A\(1),
	dataf => \sd1|ALT_INV_sdhc~q\,
	combout => \sd1|address[31]~0_combout\);

-- Location: FF_X25_Y35_N28
\sd1|address[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(31));

-- Location: LABCELL_X25_Y35_N36
\sd1|address[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[29]~feeder_combout\ = ( \cpu1|u0|DO[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\,
	combout => \sd1|address[29]~feeder_combout\);

-- Location: FF_X25_Y35_N38
\sd1|address[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[29]~feeder_combout\,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(29));

-- Location: LABCELL_X25_Y35_N57
\sd1|address[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[28]~feeder_combout\ = ( \cpu1|u0|DO[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \sd1|address[28]~feeder_combout\);

-- Location: FF_X25_Y35_N58
\sd1|address[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[28]~feeder_combout\,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(28));

-- Location: FF_X25_Y35_N7
\sd1|address[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(2),
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(27));

-- Location: LABCELL_X25_Y35_N33
\sd1|address[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[26]~feeder_combout\ = ( \cpu1|u0|DO[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \sd1|address[26]~feeder_combout\);

-- Location: FF_X25_Y35_N34
\sd1|address[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[26]~feeder_combout\,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(26));

-- Location: FF_X25_Y35_N43
\sd1|address[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(0),
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(25));

-- Location: LABCELL_X25_Y36_N12
\sd1|address[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[24]~1_combout\ = ( \cpu1|u0|DO[7]~DUPLICATE_q\ & ( \sd1|address\(24) ) ) # ( !\cpu1|u0|DO[7]~DUPLICATE_q\ & ( \sd1|address\(24) & ( (((!\cpu1|u0|A\(0)) # (!\cpu1|u0|A\(1))) # (\sd1|sdhc~q\)) # (\cpu1|u0|A\(2)) ) ) ) # ( 
-- \cpu1|u0|DO[7]~DUPLICATE_q\ & ( !\sd1|address\(24) & ( (!\cpu1|u0|A\(2) & (!\sd1|sdhc~q\ & (\cpu1|u0|A\(0) & \cpu1|u0|A\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100011111111111101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(2),
	datab => \sd1|ALT_INV_sdhc~q\,
	datac => \cpu1|u0|ALT_INV_A\(0),
	datad => \cpu1|u0|ALT_INV_A\(1),
	datae => \cpu1|u0|ALT_INV_DO[7]~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_address\(24),
	combout => \sd1|address[24]~1_combout\);

-- Location: LABCELL_X25_Y36_N42
\sd1|address[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[24]~feeder_combout\ = ( \sd1|address[24]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_address[24]~1_combout\,
	combout => \sd1|address[24]~feeder_combout\);

-- Location: FF_X25_Y36_N44
\sd1|address[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(24));

-- Location: LABCELL_X26_Y35_N12
\sd1|address~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~2_combout\ = ( \cpu1|u0|DO[7]~DUPLICATE_q\ & ( (\cpu1|u0|DO\(6)) # (\sd1|sdhc~q\) ) ) # ( !\cpu1|u0|DO[7]~DUPLICATE_q\ & ( (!\sd1|sdhc~q\ & \cpu1|u0|DO\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_sdhc~q\,
	datad => \cpu1|u0|ALT_INV_DO\(6),
	dataf => \cpu1|u0|ALT_INV_DO[7]~DUPLICATE_q\,
	combout => \sd1|address~2_combout\);

-- Location: LABCELL_X25_Y36_N0
\sd1|address~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~3_combout\ = ( \sd1|sdhc~q\ & ( (!\cpu1|u0|A\(0) & (\cpu1|u0|A\(2) & !\cpu1|u0|A\(1))) ) ) # ( !\sd1|sdhc~q\ & ( (\cpu1|u0|A\(0) & (!\cpu1|u0|A\(2) & \cpu1|u0|A\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \cpu1|u0|ALT_INV_A\(1),
	dataf => \sd1|ALT_INV_sdhc~q\,
	combout => \sd1|address~3_combout\);

-- Location: FF_X25_Y36_N55
\sd1|address[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~2_combout\,
	sload => VCC,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(23));

-- Location: LABCELL_X25_Y35_N21
\sd1|address~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~4_combout\ = ( \cpu1|u0|DO[5]~DUPLICATE_q\ & ( (!\sd1|sdhc~q\) # (\cpu1|u0|DO\(6)) ) ) # ( !\cpu1|u0|DO[5]~DUPLICATE_q\ & ( (\cpu1|u0|DO\(6) & \sd1|sdhc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_DO\(6),
	datad => \sd1|ALT_INV_sdhc~q\,
	dataf => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	combout => \sd1|address~4_combout\);

-- Location: LABCELL_X25_Y36_N57
\sd1|address[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[22]~feeder_combout\ = ( \sd1|address~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_address~4_combout\,
	combout => \sd1|address[22]~feeder_combout\);

-- Location: FF_X25_Y36_N59
\sd1|address[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[22]~feeder_combout\,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(22));

-- Location: LABCELL_X25_Y35_N45
\sd1|address~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~5_combout\ = ( \cpu1|u0|DO[5]~DUPLICATE_q\ & ( \cpu1|u0|DO[4]~DUPLICATE_q\ ) ) # ( !\cpu1|u0|DO[5]~DUPLICATE_q\ & ( \cpu1|u0|DO[4]~DUPLICATE_q\ & ( !\sd1|sdhc~q\ ) ) ) # ( \cpu1|u0|DO[5]~DUPLICATE_q\ & ( !\cpu1|u0|DO[4]~DUPLICATE_q\ & ( 
-- \sd1|sdhc~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_sdhc~q\,
	datae => \cpu1|u0|ALT_INV_DO[5]~DUPLICATE_q\,
	dataf => \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\,
	combout => \sd1|address~5_combout\);

-- Location: FF_X25_Y36_N14
\sd1|address[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~5_combout\,
	sload => VCC,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(21));

-- Location: LABCELL_X25_Y35_N15
\sd1|address~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~6_combout\ = ( \sd1|sdhc~q\ & ( \cpu1|u0|DO[3]~DUPLICATE_q\ & ( \cpu1|u0|DO[4]~DUPLICATE_q\ ) ) ) # ( !\sd1|sdhc~q\ & ( \cpu1|u0|DO[3]~DUPLICATE_q\ ) ) # ( \sd1|sdhc~q\ & ( !\cpu1|u0|DO[3]~DUPLICATE_q\ & ( \cpu1|u0|DO[4]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\,
	datae => \sd1|ALT_INV_sdhc~q\,
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \sd1|address~6_combout\);

-- Location: FF_X25_Y36_N16
\sd1|address[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~6_combout\,
	sload => VCC,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(20));

-- Location: LABCELL_X25_Y35_N48
\sd1|address~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~7_combout\ = ( \cpu1|u0|DO\(2) & ( \cpu1|u0|DO[3]~DUPLICATE_q\ ) ) # ( !\cpu1|u0|DO\(2) & ( \cpu1|u0|DO[3]~DUPLICATE_q\ & ( \sd1|sdhc~q\ ) ) ) # ( \cpu1|u0|DO\(2) & ( !\cpu1|u0|DO[3]~DUPLICATE_q\ & ( !\sd1|sdhc~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_sdhc~q\,
	datae => \cpu1|u0|ALT_INV_DO\(2),
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \sd1|address~7_combout\);

-- Location: FF_X25_Y36_N2
\sd1|address[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~7_combout\,
	sload => VCC,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(19));

-- Location: LABCELL_X26_Y35_N3
\sd1|address~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~8_combout\ = ( \sd1|sdhc~q\ & ( \cpu1|u0|DO\(2) ) ) # ( !\sd1|sdhc~q\ & ( \cpu1|u0|DO[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	datad => \cpu1|u0|ALT_INV_DO\(2),
	dataf => \sd1|ALT_INV_sdhc~q\,
	combout => \sd1|address~8_combout\);

-- Location: LABCELL_X25_Y36_N54
\sd1|address[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[18]~feeder_combout\ = ( \sd1|address~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_address~8_combout\,
	combout => \sd1|address[18]~feeder_combout\);

-- Location: FF_X25_Y36_N56
\sd1|address[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[18]~feeder_combout\,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(18));

-- Location: LABCELL_X26_Y35_N15
\sd1|address~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~9_combout\ = ( \cpu1|u0|DO[1]~DUPLICATE_q\ & ( (\sd1|sdhc~q\) # (\cpu1|u0|DO\(0)) ) ) # ( !\cpu1|u0|DO[1]~DUPLICATE_q\ & ( (\cpu1|u0|DO\(0) & !\sd1|sdhc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_DO\(0),
	datac => \sd1|ALT_INV_sdhc~q\,
	dataf => \cpu1|u0|ALT_INV_DO[1]~DUPLICATE_q\,
	combout => \sd1|address~9_combout\);

-- Location: FF_X25_Y36_N5
\sd1|address[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~9_combout\,
	sload => VCC,
	ena => \sd1|address~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(17));

-- Location: LABCELL_X26_Y35_N48
\sd1|address[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[16]~13_combout\ = ( !\cpu1|u0|A\(2) & ( (!\cpu1|u0|A\(1) & ((((\sd1|address\(16)))))) # (\cpu1|u0|A\(1) & ((!\cpu1|u0|A\(0) & ((!\sd1|sdhc~q\ & (\cpu1|u0|DO\(7))) # (\sd1|sdhc~q\ & ((\sd1|address\(16)))))) # (\cpu1|u0|A\(0) & 
-- (((\sd1|address\(16))))))) ) ) # ( \cpu1|u0|A\(2) & ( (!\cpu1|u0|A\(1) & ((!\cpu1|u0|A\(0) & ((!\sd1|sdhc~q\ & ((\sd1|address\(16)))) # (\sd1|sdhc~q\ & (\cpu1|u0|DO\(0))))) # (\cpu1|u0|A\(0) & (((\sd1|address\(16))))))) # (\cpu1|u0|A\(1) & 
-- ((((\sd1|address\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000000000000000000100010111111111111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(1),
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \cpu1|u0|ALT_INV_DO\(0),
	datad => \sd1|ALT_INV_sdhc~q\,
	datae => \cpu1|u0|ALT_INV_A\(2),
	dataf => \sd1|ALT_INV_address\(16),
	datag => \cpu1|u0|ALT_INV_DO\(7),
	combout => \sd1|address[16]~13_combout\);

-- Location: FF_X26_Y35_N50
\sd1|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[16]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(16));

-- Location: LABCELL_X26_Y35_N0
\sd1|address~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address~10_combout\ = ( \sd1|sdhc~q\ & ( (\cpu1|u0|A\(0) & (!\cpu1|u0|A\(2) & \cpu1|u0|A\(1))) ) ) # ( !\sd1|sdhc~q\ & ( (!\cpu1|u0|A\(0) & (!\cpu1|u0|A\(2) & \cpu1|u0|A\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|u0|ALT_INV_A\(0),
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \cpu1|u0|ALT_INV_A\(1),
	dataf => \sd1|ALT_INV_sdhc~q\,
	combout => \sd1|address~10_combout\);

-- Location: FF_X26_Y35_N56
\sd1|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~2_combout\,
	sload => VCC,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(15));

-- Location: FF_X26_Y35_N59
\sd1|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~5_combout\,
	sload => VCC,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(13));

-- Location: LABCELL_X26_Y35_N33
\sd1|address[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[12]~feeder_combout\ = ( \sd1|address~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_address~6_combout\,
	combout => \sd1|address[12]~feeder_combout\);

-- Location: FF_X26_Y35_N35
\sd1|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[12]~feeder_combout\,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(12));

-- Location: FF_X26_Y35_N29
\sd1|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~7_combout\,
	sload => VCC,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(11));

-- Location: FF_X26_Y35_N16
\sd1|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~8_combout\,
	sload => VCC,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(10));

-- Location: LABCELL_X26_Y36_N51
\sd1|cmd_out[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[9]~2_combout\ = ( \sd1|state.cmd58~DUPLICATE_q\ & ( \sd1|Selector104~0_combout\ ) ) # ( !\sd1|state.cmd58~DUPLICATE_q\ & ( (\sd1|Selector104~0_combout\ & ((!\sd1|WideOr28~1_combout\) # (!\sd1|Selector2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector104~0_combout\,
	datac => \sd1|ALT_INV_WideOr28~1_combout\,
	datad => \sd1|ALT_INV_Selector2~0_combout\,
	dataf => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	combout => \sd1|cmd_out[9]~2_combout\);

-- Location: LABCELL_X26_Y36_N54
\sd1|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector42~0_combout\ = ( !\sd1|state.cmd0~DUPLICATE_q\ & ( \sd1|cmd_out[9]~2_combout\ & ( (!\sd1|state.cmd55~q\ & (!\sd1|state.acmd41~q\ & !\sd1|state.cmd58~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_state.acmd41~q\,
	datac => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	datae => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	dataf => \sd1|ALT_INV_cmd_out[9]~2_combout\,
	combout => \sd1|Selector42~0_combout\);

-- Location: LABCELL_X26_Y36_N45
\sd1|address[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[3]~12_combout\ = ( \sd1|sdhc~q\ & ( (!\cpu1|u0|A\(2) & (\cpu1|u0|A\(1) & !\cpu1|u0|A\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(2),
	datac => \cpu1|u0|ALT_INV_A\(1),
	datad => \cpu1|u0|ALT_INV_A\(0),
	dataf => \sd1|ALT_INV_sdhc~q\,
	combout => \sd1|address[3]~12_combout\);

-- Location: FF_X26_Y36_N38
\sd1|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(6),
	sload => VCC,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(6));

-- Location: FF_X26_Y36_N56
\sd1|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(4));

-- Location: FF_X26_Y36_N43
\sd1|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(2),
	sload => VCC,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(2));

-- Location: FF_X26_Y36_N23
\sd1|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(0),
	sload => VCC,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(0));

-- Location: LABCELL_X32_Y36_N36
\sd1|Selector56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector56~0_combout\ = ( !\sd1|state.acmd41~q\ & ( (!\sd1|state.cmd0~DUPLICATE_q\ & (\sd1|WideOr28~0_combout\ & !\sd1|state.cmd8~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datac => \sd1|ALT_INV_WideOr28~0_combout\,
	datad => \sd1|ALT_INV_state.cmd8~q\,
	datae => \sd1|ALT_INV_state.acmd41~q\,
	combout => \sd1|Selector56~0_combout\);

-- Location: LABCELL_X31_Y35_N9
\sd1|Selector57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector57~1_combout\ = ( \sd1|Selector104~0_combout\ & ( (\sd1|Selector57~0_combout\ & !\sd1|state.cmd8~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Selector57~0_combout\,
	datad => \sd1|ALT_INV_state.cmd8~q\,
	dataf => \sd1|ALT_INV_Selector104~0_combout\,
	combout => \sd1|Selector57~1_combout\);

-- Location: LABCELL_X31_Y35_N6
\sd1|Selector57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector57~2_combout\ = ( \sd1|bit_counter~0_combout\ & ( (!\sd1|WideOr29~0_combout\) # ((!\sd1|Selector57~1_combout\) # ((\sd1|WideOr28~2_combout\ & \sd1|cmd_out\(1)))) ) ) # ( !\sd1|bit_counter~0_combout\ & ( (!\sd1|Selector57~1_combout\) # 
-- ((\sd1|cmd_out\(1) & ((!\sd1|WideOr29~0_combout\) # (\sd1|WideOr28~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011101111110011001110111111101110111011111110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr29~0_combout\,
	datab => \sd1|ALT_INV_Selector57~1_combout\,
	datac => \sd1|ALT_INV_WideOr28~2_combout\,
	datad => \sd1|ALT_INV_cmd_out\(1),
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector57~2_combout\);

-- Location: FF_X31_Y35_N7
\sd1|cmd_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector57~2_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(1));

-- Location: LABCELL_X29_Y36_N0
\sd1|Selector56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector56~1_combout\ = ( \sd1|cmd_out\(2) & ( \sd1|bit_counter~0_combout\ & ( (!\sd1|Selector56~0_combout\) # ((!\sd1|WideOr29~0_combout\ & (\sd1|cmd_out\(1))) # (\sd1|WideOr29~0_combout\ & ((\sd1|WideOr28~2_combout\)))) ) ) ) # ( !\sd1|cmd_out\(2) 
-- & ( \sd1|bit_counter~0_combout\ & ( (!\sd1|Selector56~0_combout\) # ((\sd1|cmd_out\(1) & !\sd1|WideOr29~0_combout\)) ) ) ) # ( \sd1|cmd_out\(2) & ( !\sd1|bit_counter~0_combout\ & ( (!\sd1|Selector56~0_combout\) # ((!\sd1|WideOr29~0_combout\) # 
-- (\sd1|WideOr28~2_combout\)) ) ) ) # ( !\sd1|cmd_out\(2) & ( !\sd1|bit_counter~0_combout\ & ( !\sd1|Selector56~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111110101111111110111010101110101011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector56~0_combout\,
	datab => \sd1|ALT_INV_cmd_out\(1),
	datac => \sd1|ALT_INV_WideOr29~0_combout\,
	datad => \sd1|ALT_INV_WideOr28~2_combout\,
	datae => \sd1|ALT_INV_cmd_out\(2),
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector56~1_combout\);

-- Location: FF_X29_Y36_N1
\sd1|cmd_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector56~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(2));

-- Location: LABCELL_X32_Y36_N57
\sd1|Selector55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector55~0_combout\ = ( \sd1|cmd_out\(3) & ( \sd1|WideOr28~2_combout\ & ( (!\sd1|WideOr28~0_combout\) # (((!\sd1|bit_counter~0_combout\) # (\sd1|WideOr29~0_combout\)) # (\sd1|cmd_out\(2))) ) ) ) # ( !\sd1|cmd_out\(3) & ( \sd1|WideOr28~2_combout\ & 
-- ( (!\sd1|WideOr28~0_combout\) # ((\sd1|cmd_out\(2) & (!\sd1|WideOr29~0_combout\ & \sd1|bit_counter~0_combout\))) ) ) ) # ( \sd1|cmd_out\(3) & ( !\sd1|WideOr28~2_combout\ & ( (!\sd1|WideOr28~0_combout\) # ((!\sd1|WideOr29~0_combout\ & 
-- ((!\sd1|bit_counter~0_combout\) # (\sd1|cmd_out\(2))))) ) ) ) # ( !\sd1|cmd_out\(3) & ( !\sd1|WideOr28~2_combout\ & ( (!\sd1|WideOr28~0_combout\) # ((\sd1|cmd_out\(2) & (!\sd1|WideOr29~0_combout\ & \sd1|bit_counter~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111010111110101011101010101010101110101111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~0_combout\,
	datab => \sd1|ALT_INV_cmd_out\(2),
	datac => \sd1|ALT_INV_WideOr29~0_combout\,
	datad => \sd1|ALT_INV_bit_counter~0_combout\,
	datae => \sd1|ALT_INV_cmd_out\(3),
	dataf => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector55~0_combout\);

-- Location: FF_X32_Y36_N59
\sd1|cmd_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector55~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(3));

-- Location: LABCELL_X32_Y36_N48
\sd1|Selector54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector54~0_combout\ = ( \sd1|WideOr29~1_combout\ & ( (\sd1|WideOr28~0_combout\ & (!\sd1|cmd_out\(4) & (!\sd1|state.cmd0~DUPLICATE_q\ & !\sd1|state.acmd41~q\))) ) ) # ( !\sd1|WideOr29~1_combout\ & ( (\sd1|WideOr28~0_combout\ & 
-- (!\sd1|state.cmd0~DUPLICATE_q\ & !\sd1|state.acmd41~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~0_combout\,
	datab => \sd1|ALT_INV_cmd_out\(4),
	datac => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datad => \sd1|ALT_INV_state.acmd41~q\,
	dataf => \sd1|ALT_INV_WideOr29~1_combout\,
	combout => \sd1|Selector54~0_combout\);

-- Location: LABCELL_X32_Y36_N15
\sd1|Selector54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector54~1_combout\ = ( \sd1|Selector54~0_combout\ & ( (!\sd1|WideOr29~0_combout\ & ((!\sd1|bit_counter~0_combout\ & ((\sd1|cmd_out\(4)))) # (\sd1|bit_counter~0_combout\ & (\sd1|cmd_out\(3))))) ) ) # ( !\sd1|Selector54~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_bit_counter~0_combout\,
	datab => \sd1|ALT_INV_WideOr29~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(3),
	datad => \sd1|ALT_INV_cmd_out\(4),
	dataf => \sd1|ALT_INV_Selector54~0_combout\,
	combout => \sd1|Selector54~1_combout\);

-- Location: FF_X32_Y36_N17
\sd1|cmd_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector54~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(4));

-- Location: LABCELL_X32_Y36_N30
\sd1|Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector53~0_combout\ = ( \sd1|cmd_out\(4) & ( ((!\sd1|state.cmd55~q\ & (!\sd1|state.cmd0~DUPLICATE_q\ & !\sd1|state.cmd8~q\))) # (\sd1|WideOr28~2_combout\) ) ) # ( !\sd1|cmd_out\(4) & ( (!\sd1|state.cmd55~q\ & (!\sd1|state.cmd0~DUPLICATE_q\ & 
-- (!\sd1|WideOr28~2_combout\ & !\sd1|state.cmd8~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datac => \sd1|ALT_INV_WideOr28~2_combout\,
	datad => \sd1|ALT_INV_state.cmd8~q\,
	dataf => \sd1|ALT_INV_cmd_out\(4),
	combout => \sd1|Selector53~0_combout\);

-- Location: LABCELL_X31_Y36_N30
\sd1|cmd_out[55]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[55]~0_combout\ = ( \sd1|bit_counter~0_combout\ & ( (\n_reset~input_o\ & ((!\sd1|WideOr29~0_combout\) # (!\sd1|WideOr28~2_combout\))) ) ) # ( !\sd1|bit_counter~0_combout\ & ( (\n_reset~input_o\ & (\sd1|WideOr29~0_combout\ & 
-- !\sd1|WideOr28~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_n_reset~input_o\,
	datac => \sd1|ALT_INV_WideOr29~0_combout\,
	datad => \sd1|ALT_INV_WideOr28~2_combout\,
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|cmd_out[55]~0_combout\);

-- Location: FF_X32_Y36_N32
\sd1|cmd_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector53~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(5));

-- Location: LABCELL_X32_Y36_N33
\sd1|Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector52~0_combout\ = ( \sd1|WideOr28~2_combout\ & ( \sd1|cmd_out\(5) ) ) # ( !\sd1|WideOr28~2_combout\ & ( (!\sd1|state.cmd55~q\ & (!\sd1|state.cmd0~DUPLICATE_q\ & !\sd1|state.cmd8~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datac => \sd1|ALT_INV_cmd_out\(5),
	datad => \sd1|ALT_INV_state.cmd8~q\,
	dataf => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector52~0_combout\);

-- Location: FF_X32_Y36_N35
\sd1|cmd_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector52~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(6));

-- Location: LABCELL_X32_Y36_N24
\sd1|Selector51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector51~0_combout\ = ( \sd1|WideOr29~1_combout\ & ( (\sd1|WideOr28~0_combout\ & (!\sd1|state.cmd0~DUPLICATE_q\ & (!\sd1|cmd_out\(7) & !\sd1|state.cmd8~q\))) ) ) # ( !\sd1|WideOr29~1_combout\ & ( (\sd1|WideOr28~0_combout\ & 
-- (!\sd1|state.cmd0~DUPLICATE_q\ & !\sd1|state.cmd8~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~0_combout\,
	datab => \sd1|ALT_INV_state.cmd0~DUPLICATE_q\,
	datac => \sd1|ALT_INV_cmd_out\(7),
	datad => \sd1|ALT_INV_state.cmd8~q\,
	dataf => \sd1|ALT_INV_WideOr29~1_combout\,
	combout => \sd1|Selector51~0_combout\);

-- Location: LABCELL_X32_Y36_N12
\sd1|Selector51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector51~1_combout\ = ( \sd1|Selector51~0_combout\ & ( (!\sd1|WideOr29~0_combout\ & ((!\sd1|bit_counter~0_combout\ & ((\sd1|cmd_out\(7)))) # (\sd1|bit_counter~0_combout\ & (\sd1|cmd_out\(6))))) ) ) # ( !\sd1|Selector51~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_bit_counter~0_combout\,
	datab => \sd1|ALT_INV_WideOr29~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(6),
	datad => \sd1|ALT_INV_cmd_out\(7),
	dataf => \sd1|ALT_INV_Selector51~0_combout\,
	combout => \sd1|Selector51~1_combout\);

-- Location: FF_X32_Y36_N14
\sd1|cmd_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector51~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(7));

-- Location: LABCELL_X26_Y36_N0
\sd1|Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector50~0_combout\ = ( \sd1|address\(0) & ( \sd1|cmd_out\(7) ) ) # ( !\sd1|address\(0) & ( \sd1|cmd_out\(7) & ( (!\sd1|state.read_block_cmd~q\ & !\sd1|state.write_block_cmd~q\) ) ) ) # ( \sd1|address\(0) & ( !\sd1|cmd_out\(7) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\) ) ) ) # ( !\sd1|address\(0) & ( !\sd1|cmd_out\(7) & ( (!\sd1|state.read_block_cmd~q\ & (!\sd1|state.write_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000111101111111111110101010000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_cmd~q\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.write_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(0),
	dataf => \sd1|ALT_INV_cmd_out\(7),
	combout => \sd1|Selector50~0_combout\);

-- Location: LABCELL_X29_Y36_N54
\sd1|cmd_out[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[8]~1_combout\ = ( !\sd1|WideOr61~0_combout\ & ( \sd1|Selector104~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_Selector104~0_combout\,
	dataf => \sd1|ALT_INV_WideOr61~0_combout\,
	combout => \sd1|cmd_out[8]~1_combout\);

-- Location: FF_X26_Y36_N2
\sd1|cmd_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector50~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(8));

-- Location: FF_X26_Y36_N58
\sd1|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(1));

-- Location: LABCELL_X26_Y36_N48
\sd1|Selector49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector49~0_combout\ = ( \sd1|address\(1) & ( ((!\sd1|cmd_out[9]~2_combout\ & ((!\sd1|Selector104~0_combout\) # (\sd1|cmd_out\(8))))) # (\sd1|Selector42~0_combout\) ) ) # ( !\sd1|address\(1) & ( ((\sd1|Selector104~0_combout\ & 
-- (!\sd1|cmd_out[9]~2_combout\ & \sd1|cmd_out\(8)))) # (\sd1|Selector42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110011001100110111001110110011111100111011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector104~0_combout\,
	datab => \sd1|ALT_INV_Selector42~0_combout\,
	datac => \sd1|ALT_INV_cmd_out[9]~2_combout\,
	datad => \sd1|ALT_INV_cmd_out\(8),
	dataf => \sd1|ALT_INV_address\(1),
	combout => \sd1|Selector49~0_combout\);

-- Location: FF_X26_Y36_N50
\sd1|cmd_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector49~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(9));

-- Location: LABCELL_X26_Y36_N3
\sd1|Selector48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector48~0_combout\ = ( \sd1|address\(2) & ( \sd1|cmd_out\(9) ) ) # ( !\sd1|address\(2) & ( \sd1|cmd_out\(9) & ( (!\sd1|state.read_block_cmd~q\ & !\sd1|state.write_block_cmd~q\) ) ) ) # ( \sd1|address\(2) & ( !\sd1|cmd_out\(9) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\) ) ) ) # ( !\sd1|address\(2) & ( !\sd1|cmd_out\(9) & ( (!\sd1|state.read_block_cmd~q\ & (!\sd1|state.write_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000100000111111110111111110100000101000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_cmd~q\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.write_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(2),
	dataf => \sd1|ALT_INV_cmd_out\(9),
	combout => \sd1|Selector48~0_combout\);

-- Location: FF_X26_Y36_N4
\sd1|cmd_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector48~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(10));

-- Location: LABCELL_X26_Y36_N18
\sd1|address[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[3]~feeder_combout\ = ( \cpu1|u0|DO[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \sd1|address[3]~feeder_combout\);

-- Location: FF_X26_Y36_N20
\sd1|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[3]~feeder_combout\,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(3));

-- Location: LABCELL_X26_Y36_N15
\sd1|Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector47~0_combout\ = ( \sd1|address\(3) & ( ((!\sd1|cmd_out[9]~2_combout\ & ((!\sd1|Selector104~0_combout\) # (\sd1|cmd_out\(10))))) # (\sd1|Selector42~0_combout\) ) ) # ( !\sd1|address\(3) & ( ((!\sd1|cmd_out[9]~2_combout\ & (\sd1|cmd_out\(10) & 
-- \sd1|Selector104~0_combout\))) # (\sd1|Selector42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011001100110011101110111011001110111011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out[9]~2_combout\,
	datab => \sd1|ALT_INV_Selector42~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(10),
	datad => \sd1|ALT_INV_Selector104~0_combout\,
	dataf => \sd1|ALT_INV_address\(3),
	combout => \sd1|Selector47~0_combout\);

-- Location: FF_X26_Y36_N17
\sd1|cmd_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector47~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(11));

-- Location: LABCELL_X26_Y36_N27
\sd1|Selector46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector46~0_combout\ = ( \sd1|address\(4) & ( \sd1|cmd_out\(11) ) ) # ( !\sd1|address\(4) & ( \sd1|cmd_out\(11) & ( (!\sd1|state.read_block_cmd~q\ & !\sd1|state.write_block_cmd~q\) ) ) ) # ( \sd1|address\(4) & ( !\sd1|cmd_out\(11) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\) ) ) ) # ( !\sd1|address\(4) & ( !\sd1|cmd_out\(11) & ( (!\sd1|state.read_block_cmd~q\ & (!\sd1|state.write_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000100000111111110111111110100000101000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_cmd~q\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.write_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(4),
	dataf => \sd1|ALT_INV_cmd_out\(11),
	combout => \sd1|Selector46~0_combout\);

-- Location: FF_X26_Y36_N29
\sd1|cmd_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector46~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(12));

-- Location: FF_X26_Y36_N41
\sd1|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(5));

-- Location: LABCELL_X26_Y36_N12
\sd1|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector45~0_combout\ = ( \sd1|address\(5) & ( ((!\sd1|cmd_out[9]~2_combout\ & ((!\sd1|Selector104~0_combout\) # (\sd1|cmd_out\(12))))) # (\sd1|Selector42~0_combout\) ) ) # ( !\sd1|address\(5) & ( ((!\sd1|cmd_out[9]~2_combout\ & (\sd1|cmd_out\(12) & 
-- \sd1|Selector104~0_combout\))) # (\sd1|Selector42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011001100110011101110111011001110111011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out[9]~2_combout\,
	datab => \sd1|ALT_INV_Selector42~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(12),
	datad => \sd1|ALT_INV_Selector104~0_combout\,
	dataf => \sd1|ALT_INV_address\(5),
	combout => \sd1|Selector45~0_combout\);

-- Location: FF_X26_Y36_N14
\sd1|cmd_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector45~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(13));

-- Location: LABCELL_X26_Y36_N24
\sd1|Selector44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector44~0_combout\ = ( \sd1|address\(6) & ( \sd1|cmd_out\(13) ) ) # ( !\sd1|address\(6) & ( \sd1|cmd_out\(13) & ( (!\sd1|state.read_block_cmd~q\ & !\sd1|state.write_block_cmd~q\) ) ) ) # ( \sd1|address\(6) & ( !\sd1|cmd_out\(13) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\) ) ) ) # ( !\sd1|address\(6) & ( !\sd1|cmd_out\(13) & ( (!\sd1|state.read_block_cmd~q\ & (!\sd1|state.write_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000111101111111111110101010000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_cmd~q\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.write_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(6),
	dataf => \sd1|ALT_INV_cmd_out\(13),
	combout => \sd1|Selector44~0_combout\);

-- Location: FF_X26_Y36_N25
\sd1|cmd_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector44~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(14));

-- Location: LABCELL_X26_Y36_N42
\sd1|address[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[7]~feeder_combout\ = ( \cpu1|u0|DO[7]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[7]~DUPLICATE_q\,
	combout => \sd1|address[7]~feeder_combout\);

-- Location: FF_X26_Y36_N44
\sd1|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[7]~feeder_combout\,
	ena => \sd1|address[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(7));

-- Location: LABCELL_X26_Y36_N9
\sd1|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector43~0_combout\ = ( \sd1|address\(7) & ( ((!\sd1|cmd_out[9]~2_combout\ & ((!\sd1|Selector104~0_combout\) # (\sd1|cmd_out\(14))))) # (\sd1|Selector42~0_combout\) ) ) # ( !\sd1|address\(7) & ( ((!\sd1|cmd_out[9]~2_combout\ & (\sd1|cmd_out\(14) & 
-- \sd1|Selector104~0_combout\))) # (\sd1|Selector42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011001100110011101110111011001110111011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out[9]~2_combout\,
	datab => \sd1|ALT_INV_Selector42~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(14),
	datad => \sd1|ALT_INV_Selector104~0_combout\,
	dataf => \sd1|ALT_INV_address\(7),
	combout => \sd1|Selector43~0_combout\);

-- Location: FF_X26_Y36_N10
\sd1|cmd_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector43~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(15));

-- Location: LABCELL_X26_Y36_N39
\sd1|address[8]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[8]~11_combout\ = ( \cpu1|u0|A\(0) & ( \sd1|address\(8) & ( (((!\cpu1|u0|A\(1)) # (!\sd1|sdhc~q\)) # (\cpu1|u0|DO\(0))) # (\cpu1|u0|A\(2)) ) ) ) # ( !\cpu1|u0|A\(0) & ( \sd1|address\(8) ) ) # ( \cpu1|u0|A\(0) & ( !\sd1|address\(8) & ( 
-- (!\cpu1|u0|A\(2) & (\cpu1|u0|DO\(0) & (\cpu1|u0|A\(1) & \sd1|sdhc~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(2),
	datab => \cpu1|u0|ALT_INV_DO\(0),
	datac => \cpu1|u0|ALT_INV_A\(1),
	datad => \sd1|ALT_INV_sdhc~q\,
	datae => \cpu1|u0|ALT_INV_A\(0),
	dataf => \sd1|ALT_INV_address\(8),
	combout => \sd1|address[8]~11_combout\);

-- Location: FF_X26_Y36_N32
\sd1|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address[8]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(8));

-- Location: LABCELL_X26_Y36_N6
\sd1|Selector42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector42~1_combout\ = ( \sd1|address\(8) & ( ((!\sd1|cmd_out[9]~2_combout\ & ((!\sd1|Selector104~0_combout\) # (\sd1|cmd_out\(15))))) # (\sd1|Selector42~0_combout\) ) ) # ( !\sd1|address\(8) & ( ((!\sd1|cmd_out[9]~2_combout\ & (\sd1|cmd_out\(15) & 
-- \sd1|Selector104~0_combout\))) # (\sd1|Selector42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011001100110011101110111011001110111011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out[9]~2_combout\,
	datab => \sd1|ALT_INV_Selector42~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(15),
	datad => \sd1|ALT_INV_Selector104~0_combout\,
	dataf => \sd1|ALT_INV_address\(8),
	combout => \sd1|Selector42~1_combout\);

-- Location: FF_X26_Y36_N7
\sd1|cmd_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector42~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(16));

-- Location: LABCELL_X26_Y35_N30
\sd1|address[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|address[9]~feeder_combout\ = ( \sd1|address~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_address~9_combout\,
	combout => \sd1|address[9]~feeder_combout\);

-- Location: FF_X26_Y35_N31
\sd1|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|address[9]~feeder_combout\,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(9));

-- Location: LABCELL_X31_Y35_N21
\sd1|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector41~0_combout\ = ( \sd1|state.idle~q\ & ( \sd1|address\(9) ) ) # ( !\sd1|state.idle~q\ & ( \sd1|address\(9) & ( ((!\sd1|state.rst~q\) # ((\sd1|cmd_out\(16)) # (\sd1|state.write_block_cmd~q\))) # (\sd1|state.read_block_cmd~q\) ) ) ) # ( 
-- \sd1|state.idle~q\ & ( !\sd1|address\(9) & ( (!\sd1|state.read_block_cmd~q\ & !\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|state.idle~q\ & ( !\sd1|address\(9) & ( (!\sd1|state.read_block_cmd~q\ & (!\sd1|state.write_block_cmd~q\ & ((!\sd1|state.rst~q\) 
-- # (\sd1|cmd_out\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000101000001010000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_cmd~q\,
	datab => \sd1|ALT_INV_state.rst~q\,
	datac => \sd1|ALT_INV_state.write_block_cmd~q\,
	datad => \sd1|ALT_INV_cmd_out\(16),
	datae => \sd1|ALT_INV_state.idle~q\,
	dataf => \sd1|ALT_INV_address\(9),
	combout => \sd1|Selector41~0_combout\);

-- Location: FF_X31_Y35_N22
\sd1|cmd_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector41~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(17));

-- Location: LABCELL_X26_Y35_N39
\sd1|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector40~0_combout\ = ( \sd1|address\(10) & ( \sd1|cmd_out\(17) ) ) # ( !\sd1|address\(10) & ( \sd1|cmd_out\(17) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(10) & ( !\sd1|cmd_out\(17) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(10) & ( !\sd1|cmd_out\(17) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000111111110111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(10),
	dataf => \sd1|ALT_INV_cmd_out\(17),
	combout => \sd1|Selector40~0_combout\);

-- Location: FF_X26_Y35_N41
\sd1|cmd_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector40~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(18));

-- Location: LABCELL_X26_Y35_N21
\sd1|Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector39~0_combout\ = ( \sd1|address\(11) & ( \sd1|cmd_out\(18) ) ) # ( !\sd1|address\(11) & ( \sd1|cmd_out\(18) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(11) & ( !\sd1|cmd_out\(18) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(11) & ( !\sd1|cmd_out\(18) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000111111110111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(11),
	dataf => \sd1|ALT_INV_cmd_out\(18),
	combout => \sd1|Selector39~0_combout\);

-- Location: FF_X26_Y35_N23
\sd1|cmd_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector39~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(19));

-- Location: LABCELL_X25_Y36_N36
\sd1|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector38~0_combout\ = ( \sd1|address\(12) & ( \sd1|cmd_out\(19) ) ) # ( !\sd1|address\(12) & ( \sd1|cmd_out\(19) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(12) & ( !\sd1|cmd_out\(19) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(12) & ( !\sd1|cmd_out\(19) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111111110111111111000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(12),
	dataf => \sd1|ALT_INV_cmd_out\(19),
	combout => \sd1|Selector38~0_combout\);

-- Location: FF_X25_Y36_N37
\sd1|cmd_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector38~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(20));

-- Location: LABCELL_X25_Y36_N33
\sd1|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector37~0_combout\ = ( \sd1|address\(13) & ( \sd1|cmd_out\(20) ) ) # ( !\sd1|address\(13) & ( \sd1|cmd_out\(20) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(13) & ( !\sd1|cmd_out\(20) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(13) & ( !\sd1|cmd_out\(20) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000111101111111111111001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(13),
	dataf => \sd1|ALT_INV_cmd_out\(20),
	combout => \sd1|Selector37~0_combout\);

-- Location: FF_X25_Y36_N34
\sd1|cmd_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector37~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(21));

-- Location: FF_X26_Y35_N25
\sd1|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \sd1|address~4_combout\,
	sload => VCC,
	ena => \sd1|address~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(14));

-- Location: LABCELL_X31_Y35_N0
\sd1|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector36~0_combout\ = ( \sd1|state.rst~q\ & ( \sd1|address\(14) & ( (((\sd1|cmd_out\(21)) # (\sd1|state.idle~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.read_block_cmd~q\) ) ) ) # ( !\sd1|state.rst~q\ & ( \sd1|address\(14) ) ) # ( 
-- \sd1|state.rst~q\ & ( !\sd1|address\(14) & ( (!\sd1|state.read_block_cmd~q\ & (!\sd1|state.write_block_cmd~q\ & ((\sd1|cmd_out\(21)) # (\sd1|state.idle~q\)))) ) ) ) # ( !\sd1|state.rst~q\ & ( !\sd1|address\(14) & ( (!\sd1|state.read_block_cmd~q\ & 
-- !\sd1|state.write_block_cmd~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000010001000100011111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.read_block_cmd~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_cmd_out\(21),
	datae => \sd1|ALT_INV_state.rst~q\,
	dataf => \sd1|ALT_INV_address\(14),
	combout => \sd1|Selector36~0_combout\);

-- Location: FF_X31_Y35_N1
\sd1|cmd_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector36~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(22));

-- Location: LABCELL_X26_Y35_N18
\sd1|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector35~0_combout\ = ( \sd1|address\(15) & ( \sd1|cmd_out\(22) ) ) # ( !\sd1|address\(15) & ( \sd1|cmd_out\(22) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(15) & ( !\sd1|cmd_out\(22) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(15) & ( !\sd1|cmd_out\(22) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000111101111111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.idle~q\,
	datae => \sd1|ALT_INV_address\(15),
	dataf => \sd1|ALT_INV_cmd_out\(22),
	combout => \sd1|Selector35~0_combout\);

-- Location: FF_X26_Y35_N20
\sd1|cmd_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector35~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(23));

-- Location: LABCELL_X25_Y36_N39
\sd1|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector34~0_combout\ = ( \sd1|address\(16) & ( \sd1|cmd_out\(23) ) ) # ( !\sd1|address\(16) & ( \sd1|cmd_out\(23) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(16) & ( !\sd1|cmd_out\(23) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(16) & ( !\sd1|cmd_out\(23) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000111101111111111111001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(16),
	dataf => \sd1|ALT_INV_cmd_out\(23),
	combout => \sd1|Selector34~0_combout\);

-- Location: FF_X25_Y36_N41
\sd1|cmd_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector34~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(24));

-- Location: LABCELL_X25_Y36_N51
\sd1|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector33~0_combout\ = ( \sd1|address\(17) & ( \sd1|cmd_out\(24) ) ) # ( !\sd1|address\(17) & ( \sd1|cmd_out\(24) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(17) & ( !\sd1|cmd_out\(24) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(17) & ( !\sd1|cmd_out\(24) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000111101111111111111001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(17),
	dataf => \sd1|ALT_INV_cmd_out\(24),
	combout => \sd1|Selector33~0_combout\);

-- Location: FF_X25_Y36_N53
\sd1|cmd_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector33~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(25));

-- Location: LABCELL_X25_Y36_N48
\sd1|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector32~0_combout\ = ( \sd1|address\(18) & ( \sd1|cmd_out\(25) ) ) # ( !\sd1|address\(18) & ( \sd1|cmd_out\(25) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(18) & ( !\sd1|cmd_out\(25) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(18) & ( !\sd1|cmd_out\(25) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111111110111111111000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(18),
	dataf => \sd1|ALT_INV_cmd_out\(25),
	combout => \sd1|Selector32~0_combout\);

-- Location: FF_X25_Y36_N49
\sd1|cmd_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector32~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(26));

-- Location: LABCELL_X25_Y36_N27
\sd1|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector31~0_combout\ = ( \sd1|address\(19) & ( \sd1|cmd_out\(26) ) ) # ( !\sd1|address\(19) & ( \sd1|cmd_out\(26) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(19) & ( !\sd1|cmd_out\(26) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(19) & ( !\sd1|cmd_out\(26) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000111101111111111111001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(19),
	dataf => \sd1|ALT_INV_cmd_out\(26),
	combout => \sd1|Selector31~0_combout\);

-- Location: FF_X25_Y36_N28
\sd1|cmd_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector31~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(27));

-- Location: LABCELL_X25_Y36_N24
\sd1|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector30~0_combout\ = ( \sd1|address\(20) & ( \sd1|cmd_out\(27) ) ) # ( !\sd1|address\(20) & ( \sd1|cmd_out\(27) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(20) & ( !\sd1|cmd_out\(27) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(20) & ( !\sd1|cmd_out\(27) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111111110111111111000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(20),
	dataf => \sd1|ALT_INV_cmd_out\(27),
	combout => \sd1|Selector30~0_combout\);

-- Location: FF_X25_Y36_N25
\sd1|cmd_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector30~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(28));

-- Location: LABCELL_X25_Y36_N9
\sd1|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector29~0_combout\ = ( \sd1|address\(21) & ( \sd1|cmd_out\(28) ) ) # ( !\sd1|address\(21) & ( \sd1|cmd_out\(28) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(21) & ( !\sd1|cmd_out\(28) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(21) & ( !\sd1|cmd_out\(28) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000111101111111111111001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(21),
	dataf => \sd1|ALT_INV_cmd_out\(28),
	combout => \sd1|Selector29~0_combout\);

-- Location: FF_X25_Y36_N11
\sd1|cmd_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector29~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(29));

-- Location: LABCELL_X25_Y36_N6
\sd1|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector28~0_combout\ = ( \sd1|address\(22) & ( \sd1|cmd_out\(29) ) ) # ( !\sd1|address\(22) & ( \sd1|cmd_out\(29) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(22) & ( !\sd1|cmd_out\(29) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(22) & ( !\sd1|cmd_out\(29) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111111110111111111000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(22),
	dataf => \sd1|ALT_INV_cmd_out\(29),
	combout => \sd1|Selector28~0_combout\);

-- Location: FF_X25_Y36_N7
\sd1|cmd_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector28~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(30));

-- Location: LABCELL_X25_Y36_N21
\sd1|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector27~0_combout\ = ( \sd1|address\(23) & ( \sd1|cmd_out\(30) ) ) # ( !\sd1|address\(23) & ( \sd1|cmd_out\(30) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(23) & ( !\sd1|cmd_out\(30) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(23) & ( !\sd1|cmd_out\(30) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000111101111111111111001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.read_block_cmd~q\,
	datae => \sd1|ALT_INV_address\(23),
	dataf => \sd1|ALT_INV_cmd_out\(30),
	combout => \sd1|Selector27~0_combout\);

-- Location: FF_X25_Y36_N22
\sd1|cmd_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector27~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(31));

-- Location: LABCELL_X25_Y36_N18
\sd1|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector26~0_combout\ = ( \sd1|address\(24) & ( \sd1|cmd_out\(31) ) ) # ( !\sd1|address\(24) & ( \sd1|cmd_out\(31) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(24) & ( !\sd1|cmd_out\(31) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(24) & ( !\sd1|cmd_out\(31) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111111110111111111000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(24),
	dataf => \sd1|ALT_INV_cmd_out\(31),
	combout => \sd1|Selector26~0_combout\);

-- Location: FF_X25_Y36_N19
\sd1|cmd_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector26~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(32));

-- Location: LABCELL_X26_Y35_N6
\sd1|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector25~0_combout\ = ( \sd1|address\(25) & ( \sd1|cmd_out\(32) ) ) # ( !\sd1|address\(25) & ( \sd1|cmd_out\(32) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(25) & ( !\sd1|cmd_out\(32) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(25) & ( !\sd1|cmd_out\(32) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000111101111111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.idle~q\,
	datae => \sd1|ALT_INV_address\(25),
	dataf => \sd1|ALT_INV_cmd_out\(32),
	combout => \sd1|Selector25~0_combout\);

-- Location: FF_X26_Y35_N8
\sd1|cmd_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector25~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(33));

-- Location: LABCELL_X26_Y35_N45
\sd1|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector24~0_combout\ = ( \sd1|address\(26) & ( \sd1|cmd_out\(33) ) ) # ( !\sd1|address\(26) & ( \sd1|cmd_out\(33) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(26) & ( !\sd1|cmd_out\(33) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(26) & ( !\sd1|cmd_out\(33) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000111111110111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(26),
	dataf => \sd1|ALT_INV_cmd_out\(33),
	combout => \sd1|Selector24~0_combout\);

-- Location: FF_X26_Y35_N46
\sd1|cmd_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector24~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(34));

-- Location: LABCELL_X26_Y35_N9
\sd1|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector23~0_combout\ = ( \sd1|address\(27) & ( \sd1|cmd_out\(34) ) ) # ( !\sd1|address\(27) & ( \sd1|cmd_out\(34) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(27) & ( !\sd1|cmd_out\(34) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(27) & ( !\sd1|cmd_out\(34) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000111111110111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.idle~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(27),
	dataf => \sd1|ALT_INV_cmd_out\(34),
	combout => \sd1|Selector23~0_combout\);

-- Location: FF_X26_Y35_N11
\sd1|cmd_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector23~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(35));

-- Location: LABCELL_X26_Y35_N42
\sd1|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector22~0_combout\ = ( \sd1|address\(28) & ( \sd1|cmd_out\(35) ) ) # ( !\sd1|address\(28) & ( \sd1|cmd_out\(35) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(28) & ( !\sd1|cmd_out\(35) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(28) & ( !\sd1|cmd_out\(35) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000111101111111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.idle~q\,
	datae => \sd1|ALT_INV_address\(28),
	dataf => \sd1|ALT_INV_cmd_out\(35),
	combout => \sd1|Selector22~0_combout\);

-- Location: FF_X26_Y35_N43
\sd1|cmd_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector22~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(36));

-- Location: LABCELL_X25_Y36_N30
\sd1|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector21~0_combout\ = ( \sd1|address\(29) & ( \sd1|cmd_out\(36) ) ) # ( !\sd1|address\(29) & ( \sd1|cmd_out\(36) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(29) & ( !\sd1|cmd_out\(36) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\)) # (\sd1|state.idle~q\) ) ) ) # ( !\sd1|address\(29) & ( !\sd1|cmd_out\(36) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111111110111111111000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_state.write_block_cmd~q\,
	datac => \sd1|ALT_INV_state.read_block_cmd~q\,
	datad => \sd1|ALT_INV_state.rst~q\,
	datae => \sd1|ALT_INV_address\(29),
	dataf => \sd1|ALT_INV_cmd_out\(36),
	combout => \sd1|Selector21~0_combout\);

-- Location: FF_X25_Y36_N31
\sd1|cmd_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector21~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(37));

-- Location: FF_X25_Y35_N53
\sd1|address[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(30));

-- Location: LABCELL_X25_Y35_N24
\sd1|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector20~0_combout\ = ( \sd1|WideOr29~1_combout\ & ( \sd1|address\(30) & ( (\sd1|Selector104~0_combout\ & (!\sd1|cmd_out\(38) & \sd1|Selector57~0_combout\)) ) ) ) # ( !\sd1|WideOr29~1_combout\ & ( \sd1|address\(30) & ( (\sd1|Selector104~0_combout\ 
-- & \sd1|Selector57~0_combout\) ) ) ) # ( \sd1|WideOr29~1_combout\ & ( !\sd1|address\(30) & ( (!\sd1|cmd_out\(38) & \sd1|Selector57~0_combout\) ) ) ) # ( !\sd1|WideOr29~1_combout\ & ( !\sd1|address\(30) & ( \sd1|Selector57~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111000000000000010101010000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector104~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(38),
	datad => \sd1|ALT_INV_Selector57~0_combout\,
	datae => \sd1|ALT_INV_WideOr29~1_combout\,
	dataf => \sd1|ALT_INV_address\(30),
	combout => \sd1|Selector20~0_combout\);

-- Location: LABCELL_X25_Y35_N18
\sd1|Selector20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector20~1_combout\ = ( \sd1|Selector20~0_combout\ & ( (!\sd1|WideOr29~0_combout\ & ((!\sd1|bit_counter~0_combout\ & ((\sd1|cmd_out\(38)))) # (\sd1|bit_counter~0_combout\ & (\sd1|cmd_out\(37))))) ) ) # ( !\sd1|Selector20~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010000101100000001000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_bit_counter~0_combout\,
	datab => \sd1|ALT_INV_cmd_out\(37),
	datac => \sd1|ALT_INV_WideOr29~0_combout\,
	datad => \sd1|ALT_INV_cmd_out\(38),
	dataf => \sd1|ALT_INV_Selector20~0_combout\,
	combout => \sd1|Selector20~1_combout\);

-- Location: FF_X25_Y35_N20
\sd1|cmd_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector20~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(38));

-- Location: LABCELL_X26_Y35_N36
\sd1|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector19~0_combout\ = ( \sd1|address\(31) & ( \sd1|cmd_out\(38) ) ) # ( !\sd1|address\(31) & ( \sd1|cmd_out\(38) & ( (!\sd1|state.write_block_cmd~q\ & !\sd1|state.read_block_cmd~q\) ) ) ) # ( \sd1|address\(31) & ( !\sd1|cmd_out\(38) & ( 
-- (((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)) # (\sd1|state.read_block_cmd~q\)) # (\sd1|state.write_block_cmd~q\) ) ) ) # ( !\sd1|address\(31) & ( !\sd1|cmd_out\(38) & ( (!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & 
-- ((!\sd1|state.rst~q\) # (\sd1|state.idle~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000111101111111111110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_cmd~q\,
	datab => \sd1|ALT_INV_state.read_block_cmd~q\,
	datac => \sd1|ALT_INV_state.rst~q\,
	datad => \sd1|ALT_INV_state.idle~q\,
	datae => \sd1|ALT_INV_address\(31),
	dataf => \sd1|ALT_INV_cmd_out\(38),
	combout => \sd1|Selector19~0_combout\);

-- Location: FF_X26_Y35_N37
\sd1|cmd_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector19~0_combout\,
	sclr => \sd1|cmd_out[8]~1_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(39));

-- Location: LABCELL_X31_Y35_N12
\sd1|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector18~0_combout\ = ( !\sd1|state.read_block_cmd~q\ & ( \sd1|WideOr29~1_combout\ & ( (!\sd1|state.cmd55~q\ & (\sd1|Selector57~0_combout\ & !\sd1|cmd_out\(40))) ) ) ) # ( !\sd1|state.read_block_cmd~q\ & ( !\sd1|WideOr29~1_combout\ & ( 
-- (!\sd1|state.cmd55~q\ & \sd1|Selector57~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_Selector57~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(40),
	datae => \sd1|ALT_INV_state.read_block_cmd~q\,
	dataf => \sd1|ALT_INV_WideOr29~1_combout\,
	combout => \sd1|Selector18~0_combout\);

-- Location: LABCELL_X31_Y35_N27
\sd1|Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector18~1_combout\ = ( \sd1|Selector18~0_combout\ & ( (!\sd1|WideOr29~0_combout\ & ((!\sd1|bit_counter~0_combout\ & ((\sd1|cmd_out\(40)))) # (\sd1|bit_counter~0_combout\ & (\sd1|cmd_out\(39))))) ) ) # ( !\sd1|Selector18~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr29~0_combout\,
	datab => \sd1|ALT_INV_bit_counter~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(39),
	datad => \sd1|ALT_INV_cmd_out\(40),
	dataf => \sd1|ALT_INV_Selector18~0_combout\,
	combout => \sd1|Selector18~1_combout\);

-- Location: FF_X31_Y35_N29
\sd1|cmd_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector18~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(40));

-- Location: LABCELL_X31_Y35_N33
\sd1|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector17~0_combout\ = ( !\sd1|cmd_out\(41) & ( \sd1|WideOr29~1_combout\ & ( (!\sd1|state.cmd55~q\ & (!\sd1|state.cmd58~DUPLICATE_q\ & \sd1|Selector2~0_combout\)) ) ) ) # ( \sd1|cmd_out\(41) & ( !\sd1|WideOr29~1_combout\ & ( (!\sd1|state.cmd55~q\ & 
-- (!\sd1|state.cmd58~DUPLICATE_q\ & \sd1|Selector2~0_combout\)) ) ) ) # ( !\sd1|cmd_out\(41) & ( !\sd1|WideOr29~1_combout\ & ( (!\sd1|state.cmd55~q\ & (!\sd1|state.cmd58~DUPLICATE_q\ & \sd1|Selector2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	datac => \sd1|ALT_INV_Selector2~0_combout\,
	datae => \sd1|ALT_INV_cmd_out\(41),
	dataf => \sd1|ALT_INV_WideOr29~1_combout\,
	combout => \sd1|Selector17~0_combout\);

-- Location: LABCELL_X31_Y35_N54
\sd1|Selector17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector17~1_combout\ = ( \sd1|bit_counter~0_combout\ & ( (!\sd1|Selector17~0_combout\) # ((\sd1|cmd_out\(40) & !\sd1|WideOr29~0_combout\)) ) ) # ( !\sd1|bit_counter~0_combout\ & ( (!\sd1|Selector17~0_combout\) # ((!\sd1|WideOr29~0_combout\ & 
-- \sd1|cmd_out\(41))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111100111100001111110011110100111101001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out\(40),
	datab => \sd1|ALT_INV_WideOr29~0_combout\,
	datac => \sd1|ALT_INV_Selector17~0_combout\,
	datad => \sd1|ALT_INV_cmd_out\(41),
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector17~1_combout\);

-- Location: FF_X31_Y35_N56
\sd1|cmd_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector17~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(41));

-- Location: LABCELL_X31_Y35_N51
\sd1|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector16~0_combout\ = ( \sd1|bit_counter~0_combout\ & ( (!\sd1|WideOr29~0_combout\ & \sd1|cmd_out\(41)) ) ) # ( !\sd1|bit_counter~0_combout\ & ( (\sd1|cmd_out\(42) & !\sd1|WideOr29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out\(42),
	datac => \sd1|ALT_INV_WideOr29~0_combout\,
	datad => \sd1|ALT_INV_cmd_out\(41),
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector16~0_combout\);

-- Location: LABCELL_X31_Y35_N48
\sd1|Selector16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector16~1_combout\ = ( \sd1|Selector16~0_combout\ ) # ( !\sd1|Selector16~0_combout\ & ( (!\sd1|Selector2~0_combout\) # (((\sd1|cmd_out\(42) & \sd1|WideOr29~1_combout\)) # (\sd1|state.cmd55~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111011111110011111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out\(42),
	datab => \sd1|ALT_INV_Selector2~0_combout\,
	datac => \sd1|ALT_INV_state.cmd55~q\,
	datad => \sd1|ALT_INV_WideOr29~1_combout\,
	dataf => \sd1|ALT_INV_Selector16~0_combout\,
	combout => \sd1|Selector16~1_combout\);

-- Location: FF_X31_Y35_N50
\sd1|cmd_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector16~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(42));

-- Location: LABCELL_X31_Y35_N42
\sd1|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector15~1_combout\ = ( \sd1|cmd_out\(43) & ( \sd1|WideOr28~2_combout\ & ( (!\sd1|Selector15~0_combout\) # (((!\sd1|bit_counter~0_combout\) # (\sd1|cmd_out\(42))) # (\sd1|WideOr29~0_combout\)) ) ) ) # ( !\sd1|cmd_out\(43) & ( 
-- \sd1|WideOr28~2_combout\ & ( (!\sd1|Selector15~0_combout\) # ((!\sd1|WideOr29~0_combout\ & (\sd1|cmd_out\(42) & \sd1|bit_counter~0_combout\))) ) ) ) # ( \sd1|cmd_out\(43) & ( !\sd1|WideOr28~2_combout\ & ( (!\sd1|Selector15~0_combout\) # 
-- ((!\sd1|WideOr29~0_combout\ & ((!\sd1|bit_counter~0_combout\) # (\sd1|cmd_out\(42))))) ) ) ) # ( !\sd1|cmd_out\(43) & ( !\sd1|WideOr28~2_combout\ & ( (!\sd1|Selector15~0_combout\) # ((!\sd1|WideOr29~0_combout\ & (\sd1|cmd_out\(42) & 
-- \sd1|bit_counter~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101110111011101010111010101010101011101111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector15~0_combout\,
	datab => \sd1|ALT_INV_WideOr29~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(42),
	datad => \sd1|ALT_INV_bit_counter~0_combout\,
	datae => \sd1|ALT_INV_cmd_out\(43),
	dataf => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector15~1_combout\);

-- Location: FF_X31_Y35_N43
\sd1|cmd_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector15~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(43));

-- Location: LABCELL_X31_Y36_N39
\sd1|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector14~0_combout\ = ( !\sd1|WideOr29~0_combout\ & ( ((!\sd1|WideOr28~0_combout\) # ((!\sd1|bit_counter~0_combout\ & (\sd1|cmd_out\(44))) # (\sd1|bit_counter~0_combout\ & ((\sd1|cmd_out\(43)))))) # (\sd1|state.cmd55~q\) ) ) # ( 
-- \sd1|WideOr29~0_combout\ & ( (((!\sd1|WideOr28~0_combout\) # ((\sd1|cmd_out\(44) & \sd1|WideOr28~1_combout\)))) # (\sd1|state.cmd55~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111111111111111111111101110101011111110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.cmd55~q\,
	datab => \sd1|ALT_INV_cmd_out\(44),
	datac => \sd1|ALT_INV_WideOr28~1_combout\,
	datad => \sd1|ALT_INV_cmd_out\(43),
	datae => \sd1|ALT_INV_WideOr29~0_combout\,
	dataf => \sd1|ALT_INV_WideOr28~0_combout\,
	datag => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector14~0_combout\);

-- Location: FF_X31_Y36_N41
\sd1|cmd_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector14~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(44));

-- Location: LABCELL_X31_Y35_N39
\sd1|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector13~0_combout\ = ( \sd1|WideOr29~1_combout\ & ( (!\sd1|cmd_out\(45) & (!\sd1|state.cmd58~DUPLICATE_q\ & (!\sd1|state.cmd55~q\ & \sd1|Selector57~0_combout\))) ) ) # ( !\sd1|WideOr29~1_combout\ & ( (!\sd1|state.cmd58~DUPLICATE_q\ & 
-- (!\sd1|state.cmd55~q\ & \sd1|Selector57~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_out\(45),
	datab => \sd1|ALT_INV_state.cmd58~DUPLICATE_q\,
	datac => \sd1|ALT_INV_state.cmd55~q\,
	datad => \sd1|ALT_INV_Selector57~0_combout\,
	dataf => \sd1|ALT_INV_WideOr29~1_combout\,
	combout => \sd1|Selector13~0_combout\);

-- Location: LABCELL_X31_Y35_N24
\sd1|Selector13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector13~1_combout\ = ( \sd1|Selector13~0_combout\ & ( (!\sd1|WideOr29~0_combout\ & ((!\sd1|bit_counter~0_combout\ & ((\sd1|cmd_out\(45)))) # (\sd1|bit_counter~0_combout\ & (\sd1|cmd_out\(44))))) ) ) # ( !\sd1|Selector13~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr29~0_combout\,
	datab => \sd1|ALT_INV_bit_counter~0_combout\,
	datac => \sd1|ALT_INV_cmd_out\(44),
	datad => \sd1|ALT_INV_cmd_out\(45),
	dataf => \sd1|ALT_INV_Selector13~0_combout\,
	combout => \sd1|Selector13~1_combout\);

-- Location: FF_X31_Y35_N26
\sd1|cmd_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector13~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(45));

-- Location: LABCELL_X31_Y36_N33
\sd1|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector12~0_combout\ = ( \sd1|cmd_out\(45) ) # ( !\sd1|cmd_out\(45) & ( !\sd1|WideOr28~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~2_combout\,
	dataf => \sd1|ALT_INV_cmd_out\(45),
	combout => \sd1|Selector12~0_combout\);

-- Location: FF_X31_Y36_N34
\sd1|cmd_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector12~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(46));

-- Location: LABCELL_X29_Y36_N42
\sd1|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector11~0_combout\ = ( \sd1|cmd_out\(47) & ( \sd1|bit_counter~0_combout\ & ( (!\sd1|Selector2~0_combout\) # ((!\sd1|WideOr29~0_combout\ & ((\sd1|cmd_out\(46)))) # (\sd1|WideOr29~0_combout\ & (\sd1|WideOr28~2_combout\))) ) ) ) # ( 
-- !\sd1|cmd_out\(47) & ( \sd1|bit_counter~0_combout\ & ( (!\sd1|Selector2~0_combout\) # ((!\sd1|WideOr29~0_combout\ & \sd1|cmd_out\(46))) ) ) ) # ( \sd1|cmd_out\(47) & ( !\sd1|bit_counter~0_combout\ & ( (!\sd1|WideOr29~0_combout\) # 
-- ((!\sd1|Selector2~0_combout\) # (\sd1|WideOr28~2_combout\)) ) ) ) # ( !\sd1|cmd_out\(47) & ( !\sd1|bit_counter~0_combout\ & ( !\sd1|Selector2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111011101111111111000010101111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr29~0_combout\,
	datab => \sd1|ALT_INV_WideOr28~2_combout\,
	datac => \sd1|ALT_INV_cmd_out\(46),
	datad => \sd1|ALT_INV_Selector2~0_combout\,
	datae => \sd1|ALT_INV_cmd_out\(47),
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector11~0_combout\);

-- Location: FF_X29_Y36_N43
\sd1|cmd_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector11~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(47));

-- Location: LABCELL_X31_Y36_N6
\sd1|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector10~0_combout\ = (!\sd1|WideOr28~2_combout\) # (\sd1|cmd_out\(47))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_cmd_out\(47),
	datad => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector10~0_combout\);

-- Location: FF_X31_Y36_N7
\sd1|cmd_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector10~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(48));

-- Location: LABCELL_X32_Y36_N18
\sd1|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector9~0_combout\ = (!\sd1|WideOr28~2_combout\) # (\sd1|cmd_out\(48))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~2_combout\,
	datac => \sd1|ALT_INV_cmd_out\(48),
	combout => \sd1|Selector9~0_combout\);

-- Location: FF_X32_Y36_N20
\sd1|cmd_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector9~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(49));

-- Location: LABCELL_X32_Y36_N21
\sd1|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector8~0_combout\ = ( \sd1|cmd_out\(49) ) # ( !\sd1|cmd_out\(49) & ( !\sd1|WideOr28~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~2_combout\,
	dataf => \sd1|ALT_INV_cmd_out\(49),
	combout => \sd1|Selector8~0_combout\);

-- Location: FF_X32_Y36_N23
\sd1|cmd_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector8~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(50));

-- Location: LABCELL_X31_Y36_N18
\sd1|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector7~0_combout\ = (!\sd1|WideOr28~2_combout\) # (\sd1|cmd_out\(50))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_cmd_out\(50),
	datad => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector7~0_combout\);

-- Location: FF_X31_Y36_N20
\sd1|cmd_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector7~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(51));

-- Location: LABCELL_X31_Y36_N15
\sd1|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector6~0_combout\ = ( \sd1|cmd_out\(51) ) # ( !\sd1|cmd_out\(51) & ( !\sd1|WideOr28~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_WideOr28~2_combout\,
	dataf => \sd1|ALT_INV_cmd_out\(51),
	combout => \sd1|Selector6~0_combout\);

-- Location: FF_X31_Y36_N16
\sd1|cmd_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector6~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(52));

-- Location: LABCELL_X32_Y36_N51
\sd1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector5~0_combout\ = ( \sd1|WideOr28~2_combout\ & ( \sd1|cmd_out\(52) ) ) # ( !\sd1|WideOr28~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd1|ALT_INV_cmd_out\(52),
	dataf => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector5~0_combout\);

-- Location: FF_X32_Y36_N53
\sd1|cmd_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector5~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(53));

-- Location: LABCELL_X32_Y36_N0
\sd1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector4~0_combout\ = ( \sd1|cmd_out\(53) ) # ( !\sd1|cmd_out\(53) & ( !\sd1|WideOr28~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_WideOr28~2_combout\,
	dataf => \sd1|ALT_INV_cmd_out\(53),
	combout => \sd1|Selector4~0_combout\);

-- Location: FF_X32_Y36_N2
\sd1|cmd_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector4~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(54));

-- Location: LABCELL_X32_Y36_N3
\sd1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector3~0_combout\ = ( \sd1|WideOr28~2_combout\ & ( \sd1|cmd_out\(54) ) ) # ( !\sd1|WideOr28~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_cmd_out\(54),
	dataf => \sd1|ALT_INV_WideOr28~2_combout\,
	combout => \sd1|Selector3~0_combout\);

-- Location: FF_X32_Y36_N5
\sd1|cmd_out[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector3~0_combout\,
	ena => \sd1|cmd_out[55]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(55));

-- Location: LABCELL_X31_Y38_N15
\sd1|data_sig[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|data_sig[2]~0_combout\ = ( \sd1|sd_write_flag~0_combout\ & ( !\sd1|state.write_block_byte~q\ ) ) # ( !\sd1|sd_write_flag~0_combout\ & ( (!\sd1|state.write_block_byte~q\ & !\sd1|state.write_block_data~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datad => \sd1|ALT_INV_state.write_block_data~q\,
	dataf => \sd1|ALT_INV_sd_write_flag~0_combout\,
	combout => \sd1|data_sig[2]~0_combout\);

-- Location: MLABCELL_X28_Y36_N0
\sd1|Equal14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Equal14~0_combout\ = ( \sd1|fsm:byte_counter[9]~q\ & ( !\sd1|fsm:byte_counter[8]~q\ & ( (\sd1|fsm:byte_counter[0]~q\ & (!\sd1|fsm:byte_counter[7]~q\ & (\sd1|fsm:byte_counter[1]~q\ & \sd1|Equal12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[0]~q\,
	datab => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	datad => \sd1|ALT_INV_Equal12~0_combout\,
	datae => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	combout => \sd1|Equal14~0_combout\);

-- Location: MLABCELL_X28_Y36_N57
\sd1|Selector135~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector135~1_combout\ = ( \sd1|sd_write_flag~q\ & ( (\sd1|data_sig\(0) & ((!\sd1|Equal11~0_combout\) # ((\sd1|host_write_flag~q\ & !\sd1|Equal14~0_combout\)))) ) ) # ( !\sd1|sd_write_flag~q\ & ( (\sd1|data_sig\(0) & ((!\sd1|Equal11~0_combout\) # 
-- ((!\sd1|host_write_flag~q\ & !\sd1|Equal14~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001000000011110000100000001111000001000000111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_host_write_flag~q\,
	datab => \sd1|ALT_INV_Equal14~0_combout\,
	datac => \sd1|ALT_INV_data_sig\(0),
	datad => \sd1|ALT_INV_Equal11~0_combout\,
	dataf => \sd1|ALT_INV_sd_write_flag~q\,
	combout => \sd1|Selector135~1_combout\);

-- Location: MLABCELL_X28_Y36_N42
\sd1|fsm~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|fsm~1_combout\ = ( !\sd1|fsm:byte_counter[9]~q\ & ( !\sd1|fsm:byte_counter[8]~q\ & ( (!\sd1|fsm:byte_counter[7]~q\ & (\sd1|Equal12~0_combout\ & (!\sd1|fsm:byte_counter[0]~q\ $ (!\sd1|fsm:byte_counter[1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_fsm:byte_counter[0]~q\,
	datab => \sd1|ALT_INV_fsm:byte_counter[7]~q\,
	datac => \sd1|ALT_INV_fsm:byte_counter[1]~q\,
	datad => \sd1|ALT_INV_Equal12~0_combout\,
	datae => \sd1|ALT_INV_fsm:byte_counter[9]~q\,
	dataf => \sd1|ALT_INV_fsm:byte_counter[8]~q\,
	combout => \sd1|fsm~1_combout\);

-- Location: MLABCELL_X28_Y35_N21
\sd1|wr_dat_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|wr_dat_reg~0_combout\ = ( \sd1|host_write_flag~q\ & ( \sd1|sd_write_flag~q\ & ( (!\cpu1|u0|A\(0) & (!\cpu1|u0|A\(2) & !\cpu1|u0|A\(1))) ) ) ) # ( !\sd1|host_write_flag~q\ & ( !\sd1|sd_write_flag~q\ & ( (!\cpu1|u0|A\(0) & (!\cpu1|u0|A\(2) & 
-- !\cpu1|u0|A\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|u0|ALT_INV_A\(0),
	datac => \cpu1|u0|ALT_INV_A\(2),
	datad => \cpu1|u0|ALT_INV_A\(1),
	datae => \sd1|ALT_INV_host_write_flag~q\,
	dataf => \sd1|ALT_INV_sd_write_flag~q\,
	combout => \sd1|wr_dat_reg~0_combout\);

-- Location: FF_X28_Y35_N35
\sd1|din_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(0),
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(0));

-- Location: MLABCELL_X28_Y36_N54
\sd1|Selector135~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector135~0_combout\ = ( \sd1|din_latched\(0) & ( (!\sd1|fsm~1_combout\ & ((!\sd1|host_write_flag~q\ $ (\sd1|sd_write_flag~q\)) # (\sd1|Equal14~0_combout\))) ) ) # ( !\sd1|din_latched\(0) & ( !\sd1|fsm~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010110000011100001011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_host_write_flag~q\,
	datab => \sd1|ALT_INV_Equal14~0_combout\,
	datac => \sd1|ALT_INV_fsm~1_combout\,
	datad => \sd1|ALT_INV_sd_write_flag~q\,
	dataf => \sd1|ALT_INV_din_latched\(0),
	combout => \sd1|Selector135~0_combout\);

-- Location: MLABCELL_X28_Y36_N12
\sd1|Selector135~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector135~2_combout\ = ( \sd1|bit_counter~0_combout\ & ( (!\sd1|state.idle~q\ & (!\sd1|data_sig\(0) & (!\sd1|state.write_block_data~q\ & !\sd1|state.write_block_byte~q\))) ) ) # ( !\sd1|bit_counter~0_combout\ & ( (!\sd1|data_sig\(0) & 
-- (((!\sd1|state.idle~q\ & !\sd1|state.write_block_data~q\)) # (\sd1|state.write_block_byte~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001100100000001100110010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.idle~q\,
	datab => \sd1|ALT_INV_data_sig\(0),
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	datad => \sd1|ALT_INV_state.write_block_byte~q\,
	dataf => \sd1|ALT_INV_bit_counter~0_combout\,
	combout => \sd1|Selector135~2_combout\);

-- Location: MLABCELL_X28_Y36_N30
\sd1|Selector135~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector135~3_combout\ = ( !\sd1|Selector135~2_combout\ & ( ((!\sd1|state.write_block_data~q\) # ((\sd1|Equal11~0_combout\ & !\sd1|Selector135~0_combout\))) # (\sd1|Selector135~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110101111101111111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_Selector135~1_combout\,
	datab => \sd1|ALT_INV_Equal11~0_combout\,
	datac => \sd1|ALT_INV_state.write_block_data~q\,
	datad => \sd1|ALT_INV_Selector135~0_combout\,
	dataf => \sd1|ALT_INV_Selector135~2_combout\,
	combout => \sd1|Selector135~3_combout\);

-- Location: FF_X28_Y36_N32
\sd1|data_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector135~3_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(0));

-- Location: FF_X28_Y35_N19
\sd1|din_latched[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(1));

-- Location: LABCELL_X31_Y38_N12
\sd1|Selector134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector134~0_combout\ = ( \sd1|data_sig[2]~0_combout\ ) # ( !\sd1|data_sig[2]~0_combout\ & ( (!\sd1|state.write_block_byte~q\ & ((\sd1|din_latched\(1)))) # (\sd1|state.write_block_byte~q\ & (\sd1|data_sig\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datac => \sd1|ALT_INV_data_sig\(0),
	datad => \sd1|ALT_INV_din_latched\(1),
	dataf => \sd1|ALT_INV_data_sig[2]~0_combout\,
	combout => \sd1|Selector134~0_combout\);

-- Location: LABCELL_X32_Y38_N54
\sd1|data_sig[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|data_sig[7]~1_combout\ = ( \sd1|Equal10~1_combout\ & ( \sd1|Equal10~0_combout\ & ( ((!\sd1|state.idle~q\ & !\sd1|state.write_block_data~q\)) # (\sd1|state.write_block_byte~q\) ) ) ) # ( !\sd1|Equal10~1_combout\ & ( \sd1|Equal10~0_combout\ & ( 
-- (!\sd1|state.write_block_byte~q\ & (((!\sd1|state.idle~q\ & !\sd1|state.write_block_data~q\)))) # (\sd1|state.write_block_byte~q\ & (!\sd1|sclk_sig~DUPLICATE_q\)) ) ) ) # ( \sd1|Equal10~1_combout\ & ( !\sd1|Equal10~0_combout\ & ( 
-- (!\sd1|state.write_block_byte~q\ & (((!\sd1|state.idle~q\ & !\sd1|state.write_block_data~q\)))) # (\sd1|state.write_block_byte~q\ & (!\sd1|sclk_sig~DUPLICATE_q\)) ) ) ) # ( !\sd1|Equal10~1_combout\ & ( !\sd1|Equal10~0_combout\ & ( 
-- (!\sd1|state.write_block_byte~q\ & (((!\sd1|state.idle~q\ & !\sd1|state.write_block_data~q\)))) # (\sd1|state.write_block_byte~q\ & (!\sd1|sclk_sig~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101000001010110010100000101011001010000010101100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_sclk_sig~DUPLICATE_q\,
	datab => \sd1|ALT_INV_state.idle~q\,
	datac => \sd1|ALT_INV_state.write_block_byte~q\,
	datad => \sd1|ALT_INV_state.write_block_data~q\,
	datae => \sd1|ALT_INV_Equal10~1_combout\,
	dataf => \sd1|ALT_INV_Equal10~0_combout\,
	combout => \sd1|data_sig[7]~1_combout\);

-- Location: LABCELL_X31_Y38_N54
\sd1|data_sig[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|data_sig[7]~2_combout\ = ( !\sd1|data_sig[7]~1_combout\ & ( \sd1|fsm~0_combout\ & ( (\n_reset~input_o\ & ((!\sd1|state.write_block_data~q\) # (\sd1|Equal11~0_combout\))) ) ) ) # ( !\sd1|data_sig[7]~1_combout\ & ( !\sd1|fsm~0_combout\ & ( 
-- (\n_reset~input_o\ & ((!\sd1|state.write_block_data~q\) # ((\sd1|sd_write_flag~0_combout\ & \sd1|Equal11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100011000000000000000000100010001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_data~q\,
	datab => \ALT_INV_n_reset~input_o\,
	datac => \sd1|ALT_INV_sd_write_flag~0_combout\,
	datad => \sd1|ALT_INV_Equal11~0_combout\,
	datae => \sd1|ALT_INV_data_sig[7]~1_combout\,
	dataf => \sd1|ALT_INV_fsm~0_combout\,
	combout => \sd1|data_sig[7]~2_combout\);

-- Location: FF_X31_Y38_N14
\sd1|data_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector134~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(1));

-- Location: FF_X28_Y35_N22
\sd1|din_latched[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO\(2),
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(2));

-- Location: LABCELL_X31_Y38_N33
\sd1|Selector133~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector133~0_combout\ = ( \sd1|data_sig[2]~0_combout\ ) # ( !\sd1|data_sig[2]~0_combout\ & ( (!\sd1|state.write_block_byte~q\ & ((\sd1|din_latched\(2)))) # (\sd1|state.write_block_byte~q\ & (\sd1|data_sig\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datac => \sd1|ALT_INV_data_sig\(1),
	datad => \sd1|ALT_INV_din_latched\(2),
	dataf => \sd1|ALT_INV_data_sig[2]~0_combout\,
	combout => \sd1|Selector133~0_combout\);

-- Location: FF_X31_Y38_N35
\sd1|data_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector133~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(2));

-- Location: MLABCELL_X28_Y35_N51
\sd1|din_latched[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|din_latched[3]~feeder_combout\ = ( \cpu1|u0|DO[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[3]~DUPLICATE_q\,
	combout => \sd1|din_latched[3]~feeder_combout\);

-- Location: FF_X28_Y35_N52
\sd1|din_latched[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|din_latched[3]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(3));

-- Location: LABCELL_X31_Y38_N30
\sd1|Selector132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector132~0_combout\ = ( \sd1|din_latched\(3) & ( (!\sd1|state.write_block_byte~q\) # ((\sd1|data_sig\(2)) # (\sd1|data_sig[2]~0_combout\)) ) ) # ( !\sd1|din_latched\(3) & ( ((\sd1|state.write_block_byte~q\ & \sd1|data_sig\(2))) # 
-- (\sd1|data_sig[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datab => \sd1|ALT_INV_data_sig[2]~0_combout\,
	datac => \sd1|ALT_INV_data_sig\(2),
	dataf => \sd1|ALT_INV_din_latched\(3),
	combout => \sd1|Selector132~0_combout\);

-- Location: FF_X31_Y38_N32
\sd1|data_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector132~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(3));

-- Location: MLABCELL_X28_Y35_N15
\sd1|din_latched[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|din_latched[4]~feeder_combout\ = ( \cpu1|u0|DO[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO[4]~DUPLICATE_q\,
	combout => \sd1|din_latched[4]~feeder_combout\);

-- Location: FF_X28_Y35_N16
\sd1|din_latched[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|din_latched[4]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(4));

-- Location: LABCELL_X31_Y38_N51
\sd1|Selector131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector131~0_combout\ = ((!\sd1|state.write_block_byte~q\ & ((\sd1|din_latched\(4)))) # (\sd1|state.write_block_byte~q\ & (\sd1|data_sig\(3)))) # (\sd1|data_sig[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011110111111001101111011111100110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datab => \sd1|ALT_INV_data_sig[2]~0_combout\,
	datac => \sd1|ALT_INV_data_sig\(3),
	datad => \sd1|ALT_INV_din_latched\(4),
	combout => \sd1|Selector131~0_combout\);

-- Location: FF_X31_Y38_N53
\sd1|data_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector131~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(4));

-- Location: FF_X28_Y35_N37
\sd1|din_latched[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	asdata => \cpu1|u0|DO[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(5));

-- Location: LABCELL_X31_Y38_N48
\sd1|Selector130~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector130~0_combout\ = ( \sd1|din_latched\(5) & ( (!\sd1|state.write_block_byte~q\) # ((\sd1|data_sig\(4)) # (\sd1|data_sig[2]~0_combout\)) ) ) # ( !\sd1|din_latched\(5) & ( ((\sd1|state.write_block_byte~q\ & \sd1|data_sig\(4))) # 
-- (\sd1|data_sig[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datab => \sd1|ALT_INV_data_sig[2]~0_combout\,
	datac => \sd1|ALT_INV_data_sig\(4),
	dataf => \sd1|ALT_INV_din_latched\(5),
	combout => \sd1|Selector130~0_combout\);

-- Location: FF_X31_Y38_N49
\sd1|data_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector130~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(5));

-- Location: MLABCELL_X28_Y35_N48
\sd1|din_latched[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|din_latched[6]~feeder_combout\ = ( \cpu1|u0|DO\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO\(6),
	combout => \sd1|din_latched[6]~feeder_combout\);

-- Location: FF_X28_Y35_N49
\sd1|din_latched[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|din_latched[6]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(6));

-- Location: LABCELL_X31_Y38_N21
\sd1|Selector129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector129~0_combout\ = ( \sd1|din_latched\(6) & ( (!\sd1|state.write_block_byte~q\) # ((\sd1|data_sig\(5)) # (\sd1|data_sig[2]~0_combout\)) ) ) # ( !\sd1|din_latched\(6) & ( ((\sd1|state.write_block_byte~q\ & \sd1|data_sig\(5))) # 
-- (\sd1|data_sig[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datab => \sd1|ALT_INV_data_sig[2]~0_combout\,
	datac => \sd1|ALT_INV_data_sig\(5),
	dataf => \sd1|ALT_INV_din_latched\(6),
	combout => \sd1|Selector129~0_combout\);

-- Location: FF_X31_Y38_N23
\sd1|data_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector129~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(6));

-- Location: MLABCELL_X28_Y35_N30
\sd1|din_latched[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|din_latched[7]~feeder_combout\ = ( \cpu1|u0|DO\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cpu1|u0|ALT_INV_DO\(7),
	combout => \sd1|din_latched[7]~feeder_combout\);

-- Location: FF_X28_Y35_N32
\sd1|din_latched[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comb~0_combout\,
	d => \sd1|din_latched[7]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(7));

-- Location: LABCELL_X31_Y38_N18
\sd1|Selector128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Selector128~0_combout\ = ( \sd1|din_latched\(7) & ( (!\sd1|state.write_block_byte~q\) # ((\sd1|data_sig\(6)) # (\sd1|data_sig[2]~0_combout\)) ) ) # ( !\sd1|din_latched\(7) & ( ((\sd1|state.write_block_byte~q\ & \sd1|data_sig\(6))) # 
-- (\sd1|data_sig[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_state.write_block_byte~q\,
	datab => \sd1|ALT_INV_data_sig[2]~0_combout\,
	datac => \sd1|ALT_INV_data_sig\(6),
	dataf => \sd1|ALT_INV_din_latched\(7),
	combout => \sd1|Selector128~0_combout\);

-- Location: FF_X31_Y38_N19
\sd1|data_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Selector128~0_combout\,
	ena => \sd1|data_sig[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(7));

-- Location: LABCELL_X32_Y36_N45
\sd1|sdMOSI~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|sdMOSI~0_combout\ = ( \sd1|cmd_out\(55) & ( \sd1|data_sig\(7) ) ) # ( !\sd1|cmd_out\(55) & ( \sd1|data_sig\(7) & ( \sd1|cmd_mode~q\ ) ) ) # ( \sd1|cmd_out\(55) & ( !\sd1|data_sig\(7) & ( !\sd1|cmd_mode~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_cmd_mode~q\,
	datae => \sd1|ALT_INV_cmd_out\(55),
	dataf => \sd1|ALT_INV_data_sig\(7),
	combout => \sd1|sdMOSI~0_combout\);

-- Location: LABCELL_X29_Y33_N57
\sd1|ctl_led~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|ctl_led~0_combout\ = ( \sd1|block_busy~q\ ) # ( !\sd1|block_busy~q\ & ( !\sd1|init_busy~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_init_busy~q\,
	dataf => \sd1|ALT_INV_block_busy~q\,
	combout => \sd1|ctl_led~0_combout\);

-- Location: FF_X29_Y33_N55
\sd1|led_on_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[0]~0_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(0));

-- Location: LABCELL_X29_Y33_N54
\sd1|led_on_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[0]~0_combout\ = ( \sd1|LessThan1~1_combout\ & ( !\sd1|led_on_count\(0) ) ) # ( !\sd1|LessThan1~1_combout\ & ( \sd1|led_on_count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count\(0),
	dataf => \sd1|ALT_INV_LessThan1~1_combout\,
	combout => \sd1|led_on_count[0]~0_combout\);

-- Location: FF_X29_Y33_N56
\sd1|led_on_count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[0]~0_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count[0]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y33_N30
\sd1|Add2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~30_cout\ = CARRY(( \sd1|led_on_count[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count[0]~DUPLICATE_q\,
	cin => GND,
	cout => \sd1|Add2~30_cout\);

-- Location: LABCELL_X29_Y33_N33
\sd1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~9_sumout\ = SUM(( \sd1|led_on_count\(1) ) + ( VCC ) + ( \sd1|Add2~30_cout\ ))
-- \sd1|Add2~10\ = CARRY(( \sd1|led_on_count\(1) ) + ( VCC ) + ( \sd1|Add2~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count\(1),
	cin => \sd1|Add2~30_cout\,
	sumout => \sd1|Add2~9_sumout\,
	cout => \sd1|Add2~10\);

-- Location: FF_X29_Y33_N34
\sd1|led_on_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Add2~9_sumout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(1));

-- Location: LABCELL_X29_Y33_N36
\sd1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~5_sumout\ = SUM(( \sd1|led_on_count\(2) ) + ( VCC ) + ( \sd1|Add2~10\ ))
-- \sd1|Add2~6\ = CARRY(( \sd1|led_on_count\(2) ) + ( VCC ) + ( \sd1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count\(2),
	cin => \sd1|Add2~10\,
	sumout => \sd1|Add2~5_sumout\,
	cout => \sd1|Add2~6\);

-- Location: FF_X29_Y33_N38
\sd1|led_on_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Add2~5_sumout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(2));

-- Location: FF_X29_Y33_N2
\sd1|led_on_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[3]~1_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count[3]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y33_N39
\sd1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~1_sumout\ = SUM(( !\sd1|led_on_count[3]~DUPLICATE_q\ ) + ( VCC ) + ( \sd1|Add2~6\ ))
-- \sd1|Add2~2\ = CARRY(( !\sd1|led_on_count[3]~DUPLICATE_q\ ) + ( VCC ) + ( \sd1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count[3]~DUPLICATE_q\,
	cin => \sd1|Add2~6\,
	sumout => \sd1|Add2~1_sumout\,
	cout => \sd1|Add2~2\);

-- Location: LABCELL_X29_Y33_N0
\sd1|led_on_count[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[3]~1_combout\ = ( !\sd1|Add2~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_Add2~1_sumout\,
	combout => \sd1|led_on_count[3]~1_combout\);

-- Location: FF_X29_Y33_N1
\sd1|led_on_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[3]~1_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(3));

-- Location: FF_X29_Y33_N16
\sd1|led_on_count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[7]~2_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count[7]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y33_N42
\sd1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~25_sumout\ = SUM(( \sd1|led_on_count\(4) ) + ( VCC ) + ( \sd1|Add2~2\ ))
-- \sd1|Add2~26\ = CARRY(( \sd1|led_on_count\(4) ) + ( VCC ) + ( \sd1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count\(4),
	cin => \sd1|Add2~2\,
	sumout => \sd1|Add2~25_sumout\,
	cout => \sd1|Add2~26\);

-- Location: FF_X29_Y33_N44
\sd1|led_on_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Add2~25_sumout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(4));

-- Location: LABCELL_X29_Y33_N45
\sd1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~21_sumout\ = SUM(( \sd1|led_on_count\(5) ) + ( VCC ) + ( \sd1|Add2~26\ ))
-- \sd1|Add2~22\ = CARRY(( \sd1|led_on_count\(5) ) + ( VCC ) + ( \sd1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count\(5),
	cin => \sd1|Add2~26\,
	sumout => \sd1|Add2~21_sumout\,
	cout => \sd1|Add2~22\);

-- Location: FF_X29_Y33_N47
\sd1|led_on_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|Add2~21_sumout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(5));

-- Location: LABCELL_X29_Y33_N48
\sd1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~17_sumout\ = SUM(( !\sd1|led_on_count\(6) ) + ( VCC ) + ( \sd1|Add2~22\ ))
-- \sd1|Add2~18\ = CARRY(( !\sd1|led_on_count\(6) ) + ( VCC ) + ( \sd1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_led_on_count\(6),
	cin => \sd1|Add2~22\,
	sumout => \sd1|Add2~17_sumout\,
	cout => \sd1|Add2~18\);

-- Location: LABCELL_X29_Y33_N12
\sd1|led_on_count[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[6]~3_combout\ = ( !\sd1|Add2~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_Add2~17_sumout\,
	combout => \sd1|led_on_count[6]~3_combout\);

-- Location: FF_X29_Y33_N14
\sd1|led_on_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[6]~3_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(6));

-- Location: LABCELL_X29_Y33_N51
\sd1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|Add2~13_sumout\ = SUM(( !\sd1|led_on_count[7]~DUPLICATE_q\ ) + ( VCC ) + ( \sd1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sd1|ALT_INV_led_on_count[7]~DUPLICATE_q\,
	cin => \sd1|Add2~18\,
	sumout => \sd1|Add2~13_sumout\);

-- Location: LABCELL_X29_Y33_N15
\sd1|led_on_count[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[7]~2_combout\ = ( !\sd1|Add2~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_Add2~13_sumout\,
	combout => \sd1|led_on_count[7]~2_combout\);

-- Location: FF_X29_Y33_N17
\sd1|led_on_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|led_on_count[7]~2_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(7));

-- Location: LABCELL_X29_Y33_N3
\sd1|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|LessThan1~0_combout\ = ( !\sd1|led_on_count\(4) & ( (\sd1|led_on_count\(7) & (\sd1|led_on_count\(6) & !\sd1|led_on_count\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd1|ALT_INV_led_on_count\(7),
	datac => \sd1|ALT_INV_led_on_count\(6),
	datad => \sd1|ALT_INV_led_on_count\(5),
	dataf => \sd1|ALT_INV_led_on_count\(4),
	combout => \sd1|LessThan1~0_combout\);

-- Location: LABCELL_X29_Y33_N18
\sd1|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|LessThan1~1_combout\ = ( \sd1|LessThan1~0_combout\ & ( ((!\sd1|led_on_count\(3)) # ((\sd1|led_on_count\(0)) # (\sd1|led_on_count\(1)))) # (\sd1|led_on_count\(2)) ) ) # ( !\sd1|LessThan1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|ALT_INV_led_on_count\(2),
	datab => \sd1|ALT_INV_led_on_count\(3),
	datac => \sd1|ALT_INV_led_on_count\(1),
	datad => \sd1|ALT_INV_led_on_count\(0),
	dataf => \sd1|ALT_INV_LessThan1~0_combout\,
	combout => \sd1|LessThan1~1_combout\);

-- Location: LABCELL_X29_Y33_N21
\sd1|driveLED~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd1|driveLED~0_combout\ = ( !\sd1|LessThan1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sd1|ALT_INV_LessThan1~1_combout\,
	combout => \sd1|driveLED~0_combout\);

-- Location: FF_X29_Y33_N22
\sd1|driveLED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \sd1|driveLED~0_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|driveLED~q\);

-- Location: IOIBUF_X14_Y0_N52
\cts4~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cts4,
	o => \cts4~input_o\);

-- Location: IOIBUF_X29_Y0_N35
\sdRamData[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(0),
	o => \sdRamData[0]~input_o\);

-- Location: IOIBUF_X29_Y0_N52
\sdRamData[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(1),
	o => \sdRamData[1]~input_o\);

-- Location: IOIBUF_X22_Y0_N52
\sdRamData[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(2),
	o => \sdRamData[2]~input_o\);

-- Location: IOIBUF_X25_Y0_N52
\sdRamData[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(3),
	o => \sdRamData[3]~input_o\);

-- Location: IOIBUF_X23_Y0_N92
\sdRamData[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(4),
	o => \sdRamData[4]~input_o\);

-- Location: IOIBUF_X22_Y0_N35
\sdRamData[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(5),
	o => \sdRamData[5]~input_o\);

-- Location: IOIBUF_X19_Y0_N35
\sdRamData[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(6),
	o => \sdRamData[6]~input_o\);

-- Location: IOIBUF_X19_Y0_N52
\sdRamData[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(7),
	o => \sdRamData[7]~input_o\);

-- Location: IOIBUF_X19_Y0_N1
\sdRamData[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(8),
	o => \sdRamData[8]~input_o\);

-- Location: IOIBUF_X23_Y0_N58
\sdRamData[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(9),
	o => \sdRamData[9]~input_o\);

-- Location: IOIBUF_X24_Y0_N18
\sdRamData[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(10),
	o => \sdRamData[10]~input_o\);

-- Location: IOIBUF_X25_Y0_N18
\sdRamData[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(11),
	o => \sdRamData[11]~input_o\);

-- Location: IOIBUF_X25_Y0_N1
\sdRamData[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(12),
	o => \sdRamData[12]~input_o\);

-- Location: IOIBUF_X24_Y0_N1
\sdRamData[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(13),
	o => \sdRamData[13]~input_o\);

-- Location: IOIBUF_X24_Y0_N52
\sdRamData[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(14),
	o => \sdRamData[14]~input_o\);

-- Location: IOIBUF_X24_Y0_N35
\sdRamData[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(15),
	o => \sdRamData[15]~input_o\);
END structure;


