INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/block_ram/block_ram.srcs/sources_1/new/user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'user_logic'
