# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/programCounterTestbench/test/programCounterTestbench/programCounterTestbench.mdo}
# Loading project programCounterTestbench
# Compile of programCounterTestench.v was successful.
# Compile of testSetup.v was successful.
# 2 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo3l programCounterTestbench 
# Start time: 22:10:01 on Oct 11,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Duncan  Hostname: EDAWIN  ProcessID: 17676
#           Attempting to use alternate WLF file "./wlftw8x0ia".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw8x0ia
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           5
# [T=1660]           5
# [T=1660] FAILED in programCounterTestbench: PC_A expected 0001001000111000 != actual 0001001000110100
# [T=1760]           5
# [T=2060]           5
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1100111100010100 != actual 1011110011011110
# [T=2160]           5
# [T=2460]           5
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 1011110011100000
# [T=2560]           5
# [T=2860]           5
# [T=2860] FAILED in programCounterTestbench: PC_A expected 0000001101101110 != actual 1011110011100010
# [T=2960]           5
# [T=3260]           5
# [T=3260] FAILED in programCounterTestbench: PC_A expected 0000001101110000 != actual 1011110011100100
# [T=3360]           5
# [T=3660]           5
# [T=3660] FAILED in programCounterTestbench: PC_A expected 0101100111101100 != actual 1011110011100110
# [T=3760]           5
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1660] FAILED in programCounterTestbench: PC_A expected 0001001000111000 != actual 0001001000110100
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1100111100010100 != actual 1011110011011110
# [T=2160]          10
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 1011110011100000
# [T=2560]          12
# [T=2860]          13
# [T=2860] FAILED in programCounterTestbench: PC_A expected 0000001101101110 != actual 1011110011100010
# [T=2960]          14
# [T=3260]          15
# [T=3260] FAILED in programCounterTestbench: PC_A expected 0000001101110000 != actual 1011110011100100
# [T=3360]          16
# [T=3660]          17
# [T=3660] FAILED in programCounterTestbench: PC_A expected 0101100111101100 != actual 1011110011100110
# [T=3760]          18
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1660] FAILED in programCounterTestbench: PC_A expected 0001001000111000 != actual 0001001000110100
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1100111100010100 != actual 1011110011011110
# [T=2160]          10
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 1011110011100000
# [T=2560]          12
# [T=2860]          13
# [T=2860] FAILED in programCounterTestbench: PC_A expected 0000001101101110 != actual 1011110011100010
# [T=2960]          14
# [T=3260]          15
# [T=3260] FAILED in programCounterTestbench: PC_A expected 0000001101110000 != actual 1011110011100100
# [T=3360]          16
# [T=3660]          17
# [T=3660] FAILED in programCounterTestbench: PC_A expected 0101100111101100 != actual 1011110011100110
# [T=3760]          18
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1100111100010100 != actual 1100111100010110
# [T=2160]          10
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 1100111100011000
# [T=2560]          12
# [T=2860]          13
# [T=2860] FAILED in programCounterTestbench: PC_A expected 0000001101101110 != actual 1100111100011010
# [T=2960]          14
# [T=3260]          15
# [T=3260] FAILED in programCounterTestbench: PC_A expected 0000001101110000 != actual 1100111100011100
# [T=3360]          16
# [T=3660]          17
# [T=3660] FAILED in programCounterTestbench: PC_A expected 0101100111101100 != actual 1100111100011110
# [T=3760]          18
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 0010010000010110
# [T=2160]          10
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 0010010000011000
# [T=2560]          12
# [T=2860]          13
# [T=2860] FAILED in programCounterTestbench: PC_A expected 0000001101101110 != actual 0010010000011010
# [T=2960]          14
# [T=3260]          15
# [T=3260] FAILED in programCounterTestbench: PC_A expected 0000001101110000 != actual 0010010000011100
# [T=3360]          16
# [T=3660]          17
# [T=3660] FAILED in programCounterTestbench: PC_A expected 0101100111101100 != actual 0010010000011110
# [T=3760]          18
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1360] FAILED in programCounterTestbench: ALUB_SRCX expected 010 != actual 011
# [T=1360] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=1660]           7
# [T=1660] FAILED in programCounterTestbench: PC_A expected 0001001000111000 != actual 1010101111010001
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 0110100010101111
# [T=2160]          10
# [T=2160] FAILED in programCounterTestbench: ALUB_SRCX expected 000 != actual 011
# [T=2160] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1100111100010110 != actual 0110100010110001
# [T=2560]          12
# [T=2560] FAILED in programCounterTestbench: ALUB_SRCX expected 000 != actual 011
# [T=2560] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=2860]          13
# [T=2860] FAILED in programCounterTestbench: PC_A expected 0000001101101110 != actual 0110100010110011
# [T=2960]          14
# [T=2960] FAILED in programCounterTestbench: ALUB_SRCX expected 000 != actual 011
# [T=2960] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=3260]          15
# [T=3260] FAILED in programCounterTestbench: PC_A expected 0000001101110000 != actual 0110100010110101
# [T=3360]          16
# [T=3360] FAILED in programCounterTestbench: ALUB_SRCX expected 000 != actual 011
# [T=3360] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=3660]          17
# [T=3660] FAILED in programCounterTestbench: PC_A expected 0101100111101100 != actual 0110100010110111
# [T=3760]          18
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1360] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=1660]           7
# [T=1660] FAILED in programCounterTestbench: PC_A expected 0000000000111000 != actual 1010101111010001
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1011110100010110 != actual 0110100010101111
# [T=2160]          10
# [T=2160] FAILED in programCounterTestbench: ALUB_SRCX expected 001 != actual 011
# [T=2160] FAILED in programCounterTestbench: REGB_ADDRX expected 00 != actual 01
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1011110100011000 != actual 0110100010110001
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1660] FAILED in programCounterTestbench: PC_A expected 0000000000111000 != actual 1010101111010001
# [T=1760]           8
# [T=2060]           9
# [T=2060] FAILED in programCounterTestbench: PC_A expected 1011110100010110 != actual 0110100010101111
# [T=2160]          10
# [T=2160] FAILED in programCounterTestbench: ALUB_SRCX expected 001 != actual 011
# [T=2460]          11
# [T=2460] FAILED in programCounterTestbench: PC_A expected 1011110100011000 != actual 0110100010110001
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1760]           8
# [T=2060]           9
# [T=2160]          10
# [T=2160] FAILED in programCounterTestbench: ALUB_SRCX expected 001 != actual 011
# [T=2460]          11
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1760]           8
# [T=2060]           9
# [T=2160]          10
# [T=2460]          11
# [T=2560]          10
# [T=2860]          11
# [T=2860] FAILED in programCounterTestbench: PC_A expected 1011110101110000 != actual 1011110100011010
# Compile of instructionPhaseDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounterTestench.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.programCounterTestbench
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.jumpGroupDecoder
# Loading work.interruptStateMachine
# Loading work.instructionPhaseDecoder
run 4us
# [T=460]           1
# [T=560]           2
# [T=860]           3
# [T=960]           4
# [T=1260]           5
# [T=1360]           6
# [T=1660]           7
# [T=1760]           8
# [T=2060]           9
# [T=2160]          10
# [T=2460]          11
# [T=2560]          10
# [T=2860]          11
# [T=2860] FAILED in programCounterTestbench: PC_A expected 1011110101110000 != actual 1011110100011010
