15:02:16 DEBUG : Logs will be stored at 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/IDE.log'.
15:02:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\temp_xsdb_launch_script.tcl
15:02:20 INFO  : Registering command handlers for Vitis TCF services
15:02:21 INFO  : Platform repository initialization has completed.
15:02:22 INFO  : XSCT server has started successfully.
15:02:32 INFO  : Successfully done setting XSCT server connection channel  
15:02:32 INFO  : plnx-install-location is set to ''
15:02:32 INFO  : Successfully done query RDI_DATADIR 
15:02:32 INFO  : Successfully done setting workspace for the tool. 
15:14:05 DEBUG : Logs will be stored at 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/IDE.log'.
15:14:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\temp_xsdb_launch_script.tcl
15:14:08 INFO  : Registering command handlers for Vitis TCF services
15:14:09 INFO  : XSCT server has started successfully.
15:14:09 INFO  : plnx-install-location is set to ''
15:14:09 INFO  : Successfully done setting XSCT server connection channel  
15:14:09 INFO  : Successfully done query RDI_DATADIR 
15:14:09 INFO  : Successfully done setting workspace for the tool. 
15:14:10 INFO  : Platform repository initialization has completed.
15:18:55 DEBUG : Logs will be stored at 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/IDE.log'.
15:18:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\temp_xsdb_launch_script.tcl
15:18:59 INFO  : XSCT server has started successfully.
15:18:59 INFO  : Successfully done setting XSCT server connection channel  
15:18:59 INFO  : plnx-install-location is set to ''
15:18:59 INFO  : Successfully done setting workspace for the tool. 
15:18:59 INFO  : Registering command handlers for Vitis TCF services
15:19:00 INFO  : Successfully done query RDI_DATADIR 
15:19:00 INFO  : Platform repository initialization has completed.
15:23:53 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:23:53 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:28:47 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:28:47 INFO  : Result from executing command 'getPlatforms': FL_Paillier_FPGA_Platform|C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/FL_Paillier_FPGA_Platform.xpfm;xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:35:42 INFO  : No changes in MSS file content so sources will not be generated.
15:37:06 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
15:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
15:37:26 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
15:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
15:37:55 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
15:43:32 INFO  : Result from executing command 'removePlatformRepo': 
15:44:05 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:44:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:44:06 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
15:50:16 INFO  : No changes in MSS file content so sources will not be generated.
15:55:14 INFO  : Result from executing command 'removePlatformRepo': 
15:55:47 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:55:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:55:48 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:03:21 INFO  : Result from executing command 'removePlatformRepo': 
16:04:38 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:04:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:04:39 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:08:57 INFO  : Result from executing command 'removePlatformRepo': 
16:09:29 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:09:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:09:30 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:09:30 INFO  : Updating application flags with new BSP settings...
16:09:30 INFO  : Successfully updated application flags for project FL_Paillier_FPGA_APP.
16:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:36 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:22:36 INFO  : 'jtag frequency' command is executed.
16:22:36 INFO  : Context for 'APU' is selected.
16:22:36 INFO  : System reset is completed.
16:22:39 INFO  : 'after 3000' command is executed.
16:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:22:41 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:22:41 INFO  : Context for 'APU' is selected.
16:22:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:41 INFO  : Context for 'APU' is selected.
16:22:41 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:22:42 INFO  : 'ps7_init' command is executed.
16:22:42 INFO  : 'ps7_post_config' command is executed.
16:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:42 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:42 INFO  : 'con' command is executed.
16:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:42 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\debugger_fl_paillier_fpga_app-default.tcl'
16:40:58 INFO  : Result from executing command 'removePlatformRepo': 
16:41:33 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:41:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:41:34 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:42:03 INFO  : Disconnected from the channel tcfchan#2.
16:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:04 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:42:04 INFO  : 'jtag frequency' command is executed.
16:42:04 INFO  : Context for 'APU' is selected.
16:42:04 INFO  : System reset is completed.
16:42:07 INFO  : 'after 3000' command is executed.
16:42:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:42:10 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:42:10 INFO  : Context for 'APU' is selected.
16:42:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:10 INFO  : Context for 'APU' is selected.
16:42:10 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:42:10 INFO  : 'ps7_init' command is executed.
16:42:10 INFO  : 'ps7_post_config' command is executed.
16:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:10 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:10 INFO  : 'con' command is executed.
16:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:10 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:47:40 INFO  : No changes in MSS file content so sources will not be generated.
16:48:33 INFO  : No changes in MSS file content so sources will not be generated.
16:51:24 INFO  : Result from executing command 'removePlatformRepo': 
16:52:01 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:52:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:52:02 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:52:16 INFO  : Disconnected from the channel tcfchan#15.
16:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:17 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:52:17 INFO  : 'jtag frequency' command is executed.
16:52:17 INFO  : Context for 'APU' is selected.
16:52:17 INFO  : System reset is completed.
16:52:20 INFO  : 'after 3000' command is executed.
16:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:52:22 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:52:22 INFO  : Context for 'APU' is selected.
16:52:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:22 INFO  : Context for 'APU' is selected.
16:52:22 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:52:22 INFO  : 'ps7_init' command is executed.
16:52:22 INFO  : 'ps7_post_config' command is executed.
16:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:22 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:23 INFO  : 'con' command is executed.
16:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:23 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:56:39 INFO  : Result from executing command 'removePlatformRepo': 
16:57:05 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:57:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:57:06 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:57:20 INFO  : Disconnected from the channel tcfchan#19.
16:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:21 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:57:21 INFO  : 'jtag frequency' command is executed.
16:57:21 INFO  : Context for 'APU' is selected.
16:57:21 INFO  : System reset is completed.
16:57:24 INFO  : 'after 3000' command is executed.
16:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:57:26 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:57:26 INFO  : Context for 'APU' is selected.
16:57:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:57:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:26 INFO  : Context for 'APU' is selected.
16:57:26 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:57:26 INFO  : 'ps7_init' command is executed.
16:57:26 INFO  : 'ps7_post_config' command is executed.
16:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:26 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:27 INFO  : 'con' command is executed.
16:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:27 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:58:42 INFO  : Result from executing command 'removePlatformRepo': 
16:58:59 ERROR : The platform 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/FL_Paillier_FPGA_Platform.xpfm' used by the system project 'FL_Paillier_FPGA_APP_system' is not valid.
16:59:31 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:59:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:59:32 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:59:49 INFO  : Disconnected from the channel tcfchan#23.
16:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:49 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:59:49 INFO  : 'jtag frequency' command is executed.
16:59:49 INFO  : Context for 'APU' is selected.
16:59:49 INFO  : System reset is completed.
16:59:52 INFO  : 'after 3000' command is executed.
16:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:59:54 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:59:54 INFO  : Context for 'APU' is selected.
16:59:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:54 INFO  : Context for 'APU' is selected.
16:59:54 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:59:55 INFO  : 'ps7_init' command is executed.
16:59:55 INFO  : 'ps7_post_config' command is executed.
16:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:55 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:55 INFO  : 'con' command is executed.
16:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:55 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:06:29 INFO  : Result from executing command 'removePlatformRepo': 
17:06:56 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:06:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:06:57 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:07:16 INFO  : Disconnected from the channel tcfchan#27.
17:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:17 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:07:17 INFO  : 'jtag frequency' command is executed.
17:07:17 INFO  : Context for 'APU' is selected.
17:07:17 INFO  : System reset is completed.
17:07:20 INFO  : 'after 3000' command is executed.
17:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:07:22 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:07:22 INFO  : Context for 'APU' is selected.
17:07:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:22 INFO  : Context for 'APU' is selected.
17:07:22 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:07:22 INFO  : 'ps7_init' command is executed.
17:07:23 INFO  : 'ps7_post_config' command is executed.
17:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:23 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:23 INFO  : 'con' command is executed.
17:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:23 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:10:03 INFO  : Result from executing command 'removePlatformRepo': 
17:11:14 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:11:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:11:15 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:12:19 INFO  : Result from executing command 'removePlatformRepo': 
17:13:18 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:13:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:13:19 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:17:05 INFO  : Disconnected from the channel tcfchan#31.
17:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:05 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:17:05 INFO  : 'jtag frequency' command is executed.
17:17:05 INFO  : Context for 'APU' is selected.
17:17:05 INFO  : System reset is completed.
17:17:08 INFO  : 'after 3000' command is executed.
17:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:17:10 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:17:11 INFO  : 'ps7_init' command is executed.
17:17:11 INFO  : 'ps7_post_config' command is executed.
17:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:12 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:12 INFO  : 'con' command is executed.
17:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:12 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:25:12 INFO  : Result from executing command 'removePlatformRepo': 
17:25:44 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:25:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:25:45 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:26:23 INFO  : Disconnected from the channel tcfchan#37.
17:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:23 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:26:23 INFO  : 'jtag frequency' command is executed.
17:26:23 INFO  : Context for 'APU' is selected.
17:26:23 INFO  : System reset is completed.
17:26:26 INFO  : 'after 3000' command is executed.
17:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:26:29 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:26:29 INFO  : Context for 'APU' is selected.
17:26:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:29 INFO  : Context for 'APU' is selected.
17:26:29 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:26:29 INFO  : 'ps7_init' command is executed.
17:26:29 INFO  : 'ps7_post_config' command is executed.
17:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:29 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:29 INFO  : 'con' command is executed.
17:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:29 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:01:33 INFO  : Result from executing command 'removePlatformRepo': 
18:02:07 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:02:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:02:10 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:05:01 INFO  : Result from executing command 'removePlatformRepo': 
18:05:37 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:05:37 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:05:39 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:05:55 INFO  : Disconnected from the channel tcfchan#41.
18:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:55 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:05:55 INFO  : 'jtag frequency' command is executed.
18:05:55 INFO  : Context for 'APU' is selected.
18:05:55 INFO  : System reset is completed.
18:05:58 INFO  : 'after 3000' command is executed.
18:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:06:01 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:06:01 INFO  : Context for 'APU' is selected.
18:06:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:01 INFO  : Context for 'APU' is selected.
18:06:01 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:06:01 INFO  : 'ps7_init' command is executed.
18:06:01 INFO  : 'ps7_post_config' command is executed.
18:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:01 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:02 INFO  : 'con' command is executed.
18:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:02 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:10:31 INFO  : Result from executing command 'removePlatformRepo': 
18:11:20 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:11:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:11:21 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:11:44 INFO  : Disconnected from the channel tcfchan#47.
18:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:44 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:11:44 INFO  : 'jtag frequency' command is executed.
18:11:44 INFO  : Context for 'APU' is selected.
18:11:44 INFO  : System reset is completed.
18:11:47 INFO  : 'after 3000' command is executed.
18:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:11:50 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:11:50 INFO  : Context for 'APU' is selected.
18:11:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:50 INFO  : Context for 'APU' is selected.
18:11:50 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:11:50 INFO  : 'ps7_init' command is executed.
18:11:50 INFO  : 'ps7_post_config' command is executed.
18:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:51 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:51 INFO  : 'con' command is executed.
18:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:51 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:17:50 INFO  : Result from executing command 'removePlatformRepo': 
18:18:36 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:18:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:18:37 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:21:30 INFO  : Result from executing command 'removePlatformRepo': 
18:22:08 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:22:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:22:09 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:23:19 INFO  : Result from executing command 'removePlatformRepo': 
18:24:03 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:24:03 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:24:04 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:24:22 INFO  : Disconnected from the channel tcfchan#51.
18:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:23 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:24:23 INFO  : 'jtag frequency' command is executed.
18:24:23 INFO  : Context for 'APU' is selected.
18:24:23 INFO  : System reset is completed.
18:24:26 INFO  : 'after 3000' command is executed.
18:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:24:28 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:24:28 INFO  : Context for 'APU' is selected.
18:24:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:28 INFO  : Context for 'APU' is selected.
18:24:28 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:24:29 INFO  : 'ps7_init' command is executed.
18:24:29 INFO  : 'ps7_post_config' command is executed.
18:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:29 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:29 INFO  : 'con' command is executed.
18:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:29 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:26:00 INFO  : Result from executing command 'removePlatformRepo': 
18:26:37 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:26:37 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:26:38 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:27:16 INFO  : Disconnected from the channel tcfchan#59.
18:27:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:16 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:27:16 INFO  : 'jtag frequency' command is executed.
18:27:16 INFO  : Context for 'APU' is selected.
18:27:17 INFO  : System reset is completed.
18:27:20 INFO  : 'after 3000' command is executed.
18:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:27:22 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:27:22 INFO  : Context for 'APU' is selected.
18:27:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:27:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:22 INFO  : Context for 'APU' is selected.
18:27:22 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:27:23 INFO  : 'ps7_init' command is executed.
18:27:23 INFO  : 'ps7_post_config' command is executed.
18:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:23 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:23 INFO  : 'con' command is executed.
18:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:23 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:32:04 INFO  : Disconnected from the channel tcfchan#63.
18:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:04 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:32:04 INFO  : 'jtag frequency' command is executed.
18:32:04 INFO  : Context for 'APU' is selected.
18:32:04 INFO  : System reset is completed.
18:32:07 INFO  : 'after 3000' command is executed.
18:32:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:32:10 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:32:10 INFO  : Context for 'APU' is selected.
18:32:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:10 INFO  : Context for 'APU' is selected.
18:32:10 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:32:11 INFO  : 'ps7_init' command is executed.
18:32:11 INFO  : 'ps7_post_config' command is executed.
18:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:11 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:12 INFO  : 'con' command is executed.
18:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:12 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:37:43 INFO  : Result from executing command 'removePlatformRepo': 
18:38:17 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:38:17 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:38:18 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:38:32 INFO  : Disconnected from the channel tcfchan#64.
18:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:33 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:38:33 INFO  : 'jtag frequency' command is executed.
18:38:33 INFO  : Context for 'APU' is selected.
18:38:33 INFO  : System reset is completed.
18:38:36 INFO  : 'after 3000' command is executed.
18:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:38:38 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:38:38 INFO  : Context for 'APU' is selected.
18:38:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:38:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:38 INFO  : Context for 'APU' is selected.
18:38:38 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:38:39 INFO  : 'ps7_init' command is executed.
18:38:39 INFO  : 'ps7_post_config' command is executed.
18:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:39 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:39 INFO  : 'con' command is executed.
18:38:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:39 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:42:00 INFO  : Result from executing command 'removePlatformRepo': 
18:42:38 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:42:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:42:39 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:42:57 INFO  : Disconnected from the channel tcfchan#68.
18:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:57 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:42:57 INFO  : 'jtag frequency' command is executed.
18:42:57 INFO  : Context for 'APU' is selected.
18:42:57 INFO  : System reset is completed.
18:43:00 INFO  : 'after 3000' command is executed.
18:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:43:02 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:43:03 INFO  : 'ps7_init' command is executed.
18:43:03 INFO  : 'ps7_post_config' command is executed.
18:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:03 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:03 INFO  : 'con' command is executed.
18:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:03 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:47:39 INFO  : Result from executing command 'removePlatformRepo': 
18:48:13 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:48:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:48:15 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:48:33 INFO  : Disconnected from the channel tcfchan#72.
18:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:33 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:48:33 INFO  : 'jtag frequency' command is executed.
18:48:34 INFO  : Context for 'APU' is selected.
18:48:34 INFO  : System reset is completed.
18:48:37 INFO  : 'after 3000' command is executed.
18:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:48:39 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:48:39 INFO  : Context for 'APU' is selected.
18:48:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:48:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:39 INFO  : Context for 'APU' is selected.
18:48:39 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:48:40 INFO  : 'ps7_init' command is executed.
18:48:40 INFO  : 'ps7_post_config' command is executed.
18:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:40 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:40 INFO  : 'con' command is executed.
18:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:40 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
18:57:46 INFO  : Result from executing command 'removePlatformRepo': 
18:58:24 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:58:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:58:25 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
18:58:42 INFO  : Disconnected from the channel tcfchan#76.
18:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:43 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
18:58:43 INFO  : 'jtag frequency' command is executed.
18:58:43 INFO  : Context for 'APU' is selected.
18:58:43 INFO  : System reset is completed.
18:58:46 INFO  : 'after 3000' command is executed.
18:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
18:58:48 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
18:58:48 INFO  : Context for 'APU' is selected.
18:58:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
18:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:48 INFO  : Context for 'APU' is selected.
18:58:48 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
18:58:49 INFO  : 'ps7_init' command is executed.
18:58:49 INFO  : 'ps7_post_config' command is executed.
18:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:49 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:49 INFO  : 'con' command is executed.
18:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:49 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
20:02:18 INFO  : Result from executing command 'removePlatformRepo': 
20:02:59 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
20:02:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:03:00 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:03:18 INFO  : Disconnected from the channel tcfchan#80.
20:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:18 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
20:03:18 INFO  : 'jtag frequency' command is executed.
20:03:18 INFO  : Context for 'APU' is selected.
20:03:18 INFO  : System reset is completed.
20:03:21 INFO  : 'after 3000' command is executed.
20:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
20:03:24 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
20:03:24 INFO  : Context for 'APU' is selected.
20:03:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
20:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:24 INFO  : Context for 'APU' is selected.
20:03:24 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
20:03:24 INFO  : 'ps7_init' command is executed.
20:03:24 INFO  : 'ps7_post_config' command is executed.
20:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:24 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:24 INFO  : 'con' command is executed.
20:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:24 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
13:35:04 INFO  : Disconnected from the channel tcfchan#84.
13:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:13 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
13:35:13 INFO  : 'jtag frequency' command is executed.
13:35:13 INFO  : Context for 'APU' is selected.
13:35:13 INFO  : System reset is completed.
13:35:16 INFO  : 'after 3000' command is executed.
13:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
13:35:18 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
13:35:18 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
13:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:18 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
13:35:19 INFO  : 'ps7_init' command is executed.
13:35:19 INFO  : 'ps7_post_config' command is executed.
13:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:19 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:19 INFO  : 'con' command is executed.
13:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:19 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
13:55:38 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:08:44 INFO  : Result from executing command 'removePlatformRepo': 
14:09:52 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:09:52 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:09:53 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:10:54 INFO  : Disconnected from the channel tcfchan#85.
14:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:57 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
14:10:57 INFO  : 'jtag frequency' command is executed.
14:10:57 INFO  : Context for 'APU' is selected.
14:10:57 INFO  : System reset is completed.
14:11:00 INFO  : 'after 3000' command is executed.
14:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
14:11:03 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
14:11:03 INFO  : Context for 'APU' is selected.
14:11:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
14:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:03 INFO  : Context for 'APU' is selected.
14:11:03 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
14:11:03 INFO  : 'ps7_init' command is executed.
14:11:03 INFO  : 'ps7_post_config' command is executed.
14:11:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:11:03 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
14:13:38 INFO  : No changes in MSS file content so sources will not be generated.
14:16:57 INFO  : Result from executing command 'removePlatformRepo': 
14:17:27 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:17:27 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:17:28 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:17:43 INFO  : Disconnected from the channel tcfchan#89.
14:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:44 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
14:17:44 INFO  : 'jtag frequency' command is executed.
14:17:44 INFO  : Context for 'APU' is selected.
14:17:44 INFO  : System reset is completed.
14:17:47 INFO  : 'after 3000' command is executed.
14:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
14:17:49 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
14:17:49 INFO  : Context for 'APU' is selected.
14:17:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
14:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:49 INFO  : Context for 'APU' is selected.
14:17:49 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
14:17:50 INFO  : 'ps7_init' command is executed.
14:17:50 INFO  : 'ps7_post_config' command is executed.
14:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:50 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:50 INFO  : 'con' command is executed.
14:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:50 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
14:21:11 INFO  : Result from executing command 'removePlatformRepo': 
14:21:42 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:21:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:21:45 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:23:41 INFO  : Result from executing command 'removePlatformRepo': 
14:24:31 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:24:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:24:32 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:24:48 INFO  : Disconnected from the channel tcfchan#93.
14:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:49 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
14:24:49 INFO  : 'jtag frequency' command is executed.
14:24:49 INFO  : Context for 'APU' is selected.
14:24:49 INFO  : System reset is completed.
14:24:52 INFO  : 'after 3000' command is executed.
14:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
14:24:54 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
14:24:54 INFO  : Context for 'APU' is selected.
14:24:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
14:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:54 INFO  : Context for 'APU' is selected.
14:24:54 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
14:24:55 INFO  : 'ps7_init' command is executed.
14:24:55 INFO  : 'ps7_post_config' command is executed.
14:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:55 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:55 INFO  : 'con' command is executed.
14:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:55 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
14:27:00 INFO  : Result from executing command 'removePlatformRepo': 
14:27:33 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:27:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:27:36 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:27:51 INFO  : Disconnected from the channel tcfchan#100.
14:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:28:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:29:12 INFO  : Result from executing command 'removePlatformRepo': 
14:30:08 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:30:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:30:11 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:34 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
14:30:34 INFO  : 'jtag frequency' command is executed.
14:30:34 INFO  : Context for 'APU' is selected.
14:30:34 INFO  : System reset is completed.
14:30:37 INFO  : 'after 3000' command is executed.
14:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
14:30:40 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
14:30:40 INFO  : Context for 'APU' is selected.
14:30:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
14:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:40 INFO  : Context for 'APU' is selected.
14:30:40 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
14:30:40 INFO  : 'ps7_init' command is executed.
14:30:40 INFO  : 'ps7_post_config' command is executed.
14:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:41 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:41 INFO  : 'con' command is executed.
14:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:41 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
14:31:21 INFO  : Result from executing command 'removePlatformRepo': 
14:33:06 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
14:33:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:33:07 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
14:33:33 INFO  : No changes in MSS file content so sources will not be generated.
14:33:41 INFO  : Disconnected from the channel tcfchan#104.
14:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:41 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
14:33:41 INFO  : 'jtag frequency' command is executed.
14:33:41 INFO  : Context for 'APU' is selected.
14:33:41 INFO  : System reset is completed.
14:33:45 INFO  : 'after 3000' command is executed.
14:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
14:33:47 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
14:33:47 INFO  : Context for 'APU' is selected.
14:33:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
14:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:47 INFO  : Context for 'APU' is selected.
14:33:47 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
14:33:48 INFO  : 'ps7_init' command is executed.
14:33:48 INFO  : 'ps7_post_config' command is executed.
14:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:48 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:48 INFO  : 'con' command is executed.
14:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:48 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
15:30:21 INFO  : Result from executing command 'removePlatformRepo': 
15:31:03 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:31:03 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:31:04 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
15:31:25 INFO  : Disconnected from the channel tcfchan#111.
15:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:25 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
15:31:25 INFO  : 'jtag frequency' command is executed.
15:31:25 INFO  : Context for 'APU' is selected.
15:31:25 INFO  : System reset is completed.
15:31:28 INFO  : 'after 3000' command is executed.
15:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
15:31:30 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
15:31:31 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
15:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:31 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
15:31:31 INFO  : 'ps7_init' command is executed.
15:31:31 INFO  : 'ps7_post_config' command is executed.
15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:31 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:32 INFO  : 'con' command is executed.
15:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:32 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
15:39:42 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/BOOT.bin
15:39:42 INFO  : Creating new bif file C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\output.bif
15:39:43 INFO  : Bootgen command execution is done.
15:39:59 INFO  : Result from executing command 'removePlatformRepo': 
15:41:48 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:41:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:41:49 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
15:42:16 INFO  : Disconnected from the channel tcfchan#115.
15:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:16 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
15:42:16 INFO  : 'jtag frequency' command is executed.
15:42:16 INFO  : Context for 'APU' is selected.
15:42:16 INFO  : System reset is completed.
15:42:19 INFO  : 'after 3000' command is executed.
15:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
15:42:21 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
15:42:21 INFO  : Context for 'APU' is selected.
15:42:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
15:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:22 INFO  : Context for 'APU' is selected.
15:42:22 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
15:42:22 INFO  : 'ps7_init' command is executed.
15:42:22 INFO  : 'ps7_post_config' command is executed.
15:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:22 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:22 INFO  : 'con' command is executed.
15:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:22 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
15:45:59 INFO  : Result from executing command 'removePlatformRepo': 
15:46:27 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:46:27 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:46:28 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
15:46:43 INFO  : Disconnected from the channel tcfchan#119.
15:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:44 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
15:46:44 INFO  : 'jtag frequency' command is executed.
15:46:44 INFO  : Context for 'APU' is selected.
15:46:44 INFO  : System reset is completed.
15:46:47 INFO  : 'after 3000' command is executed.
15:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
15:46:49 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
15:46:49 INFO  : Context for 'APU' is selected.
15:46:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
15:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:49 INFO  : Context for 'APU' is selected.
15:46:49 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
15:46:50 INFO  : 'ps7_init' command is executed.
15:46:50 INFO  : 'ps7_post_config' command is executed.
15:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:50 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:50 INFO  : 'con' command is executed.
15:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:50 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
15:47:49 INFO  : Result from executing command 'removePlatformRepo': 
15:48:18 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
15:48:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:48:19 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
15:48:33 INFO  : Disconnected from the channel tcfchan#123.
15:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:33 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
15:48:33 INFO  : 'jtag frequency' command is executed.
15:48:33 INFO  : Context for 'APU' is selected.
15:48:33 INFO  : System reset is completed.
15:48:36 INFO  : 'after 3000' command is executed.
15:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
15:48:39 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
15:48:39 INFO  : Context for 'APU' is selected.
15:48:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
15:48:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:39 INFO  : Context for 'APU' is selected.
15:48:39 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
15:48:39 INFO  : 'ps7_init' command is executed.
15:48:39 INFO  : 'ps7_post_config' command is executed.
15:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:39 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:40 INFO  : 'con' command is executed.
15:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:40 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:05:11 INFO  : Result from executing command 'removePlatformRepo': 
16:05:45 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:05:45 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:05:46 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:06:01 INFO  : Disconnected from the channel tcfchan#127.
16:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:01 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:06:01 INFO  : 'jtag frequency' command is executed.
16:06:01 INFO  : Context for 'APU' is selected.
16:06:01 INFO  : System reset is completed.
16:06:04 INFO  : 'after 3000' command is executed.
16:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:06:07 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:06:07 INFO  : Context for 'APU' is selected.
16:06:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:07 INFO  : Context for 'APU' is selected.
16:06:07 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:06:07 INFO  : 'ps7_init' command is executed.
16:06:07 INFO  : 'ps7_post_config' command is executed.
16:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:08 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:08 INFO  : 'con' command is executed.
16:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:08 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:10:23 INFO  : Result from executing command 'removePlatformRepo': 
16:10:54 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:10:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:10:55 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:11:15 INFO  : Disconnected from the channel tcfchan#131.
16:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:15 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:11:15 INFO  : 'jtag frequency' command is executed.
16:11:15 INFO  : Context for 'APU' is selected.
16:11:15 INFO  : System reset is completed.
16:11:18 INFO  : 'after 3000' command is executed.
16:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:11:21 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:11:21 INFO  : Context for 'APU' is selected.
16:11:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:21 INFO  : Context for 'APU' is selected.
16:11:21 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:11:21 INFO  : 'ps7_init' command is executed.
16:11:21 INFO  : 'ps7_post_config' command is executed.
16:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:21 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:21 INFO  : 'con' command is executed.
16:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:21 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:22:37 INFO  : Result from executing command 'removePlatformRepo': 
16:23:08 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:23:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:23:09 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:31:01 INFO  : Result from executing command 'removePlatformRepo': 
16:31:45 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:31:45 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:31:48 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:32:28 INFO  : Disconnected from the channel tcfchan#135.
16:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:28 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
16:32:28 INFO  : 'jtag frequency' command is executed.
16:32:28 INFO  : Context for 'APU' is selected.
16:32:28 INFO  : System reset is completed.
16:32:31 INFO  : 'after 3000' command is executed.
16:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
16:32:34 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
16:32:34 INFO  : Context for 'APU' is selected.
16:32:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
16:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:34 INFO  : Context for 'APU' is selected.
16:32:34 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
16:32:34 INFO  : 'ps7_init' command is executed.
16:32:34 INFO  : 'ps7_post_config' command is executed.
16:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:34 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:34 INFO  : 'con' command is executed.
16:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:34 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
16:43:19 INFO  : Result from executing command 'removePlatformRepo': 
16:44:09 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:44:09 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:44:10 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:45:27 INFO  : Result from executing command 'removePlatformRepo': 
16:50:25 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:50:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:50:26 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:57:09 INFO  : Result from executing command 'removePlatformRepo': 
16:57:54 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:57:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:57:56 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
16:58:33 INFO  : Result from executing command 'removePlatformRepo': 
16:59:12 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
16:59:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:59:15 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:00:25 INFO  : Result from executing command 'removePlatformRepo': 
17:01:03 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:01:03 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:01:04 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:08:38 INFO  : Result from executing command 'removePlatformRepo': 
17:09:17 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:09:17 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:09:18 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:09:36 INFO  : Disconnected from the channel tcfchan#141.
17:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:36 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:09:36 INFO  : 'jtag frequency' command is executed.
17:09:36 INFO  : Context for 'APU' is selected.
17:09:36 INFO  : System reset is completed.
17:09:39 INFO  : 'after 3000' command is executed.
17:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:09:41 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:09:41 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:41 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:09:42 INFO  : 'ps7_init' command is executed.
17:09:42 INFO  : 'ps7_post_config' command is executed.
17:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:42 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:42 INFO  : 'con' command is executed.
17:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:42 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:09:55 INFO  : Disconnected from the channel tcfchan#155.
17:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:55 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:09:55 INFO  : 'jtag frequency' command is executed.
17:09:55 INFO  : Context for 'APU' is selected.
17:09:55 INFO  : System reset is completed.
17:09:58 INFO  : 'after 3000' command is executed.
17:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:10:01 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:10:01 INFO  : Context for 'APU' is selected.
17:10:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:01 INFO  : Context for 'APU' is selected.
17:10:01 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:10:01 INFO  : 'ps7_init' command is executed.
17:10:01 INFO  : 'ps7_post_config' command is executed.
17:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:02 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:02 INFO  : 'con' command is executed.
17:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:02 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:11:06 INFO  : Result from executing command 'removePlatformRepo': 
17:11:42 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:11:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:11:44 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:12:17 INFO  : Disconnected from the channel tcfchan#156.
17:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:17 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:12:17 INFO  : 'jtag frequency' command is executed.
17:12:17 INFO  : Context for 'APU' is selected.
17:12:17 INFO  : System reset is completed.
17:12:20 INFO  : 'after 3000' command is executed.
17:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:12:22 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:12:22 INFO  : Context for 'APU' is selected.
17:12:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:22 INFO  : Context for 'APU' is selected.
17:12:22 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:12:23 INFO  : 'ps7_init' command is executed.
17:12:23 INFO  : 'ps7_post_config' command is executed.
17:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:23 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:23 INFO  : 'con' command is executed.
17:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:23 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:48:39 INFO  : Result from executing command 'removePlatformRepo': 
17:49:08 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:49:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:49:10 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:49:25 INFO  : Disconnected from the channel tcfchan#160.
17:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:25 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:49:25 INFO  : 'jtag frequency' command is executed.
17:49:25 INFO  : Context for 'APU' is selected.
17:49:25 INFO  : System reset is completed.
17:49:28 INFO  : 'after 3000' command is executed.
17:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:49:30 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:49:31 INFO  : Context for 'APU' is selected.
17:49:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:31 INFO  : Context for 'APU' is selected.
17:49:31 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:49:31 INFO  : 'ps7_init' command is executed.
17:49:31 INFO  : 'ps7_post_config' command is executed.
17:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:31 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:31 INFO  : 'con' command is executed.
17:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:31 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:50:54 INFO  : Disconnected from the channel tcfchan#164.
17:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:54 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
17:50:54 INFO  : 'jtag frequency' command is executed.
17:50:54 INFO  : Context for 'APU' is selected.
17:50:54 INFO  : System reset is completed.
17:50:57 INFO  : 'after 3000' command is executed.
17:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
17:50:59 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
17:50:59 INFO  : Context for 'APU' is selected.
17:50:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
17:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:59 INFO  : Context for 'APU' is selected.
17:50:59 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
17:51:00 INFO  : 'ps7_init' command is executed.
17:51:00 INFO  : 'ps7_post_config' command is executed.
17:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:00 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:00 INFO  : 'con' command is executed.
17:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:00 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
17:54:07 INFO  : Result from executing command 'removePlatformRepo': 
17:54:36 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
17:54:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:54:37 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
17:57:52 INFO  : Result from executing command 'removePlatformRepo': 
18:03:44 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
18:03:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:03:46 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:21:58 INFO  : Result from executing command 'removePlatformRepo': 
20:26:06 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
20:26:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:26:08 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:30:24 INFO  : Disconnected from the channel tcfchan#165.
20:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:30:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:32:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:32:35 INFO  : Result from executing command 'removePlatformRepo': 
20:33:06 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
20:33:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:33:07 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:34:10 INFO  : Result from executing command 'removePlatformRepo': 
20:34:39 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
20:34:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:34:40 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:35:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:35:54 INFO  : Result from executing command 'removePlatformRepo': 
20:36:15 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
20:36:15 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:36:16 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:36:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:39:31 INFO  : Result from executing command 'removePlatformRepo': 
20:40:23 INFO  : Result from executing command 'getProjects': FL_Paillier_FPGA_Platform
20:40:23 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:40:26 INFO  : Checking for BSP changes to sync application flags for project 'FL_Paillier_FPGA_APP'...
20:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:29 INFO  : Jtag cable 'Digilent Zed 210248A27634' is selected.
20:43:29 INFO  : 'jtag frequency' command is executed.
20:43:29 INFO  : Context for 'APU' is selected.
20:43:29 INFO  : System reset is completed.
20:43:32 INFO  : 'after 3000' command is executed.
20:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}' command is executed.
20:43:34 INFO  : Device configured successfully with "C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit"
20:43:34 INFO  : Context for 'APU' is selected.
20:43:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa'.
20:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:34 INFO  : Context for 'APU' is selected.
20:43:34 INFO  : Sourcing of 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl' is done.
20:43:35 INFO  : 'ps7_init' command is executed.
20:43:35 INFO  : 'ps7_post_config' command is executed.
20:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:35 INFO  : The application 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A27634" && level==0 && jtag_device_ctx=="jsn-Zed-210248A27634-23727093-0"}
fpga -file C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_Platform/export/FL_Paillier_FPGA_Platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/FL_Paillier_FPGA_APP/Debug/FL_Paillier_FPGA_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:35 INFO  : 'con' command is executed.
20:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:43:35 INFO  : Launch script is exported to file 'C:\Users\Administrator\VivadoProjects\Fl-pailler_fpga2\FL_Paillier_FPGA_APP_system\_ide\scripts\systemdebugger_fl_paillier_fpga_app_system_standalone.tcl'
03:07:13 INFO  : Disconnected from the channel tcfchan#174.
