Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sun Mar 13 22:23:11 2016
| Host         : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file Basys3_Abacus_Top_clock_utilization_placed.rpt
| Design       : Basys3_Abacus_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------+---------------+--------------+-------+---------------+-----------+
|       |                          |               |   Num Loads  |       |               |           |
+-------+--------------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | msg_array_reg[23]_i_2__0 | clk_3_1       |   34 |    24 |    no |         1.711 |     0.147 |
|     2 | msg_array_reg[23]_i_2__1 | clk_3_2       |   34 |    23 |    no |         1.712 |     0.147 |
|     3 | msg_array_reg[23]_i_2    | clk_3         |   44 |    42 |    no |         1.720 |     0.155 |
|     4 | clk_IBUF_BUFG_inst       | clk_IBUF_BUFG |  170 |    53 |    no |         1.710 |     0.147 |
+-------+--------------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------+------------------------------------+--------------+-------+---------------+-----------+
|       |                                |                                    |   Num Loads  |       |               |           |
+-------+--------------------------------+------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                  | Net Name                           | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------+------------------------------------+------+-------+-------+---------------+-----------+
|     1 | u4/msg_array_reg[0]_LDC_i_1__1 | u4/n_0_msg_array_reg[0]_LDC_i_1__1 |    2 |     2 |    no |         0.732 |     0.061 |
|     2 | u4/msg_array_reg[10]_LDC_i_1   | u4/n_0_msg_array_reg[10]_LDC_i_1   |    2 |     2 |    no |         0.784 |     0.061 |
|     3 | u4/msg_array_reg[11]_LDC_i_1   | u4/n_0_msg_array_reg[11]_LDC_i_1   |    2 |     2 |    no |         0.706 |     0.110 |
|     4 | u4/msg_array_reg[12]_LDC_i_1   | u4/n_0_msg_array_reg[12]_LDC_i_1   |    2 |     2 |    no |         0.784 |     0.106 |
|     5 | u4/msg_array_reg[13]_LDC_i_1   | u4/n_0_msg_array_reg[13]_LDC_i_1   |    2 |     2 |    no |         0.897 |     0.361 |
|     6 | u4/msg_array_reg[14]_LDC_i_1   | u4/n_0_msg_array_reg[14]_LDC_i_1   |    2 |     2 |    no |         0.706 |     0.110 |
|     7 | u4/msg_array_reg[15]_LDC_i_1   | u4/n_0_msg_array_reg[15]_LDC_i_1   |    2 |     2 |    no |         0.571 |     0.164 |
|     8 | u4/msg_array_reg[16]_LDC_i_1   | u4/n_0_msg_array_reg[16]_LDC_i_1   |    2 |     2 |    no |         0.645 |     0.245 |
|     9 | u4/msg_array_reg[17]_LDC_i_1   | u4/n_0_msg_array_reg[17]_LDC_i_1   |    2 |     2 |    no |         0.784 |     0.117 |
|    10 | u4/msg_array_reg[18]_LDC_i_1   | u4/n_0_msg_array_reg[18]_LDC_i_1   |    2 |     2 |    no |         0.653 |     0.111 |
|    11 | u4/msg_array_reg[19]_LDC_i_1   | u4/n_0_msg_array_reg[19]_LDC_i_1   |    2 |     2 |    no |         0.702 |     0.073 |
|    12 | u4/msg_array_reg[1]_LDC_i_1    | u4/n_0_msg_array_reg[1]_LDC_i_1    |    2 |     2 |    no |         0.721 |     0.181 |
|    13 | u4/msg_array_reg[2]_LDC_i_1    | u4/n_0_msg_array_reg[2]_LDC_i_1    |    2 |     2 |    no |         0.778 |     0.063 |
|    14 | u4/msg_array_reg[3]_LDC_i_1    | u4/n_0_msg_array_reg[3]_LDC_i_1    |    2 |     2 |    no |         0.729 |     0.178 |
|    15 | u4/msg_array_reg[4]_LDC_i_1    | u4/n_0_msg_array_reg[4]_LDC_i_1    |    2 |     2 |    no |         0.833 |     0.289 |
|    16 | u4/msg_array_reg[5]_LDC_i_1    | u4/n_0_msg_array_reg[5]_LDC_i_1    |    2 |     2 |    no |         0.730 |     0.135 |
|    17 | u4/msg_array_reg[6]_LDC_i_1    | u4/n_0_msg_array_reg[6]_LDC_i_1    |    2 |     2 |    no |         0.854 |     0.149 |
|    18 | u4/msg_array_reg[7]_LDC_i_1    | u4/n_0_msg_array_reg[7]_LDC_i_1    |    2 |     2 |    no |         0.777 |     0.247 |
|    19 | u4/msg_array_reg[8]_LDC_i_1    | u4/n_0_msg_array_reg[8]_LDC_i_1    |    2 |     2 |    no |         0.593 |     0.057 |
|    20 | u4/msg_array_reg[9]_LDC_i_1    | u4/n_0_msg_array_reg[9]_LDC_i_1    |    2 |     2 |    no |         0.623 |     0.209 |
|    21 | u5/msg_array_reg[0]_LDC_i_1__0 | u5/n_0_msg_array_reg[0]_LDC_i_1__0 |    2 |     2 |    no |         0.752 |     0.203 |
|    22 | u5/msg_array_reg[1]_LDC_i_1__0 | u5/n_0_msg_array_reg[1]_LDC_i_1__0 |    2 |     2 |    no |         0.794 |     0.063 |
|    23 | u5/msg_array_reg[2]_LDC_i_1__0 | u5/n_0_msg_array_reg[2]_LDC_i_1__0 |    2 |     2 |    no |         0.799 |     0.074 |
|    24 | u5/msg_array_reg[3]_LDC_i_1__0 | u5/n_0_msg_array_reg[3]_LDC_i_1__0 |    2 |     2 |    no |         0.623 |     0.080 |
|    25 | u5/msg_array_reg[4]_LDC_i_1__0 | u5/n_0_msg_array_reg[4]_LDC_i_1__0 |    2 |     2 |    no |         0.769 |     0.217 |
|    26 | u5/msg_array_reg[5]_LDC_i_1__0 | u5/n_0_msg_array_reg[5]_LDC_i_1__0 |    2 |     2 |    no |         0.726 |     0.064 |
|    27 | u5/msg_array_reg[6]_LDC_i_1__0 | u5/n_0_msg_array_reg[6]_LDC_i_1__0 |    2 |     2 |    no |         0.784 |     0.106 |
|    28 | u5/msg_array_reg[7]_LDC_i_1__0 | u5/n_0_msg_array_reg[7]_LDC_i_1__0 |    2 |     2 |    no |         0.789 |     0.104 |
|    29 | u5/msg_array_reg[8]_LDC_i_1__0 | u5/n_0_msg_array_reg[8]_LDC_i_1__0 |    2 |     2 |    no |         0.832 |     0.122 |
|    30 | u5/msg_array_reg[9]_LDC_i_1__0 | u5/n_0_msg_array_reg[9]_LDC_i_1__0 |    2 |     2 |    no |         0.771 |     0.184 |
|    31 | u6/msg_array_reg[0]_LDC_i_1    | u6/n_0_msg_array_reg[0]_LDC_i_1    |    2 |     2 |    no |         0.644 |     0.062 |
|    32 | u6/msg_array_reg[1]_LDC_i_1__1 | u6/n_0_msg_array_reg[1]_LDC_i_1__1 |    2 |     2 |    no |         0.794 |     0.117 |
|    33 | u6/msg_array_reg[2]_LDC_i_1__1 | u6/n_0_msg_array_reg[2]_LDC_i_1__1 |    2 |     2 |    no |         0.575 |     0.112 |
|    34 | u6/msg_array_reg[3]_LDC_i_1__1 | u6/n_0_msg_array_reg[3]_LDC_i_1__1 |    2 |     2 |    no |         0.772 |     0.230 |
|    35 | u6/msg_array_reg[4]_LDC_i_1__1 | u6/n_0_msg_array_reg[4]_LDC_i_1__1 |    2 |     2 |    no |         0.780 |     0.071 |
|    36 | u6/msg_array_reg[5]_LDC_i_1__1 | u6/n_0_msg_array_reg[5]_LDC_i_1__1 |    2 |     2 |    no |         0.702 |     0.159 |
|    37 | u6/msg_array_reg[6]_LDC_i_1__1 | u6/n_0_msg_array_reg[6]_LDC_i_1__1 |    2 |     2 |    no |         0.716 |     0.121 |
|    38 | u6/msg_array_reg[7]_LDC_i_1__1 | u6/n_0_msg_array_reg[7]_LDC_i_1__1 |    2 |     2 |    no |         0.852 |     0.395 |
|    39 | u6/msg_array_reg[8]_LDC_i_1__1 | u6/n_0_msg_array_reg[8]_LDC_i_1__1 |    2 |     2 |    no |         0.790 |     0.101 |
|    40 | u6/msg_array_reg[9]_LDC_i_1__1 | u6/n_0_msg_array_reg[9]_LDC_i_1__1 |    2 |     2 |    no |         0.726 |     0.162 |
|    41 | B1_reg[7]_i_1                  | n_0_B1_reg[7]_i_1                  |    8 |     4 |    no |         1.001 |     0.167 |
|    42 | B2_reg[7]_i_1                  | n_0_B2_reg[7]_i_1                  |    8 |     2 |    no |         0.796 |     0.122 |
|    43 | B_reg[15]_i_2                  | n_0_B_reg[15]_i_2                  |   16 |     6 |    no |         0.648 |     0.104 |
+-------+--------------------------------+------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   66 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  288 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  50 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  34 |     0 |        0 | clk_3_1        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  34 |     0 |        0 | clk_3_2        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  44 |     0 |        0 | clk_3          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 120 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells msg_array_reg[23]_i_2]
set_property LOC BUFGCTRL_X0Y2 [get_cells msg_array_reg[23]_i_2__0]
set_property LOC BUFGCTRL_X0Y3 [get_cells msg_array_reg[23]_i_2__1]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "clk_3" driven by instance "msg_array_reg[23]_i_2" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_clk_3
add_cells_to_pblock [get_pblocks  CLKAG_clk_3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_3"}]]]
resize_pblock [get_pblocks CLKAG_clk_3] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_3_1" driven by instance "msg_array_reg[23]_i_2__0" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_clk_3_1
add_cells_to_pblock [get_pblocks  CLKAG_clk_3_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_3_1"}]]]
resize_pblock [get_pblocks CLKAG_clk_3_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_3_2" driven by instance "msg_array_reg[23]_i_2__1" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_clk_3_2
add_cells_to_pblock [get_pblocks  CLKAG_clk_3_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_3_2"}]]]
resize_pblock [get_pblocks CLKAG_clk_3_2] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_B1_reg[7]_i_1" driven by instance "B1_reg[7]_i_1" located at site "SLICE_X34Y24"
#startgroup
create_pblock CLKAG_n_0_B1_reg[7]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_B1_reg[7]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_B1_reg[7]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_B1_reg[7]_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_B2_reg[7]_i_1" driven by instance "B2_reg[7]_i_1" located at site "SLICE_X38Y21"
#startgroup
create_pblock CLKAG_n_0_B2_reg[7]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_B2_reg[7]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_B2_reg[7]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_B2_reg[7]_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_B_reg[15]_i_2" driven by instance "B_reg[15]_i_2" located at site "SLICE_X34Y20"
#startgroup
create_pblock CLKAG_n_0_B_reg[15]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_n_0_B_reg[15]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_B_reg[15]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_n_0_B_reg[15]_i_2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[0]_LDC_i_1__1" driven by instance "u4/msg_array_reg[0]_LDC_i_1__1" located at site "SLICE_X37Y20"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[0]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[0]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[0]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[0]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[10]_LDC_i_1" driven by instance "u4/msg_array_reg[10]_LDC_i_1" located at site "SLICE_X39Y16"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[10]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[10]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[10]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[10]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[11]_LDC_i_1" driven by instance "u4/msg_array_reg[11]_LDC_i_1" located at site "SLICE_X46Y18"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[11]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[11]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[11]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[11]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[12]_LDC_i_1" driven by instance "u4/msg_array_reg[12]_LDC_i_1" located at site "SLICE_X44Y17"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[12]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[12]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[12]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[12]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[13]_LDC_i_1" driven by instance "u4/msg_array_reg[13]_LDC_i_1" located at site "SLICE_X40Y15"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[13]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[13]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[13]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[13]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[14]_LDC_i_1" driven by instance "u4/msg_array_reg[14]_LDC_i_1" located at site "SLICE_X46Y15"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[14]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[14]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[14]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[14]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[15]_LDC_i_1" driven by instance "u4/msg_array_reg[15]_LDC_i_1" located at site "SLICE_X45Y17"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[15]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[15]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[15]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[15]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[16]_LDC_i_1" driven by instance "u4/msg_array_reg[16]_LDC_i_1" located at site "SLICE_X45Y17"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[16]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[16]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[16]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[16]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[17]_LDC_i_1" driven by instance "u4/msg_array_reg[17]_LDC_i_1" located at site "SLICE_X39Y17"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[17]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[17]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[17]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[17]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[18]_LDC_i_1" driven by instance "u4/msg_array_reg[18]_LDC_i_1" located at site "SLICE_X41Y15"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[18]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[18]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[18]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[18]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[19]_LDC_i_1" driven by instance "u4/msg_array_reg[19]_LDC_i_1" located at site "SLICE_X42Y15"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[19]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[19]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[19]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[19]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[1]_LDC_i_1" driven by instance "u4/msg_array_reg[1]_LDC_i_1" located at site "SLICE_X34Y20"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[1]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[2]_LDC_i_1" driven by instance "u4/msg_array_reg[2]_LDC_i_1" located at site "SLICE_X34Y19"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[2]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[3]_LDC_i_1" driven by instance "u4/msg_array_reg[3]_LDC_i_1" located at site "SLICE_X44Y18"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[3]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[3]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[3]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[3]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[4]_LDC_i_1" driven by instance "u4/msg_array_reg[4]_LDC_i_1" located at site "SLICE_X37Y20"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[4]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[4]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[4]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[4]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[5]_LDC_i_1" driven by instance "u4/msg_array_reg[5]_LDC_i_1" located at site "SLICE_X37Y17"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[5]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[5]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[5]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[5]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[6]_LDC_i_1" driven by instance "u4/msg_array_reg[6]_LDC_i_1" located at site "SLICE_X37Y18"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[6]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[6]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[6]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[6]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[7]_LDC_i_1" driven by instance "u4/msg_array_reg[7]_LDC_i_1" located at site "SLICE_X37Y14"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[7]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[7]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[7]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[7]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[8]_LDC_i_1" driven by instance "u4/msg_array_reg[8]_LDC_i_1" located at site "SLICE_X37Y19"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[8]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[8]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[8]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[8]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u4/n_0_msg_array_reg[9]_LDC_i_1" driven by instance "u4/msg_array_reg[9]_LDC_i_1" located at site "SLICE_X40Y16"
#startgroup
create_pblock CLKAG_u4/n_0_msg_array_reg[9]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u4/n_0_msg_array_reg[9]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u4/n_0_msg_array_reg[9]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u4/n_0_msg_array_reg[9]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[0]_LDC_i_1__0" driven by instance "u5/msg_array_reg[0]_LDC_i_1__0" located at site "SLICE_X43Y24"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[0]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[0]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[0]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[0]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[1]_LDC_i_1__0" driven by instance "u5/msg_array_reg[1]_LDC_i_1__0" located at site "SLICE_X43Y25"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[1]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[1]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[1]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[1]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[2]_LDC_i_1__0" driven by instance "u5/msg_array_reg[2]_LDC_i_1__0" located at site "SLICE_X42Y24"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[2]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[2]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[2]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[2]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[3]_LDC_i_1__0" driven by instance "u5/msg_array_reg[3]_LDC_i_1__0" located at site "SLICE_X41Y24"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[3]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[3]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[3]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[3]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[4]_LDC_i_1__0" driven by instance "u5/msg_array_reg[4]_LDC_i_1__0" located at site "SLICE_X43Y24"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[4]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[4]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[4]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[4]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[5]_LDC_i_1__0" driven by instance "u5/msg_array_reg[5]_LDC_i_1__0" located at site "SLICE_X42Y24"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[5]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[5]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[5]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[5]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[6]_LDC_i_1__0" driven by instance "u5/msg_array_reg[6]_LDC_i_1__0" located at site "SLICE_X44Y23"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[6]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[6]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[6]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[6]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[7]_LDC_i_1__0" driven by instance "u5/msg_array_reg[7]_LDC_i_1__0" located at site "SLICE_X42Y25"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[7]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[7]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[7]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[7]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[8]_LDC_i_1__0" driven by instance "u5/msg_array_reg[8]_LDC_i_1__0" located at site "SLICE_X47Y25"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[8]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[8]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[8]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[8]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u5/n_0_msg_array_reg[9]_LDC_i_1__0" driven by instance "u5/msg_array_reg[9]_LDC_i_1__0" located at site "SLICE_X40Y25"
#startgroup
create_pblock CLKAG_u5/n_0_msg_array_reg[9]_LDC_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_u5/n_0_msg_array_reg[9]_LDC_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u5/n_0_msg_array_reg[9]_LDC_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_u5/n_0_msg_array_reg[9]_LDC_i_1__0] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[0]_LDC_i_1" driven by instance "u6/msg_array_reg[0]_LDC_i_1" located at site "SLICE_X47Y23"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[0]_LDC_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[1]_LDC_i_1__1" driven by instance "u6/msg_array_reg[1]_LDC_i_1__1" located at site "SLICE_X43Y23"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[1]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[1]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[1]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[1]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[2]_LDC_i_1__1" driven by instance "u6/msg_array_reg[2]_LDC_i_1__1" located at site "SLICE_X43Y21"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[2]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[2]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[2]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[2]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[3]_LDC_i_1__1" driven by instance "u6/msg_array_reg[3]_LDC_i_1__1" located at site "SLICE_X43Y20"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[3]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[3]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[3]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[3]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[4]_LDC_i_1__1" driven by instance "u6/msg_array_reg[4]_LDC_i_1__1" located at site "SLICE_X45Y23"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[4]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[4]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[4]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[4]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[5]_LDC_i_1__1" driven by instance "u6/msg_array_reg[5]_LDC_i_1__1" located at site "SLICE_X41Y22"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[5]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[5]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[5]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[5]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[6]_LDC_i_1__1" driven by instance "u6/msg_array_reg[6]_LDC_i_1__1" located at site "SLICE_X47Y22"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[6]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[6]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[6]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[6]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[7]_LDC_i_1__1" driven by instance "u6/msg_array_reg[7]_LDC_i_1__1" located at site "SLICE_X47Y22"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[7]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[7]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[7]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[7]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[8]_LDC_i_1__1" driven by instance "u6/msg_array_reg[8]_LDC_i_1__1" located at site "SLICE_X45Y23"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[8]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[8]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[8]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[8]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "u6/n_0_msg_array_reg[9]_LDC_i_1__1" driven by instance "u6/msg_array_reg[9]_LDC_i_1__1" located at site "SLICE_X43Y21"
#startgroup
create_pblock CLKAG_u6/n_0_msg_array_reg[9]_LDC_i_1__1
add_cells_to_pblock [get_pblocks  CLKAG_u6/n_0_msg_array_reg[9]_LDC_i_1__1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u6/n_0_msg_array_reg[9]_LDC_i_1__1"}]]]
resize_pblock [get_pblocks CLKAG_u6/n_0_msg_array_reg[9]_LDC_i_1__1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
