<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><script type="text/javascript" src="https://file.bkxsj.com/skin/book/js/sk.js"></script><meta name="robots" content="index,follow"><title>结构化计算机组成 英文版[PDF|Epub|txt|kindle电子书版本网盘下载]-灵感之桥</title><meta name="Keywords" content="结构化计算机组成 英文版"/><meta name="description" content="结构化计算机组成 英文版pdf下载文件大小为31MB,PDF页数为697页"/><meta http-equiv="X-UA-Compatible" content="IE=9; IE=8; IE=7; IE=EDGE;chrome=1"><link type="image/x-icon" rel="shortcut icon" href="https://www.shukui.net/skin/book/images/favicon.ico"><link type="text/css" rel="stylesheet" href="https://www.shukui.net/skin/book/css/style.css"><style>#main .d-main {margin-left: 0;width: 620px;}.down-btn {animation: myShake 2.5s linear .15s infinite}@keyframes myShake {0%, 66% {transform: translateZ(0)}67%, 73.6%, 83.6%, 93.6%, to {animation-timing-function: cubic-bezier(.215, .61, .355, 1);transform: translateZ(0)}80.3%, 81.4% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -4px, 0)}90.3% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -2px, 0)}97% {transform: translate3d(0, -.5px, 0)}}.copylink-btn {margin-right: 20px;}.copymd5-btn {margin-bottom: 25px;margin-left: 10px;}</style></head><body><div id="header"><div class="inner"><div class="logo"><a href="/"><img width="103" height="25" alt="灵感之桥"src="https://www.shukui.net/skin/book/images/logo.png"></a></div><div class="search"><form action="/so/search.php" target="_blank"><input type="text" autocomplete="off" id="bdcsMain" name="q" placeholder="书名 / 作者 / 出版社 / ISBN"class="inp-txt"><select class="inp-select" id="datasource" onchange="selectDatasource(this)"><option value="so">主库</option><option value="s">从库</option></select><input type="submit" value="搜索" class="inp-btn"></form></div></div></div><div id="main"><div class="d-main"><div class="tit"><h3>图书介绍</h3></div><h1 class="book-name">结构化计算机组成 英文版PDF|Epub|txt|kindle电子书版本网盘下载</h1><div class="d-info"><div class="b-thumb"><img src="https://www.shukui.net/cover/19/31488826.jpg" alt="结构化计算机组成 英文版"></div><div class="b-info"><ul><li>（荷）Andrew S.Tanenbaum著 著</li><li>出版社： 北京：机械工业出版社</li><li>ISBN：7111092872</li><li>出版时间：2002</li><li>标注页数：670页</li><li>文件大小：31MB</li><li>文件页数：697页</li><li>主题词：</li></ul></div></div><div class="tit"><h3>PDF下载</h3></div><div></br><a style="color:red;" rel="external nofollow" href="https://www.kjlm.net/ebook/1342689.html"target="_blank"><b>点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用</a></b></br><a class="down-btn" rel="external nofollow" href="https://down.trackerbk.com/bt/04/31488826.torrent"target="_blank">种子下载</a>[BT下载速度快]温馨提示：（请使用BT下载软件FDM进行下载）<a rel="nofollow" href="https://www.freedownloadmanager.org/zh/" target="_blank">软件下载地址页</a><a class="down-btn" rel="external nofollow" href="https://down.p2spdb.com/04/31488826.rar" target="_blank">直链下载</a>[便捷但速度慢]&nbsp;&nbsp;<a style="color:red;" rel="external nofollow" href="https://pdfyl.ertongbook.com/31/31488826.pdf" target="_blank"><b>[在线试读本书]</b></a>&nbsp;&nbsp;<b> <a style="color:red;" rel="external nofollow" href="https://web.jyjl.org/index/recovery.html" target="_blank">[在线获取解压码]</a></b><div class="copymd5-btn"><a href="javascript:copyToClip('dae823d67ee1adea0e6bec2d56a87849')">点击复制MD5值：dae823d67ee1adea0e6bec2d56a87849</a></div></div><div class="tit"><h3>下载说明</h3></div><div style="margin:20px 10px"><h2>结构化计算机组成 英文版PDF格式电子书版下载</h2>下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。<br><br><div class="copymd5-btn"><a href="javascript:copyToClip('magnet:?xt=urn:btih:RX6G6JQ2LJW7PBBEDNUSCQM7ICDMHIWK')">点击复制85GB完整离线版磁力链接到迅雷FDM等BT下载工具进行下载</a>&nbsp;&nbsp;<a rel="nofollow" target="_blank">详情点击-查看共享计划</a></div>建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！<br><br><b>（文件页数 要大于 标注页数，上中下等多册电子书除外）</b><br><br><p style="color:red;"> <b>注意：本站所有压缩包均有解压码：</b> <a rel="nofollow" target="_blank"><b>点击下载压缩包解压工具</b></a></p></div><div class="tit"><h3>图书目录</h3></div><div id="book-contents"><p>PREFACE1</p><p>1 INTRODUCTION1</p><p>1.1 STRUCTURED COMPUTER ORGANIZATION2</p><p>1.1.1 Languages, Levels, and Virtual Machines2</p><p>1.1.2 Contemporary Multilevel Machines4</p><p>1.1.3 Evolution of Multilevel Machines8</p><p>1.2 MILESTONES IN COMPUTER ARCHITECTURE13</p><p>1.2.1 The Zeroth Generation--Mechanical Computers (1642-1945)13</p><p>1.2.2 The First Generation--Vacuum Tubes (1945-1955)16</p><p>1.2.3 The Second Generation--Transistors (1955-1965)19</p><p>1.2.4 The Third Generation--Integrated Circuits (1965-1980)21</p><p>1.2.5 The Fourth Generation--Very Large Scale Integration (1980-?)23</p><p>1.3 THE COMPUTER ZOO24</p><p>1.3.1 Technological and Economic Forces25</p><p>1.3.2 The Computer Spectrum26</p><p>1.4.1 Introduction to the Pentium II29</p><p>1.4 EXAMPLE COMPUTER FAMILIES29</p><p>1.4.2 Introduction to the UltraSPARC II31</p><p>1.4.3 Introduction to the picoJava II34</p><p>1.5 OUTLINE OF THIS BOOK36</p><p>2 COMPUTER SYSTEMS ORGANIZATION39</p><p>2.1 PROCESSORS39</p><p>2.1.1 CPU Organization40</p><p>2.1.2 Instruction Execution42</p><p>2.1.3 RISC versus CISC46</p><p>2.1.4 Design Principles for Modern Computers47</p><p>2.1.5 Instruction-Level Parallelism49</p><p>2.1.6 Processor-Level Parallelism53</p><p>2.2 PRIMARY MEMORY56</p><p>2.2.1 Bits56</p><p>2.2.2 Memory Addresses57</p><p>2.2.3 Byte Ordering58</p><p>2.2.4 Error-Correcting Codes61</p><p>2.2.5 Cache Memory65</p><p>2.2.6 Memory Packaging and Types67</p><p>2.3 SECONDARY MEMORY68</p><p>2.3.1 Memory Hierarchies69</p><p>2.3.2 Magnetic Disks70</p><p>2.3.3 Floppy Disks73</p><p>2.3.4 IDE Disks73</p><p>2.3.5 SCSI Disks75</p><p>2.3.6 RAID76</p><p>2.3.7 CD-ROMs80</p><p>2.3.8 CD-Recordables84</p><p>2.3.9 CD-Rewritables86</p><p>2.3.10 DVD86</p><p>2.4 INPUT/OUTPUT89</p><p>2.4.1 Buses89</p><p>2.4.2 Terminals91</p><p>2.4.3 Mice99</p><p>2.4.4 Printers101</p><p>2.4.5 Modems106</p><p>2.4.6 Character Codes109</p><p>2.5 SUMMARY113</p><p>3 THE DIGITAL LOGIC LEVEL117</p><p>3.1 GATES AND BOOLEAN ALGEBRA117</p><p>3.1.1 Gates118</p><p>3.1.2 Boolean Algebra120</p><p>3.1.3 Implementation of Boolean Functions122</p><p>3.1.4 Circuit Equivalence123</p><p>3.2.1 Integrated Circuits128</p><p>3.2 BASIC DIGITAL LOGIC CIRCUITS128</p><p>3.2.2 Combinational Circuits129</p><p>3.2.3 Arithmetic Circuits134</p><p>3.2.4 Clocks139</p><p>3.3 MEMORY141</p><p>3.3.1 Latches141</p><p>3.3.2 Flip-Flops143</p><p>3.3.3 Registers145</p><p>3.3.4 Memory Organization146</p><p>3.3.5 Memory Chips150</p><p>3.3.6 RAMs and ROMs152</p><p>3.4 CPU CHIPS AND BUSES154</p><p>3.4.1 CPU Chips154</p><p>3.4.2 Computer Buses156</p><p>3.4.3 Bus Width159</p><p>3.4.4 Bus Clocking160</p><p>3.4.5 Bus Arbitration165</p><p>3.4.6 Bus Operations167</p><p>3.5 EXAMPLE CPU CHIPS170</p><p>3.5.1 The Pentium II170</p><p>3.5.2 The UltraSPARC II176</p><p>3.5.3 The picoJava II179</p><p>3.6 EXAMPLE BUSES181</p><p>3.6.1 The ISA Bus181</p><p>3.6.2 The PCI Bus183</p><p>3.6.3 The Universal Serial Bus189</p><p>3.7.1 I/O Chips193</p><p>3.7 INTERFACING193</p><p>3.7.2 Address Decoding195</p><p>3.8 SUMMARY198</p><p>4 THE MICROARCHITECTURE LEVEL203</p><p>4.1 AN EXAMPLE MICROARCHITECTURE203</p><p>4.1.1 The Data Path204</p><p>4.1.2 Microinstructions211</p><p>4.1.3 Microinstruction Control: The Mic-l213</p><p>4.2 AN EXAMPLE ISA: IJVM218</p><p>4.2.1 Stacks218</p><p>4.2.2 The IJVM Memory Model220</p><p>4.2.3 The IJVM Instruction Set222</p><p>4.2.4 Compiling Java to IJVM226</p><p>4.3 AN EXAMPLE IMPLEMENTATION227</p><p>4.3.1 Microinstructions and Notation227</p><p>4.3.2 Implementation of IJVM Using the Mic-1232</p><p>4.4.1 Speed versus Cost243</p><p>4.4 DESIGN OF THE MICROARCHITECTURE LEVEL243</p><p>4.4.2 Reducing the Execution Path Length245</p><p>4.4.3 A Design with Prefetching: The Mic-2253</p><p>4.4.4 A Pipelined Design: The Mic-3253</p><p>4.4.5 A Seven-Stage Pipeline: The Mic-4260</p><p>4.5 IMPROVING PERFORMANCE264</p><p>4.5.1 Cache Memory265</p><p>4.5.2 Branch Prediction270</p><p>4.5.3 Out-of-Order Execution and Register Renaming276</p><p>4.5.4 Speculative Execution281</p><p>4.6 EXAMPLES OF THE MICROARCHITECTURE LEVEL283</p><p>4.6.1 The Microarchitecture of the Pentium II CPU283</p><p>4.6.2 The Microarchitecture of the UltraSPARC-II CPU288</p><p>4.6.3 The Microarchitecture of the picoJava II CPU291</p><p>4.6.4 A Comparison of the Pentium, UltraSPARC, and picoJava296</p><p>4.7 SUMMARY298</p><p>5 THE INSTRUCTION SET ARCHITECTURE LEVEL303</p><p>5.1.1 Properties of the ISA Level305</p><p>5.1 OVERVIEW OF THE ISA LEVEL305</p><p>5.1.2 Memory Models307</p><p>5.1.3 Registers309</p><p>5.1.4 Instructions311</p><p>5.1.5 Overview of the the Pentium II ISA Level311</p><p>5.1.6 Overview of the the UltraSPARC II ISA Level313</p><p>5.1.7 Overview of the Java Virtual Machine317</p><p>5.2 DATA TYPES318</p><p>5.2.1 Numeric Data Types319</p><p>5.2.2 Nonnumeric Data Types319</p><p>5.2.3 Data Types on the Pentium II320</p><p>5.2.4 Data Types on the UltraSPARC II321</p><p>5.2.5 Data Types on the Java Virtual Machine321</p><p>5.3 INSTRUCTION FORMATS322</p><p>5.3.1 Design Criteria for Instruction Formats322</p><p>5.3.2 Expanding Opcodes325</p><p>5.3.3 The Pentium II Instruction Formats327</p><p>5.3.4 The UltraSPARC II Instruction Formats328</p><p>5.3.5 The JVM Instruction Formats330</p><p>5.4 ADDRESSING332</p><p>5.4.1 Addressing Modes333</p><p>5.4.2 Immediate Addressing334</p><p>5.4.3 Direct Addressing334</p><p>5.4.4 Register Addressing334</p><p>5.4.5 Register Indirect Addressing335</p><p>5.5.6 Indexed Addressing336</p><p>5.5.8 Stack Addressing338</p><p>5.5.7 Based-Indexed Addressing338</p><p>5.5.9 Addressing Modes for Branch Instructions341</p><p>5.5.10 Orthogonality of Opcodes and Addressing Modes342</p><p>5.5.11 The Pentium II Addressing Modes344</p><p>5.5.12 The UltraSPARC II Addressing Modes346</p><p>5.5.13 The JVM Addressing Modes346</p><p>5.5.14 Discussion of Addressing Modes347</p><p>5.5.1 Data Movement Instructions348</p><p>5.5 INSTRUCTION TYPES348</p><p>5.5.2 Dyadic Operations349</p><p>5.5.3 Monadic Operations350</p><p>5.5.4 Comparisons and Conditional Branches352</p><p>5.5.5 Procedure Call Instructions353</p><p>5.5.6 Loop Control354</p><p>5.5.7 Input/Output356</p><p>5.5.8 The Pentium II Instructions359</p><p>5.5.9 The UltraSPARC II Instructions362</p><p>5.5.10 The PicoJava II Instructions364</p><p>5.5.11 Comparison of Instruction Sets369</p><p>5.6 FLOW OF CONTROL370</p><p>5.6.1 Sequential Flow of Control and Branches371</p><p>5.6.2 Procedures372</p><p>5.6.3 Coroutines376</p><p>5.6.4 Traps379</p><p>5.6.5 Interrupts379</p><p>5.7 A DETAILED EXAMPLE: THE TOWERS OF HANOI383</p><p>5.7.1 The Towers of Hanoi in Pentium II Assembly Language384</p><p>5.7.2 The Towers of Hanoi in UltraSPARC II Assembly Language384</p><p>5.7.3 The Towers of Hanoi in JVM Assembly Language386</p><p>5.8 THE INTEL IA-64388</p><p>5.8.1 The Problem with the Pentium II390</p><p>5.8.2 The IA-64 Model: Explicitly Parallel Instruction Computing391</p><p>5.8.3 Predication393</p><p>5.8.4 Speculative Loads395</p><p>5.8.5 Reality Check396</p><p>5.9 SUMMARY397</p><p>6 THE OPERATING SYSTEM MACHINE LEVEL403</p><p>6.1 VIRTUAL MEMORY404</p><p>6.1.1 Paging405</p><p>6.1.2 Implementation of Paging407</p><p>6.1.3 Demand Paging and the Working Set Model409</p><p>6.1.4 Page Replacement Policy412</p><p>6.1.5 Page Size and Fragmentation414</p><p>6.1.6 Segmentation415</p><p>6.1.7 Implementation of Segmentation418</p><p>6.1.8 Virtual Memory on the Pentium II421</p><p>6.1.9 Virtual Memory on the UltraPSARC426</p><p>6.1.10 Virtual Meory and Caching428</p><p>6.2 VIRTUAL I/O INSTRUCTIONS429</p><p>6.2.1 Files430</p><p>6.2.2 Implementation of Virtual I/O Instructions431</p><p>6.2.3 Directory Management Instructions435</p><p>6.3 VIRTUAL INSTRUCTIONS FOR PARALLEL PROCESSING436</p><p>6.3.1 Process Creation437</p><p>6.3.2 Race Conditions438</p><p>6.3.3 Process Synchronization Using Semaphores442</p><p>6.4 EXAMPLE OPERATING SYSTEMS446</p><p>6.4.1 Introduction446</p><p>6.4.2 Examples of Virtual Memory455</p><p>6.4.3 Examples of Virtual I/O459</p><p>6.4.4 Examples of Process Management470</p><p>6.5 SUMMARY476</p><p>7 THE ASSEMBLY LANGUAGE LEVEL483</p><p>7.1 INTRODUCTION TO ASSEMBLY LANGUAGE484</p><p>7.1.1 What Is an Assembly Language?484</p><p>7.1.2 Why Use Assembly Language?485</p><p>7.1.3 Format of an Assembly Language Statement488</p><p>7.1.4 Pseudoinstructions491</p><p>7.2 MACROS494</p><p>7.2.1 Macro Definition, Call, and Expansion494</p><p>7.2.2 Macros with Parameters496</p><p>7.2.3 Advanced Features497</p><p>7.2.4 Implementation of a Macro Facility in an Assembler498</p><p>7.3 THE ASSEMBLY PROCESS498</p><p>7.3.1 Two-Pass Assemblers498</p><p>7.3.2 Pass One499</p><p>7.3.3 Pass Two502</p><p>7.3.4 The Symbol Table505</p><p>7.4 LINKING AND LOADING506</p><p>7.4.1 Tasks Performed by the Linker508</p><p>7.4.2 Structure of an Object Module511</p><p>7.4.3 Binding Time and Dynamic Relocation512</p><p>7.4.4 Dynamic Linking515</p><p>7.5 SUMMARY519</p><p>8 PARALLEL COMPUTER ARCHITECTURES523</p><p>8.1 DESIGN ISSUES FOR PARALLEL COMPUTERS524</p><p>8.1 Communication Models526</p><p>8.1.2 Interconnection Networks530</p><p>8.1.3 Performance539</p><p>8.1.4 Software545</p><p>8.1.5 Taxonomy of Parallel Computers551</p><p>8.2 SIMD COMPUTERS554</p><p>8.2.1 Array Processors554</p><p>8.2.2 Vector Processors555</p><p>8.3.1 Memory Semantics559</p><p>8.3 SHARED-MEMORY MULTIPROCESSORS559</p><p>8.3.2 UMA Bus-Based SMP Architectures564</p><p>8.3.3 UMA Multiprocessors Using Crossbar Switches569</p><p>8.3.4 UMA Multiprocessors Using Multistage Switching Networks571</p><p>8.3.5 NUMA Multiprocessors573</p><p>8.3.6 Cache coherent NUMA Multiprocessors575</p><p>8.3.7 COMA Multiprocessors585</p><p>8.4 MESSAGE-PASSING MULTICOMPUTERS586</p><p>8.4.1 MPPs-Massively Parallel Processors587</p><p>8.4.2 COWs-Clusters of Workstations592</p><p>8.4.3 Scheduling593</p><p>8.4.4 Communication Software for Multicomputers598</p><p>8.4.5 Application-Level Shared Memory601</p><p>8.5 SUMMARY609</p><p>9 READING LIST AND BIBLIOGRAPHY613</p><p>9.1 SUGGESTIONS FOR FURTHER READING613</p><p>9.1.1 Introduction and General Works613</p><p>9.1.2 Computer Systems Organization614</p><p>9.1.3 The Digital Logic Level615</p><p>9.1.4 The Microarchitecture Level616</p><p>9.1.5 The Instruction Set Architecture Level617</p><p>9.1.6 The Operating System Machine Level617</p><p>9.1.7 The Assembly Language Level618</p><p>9.1.8 Parallel Computer Architectures618</p><p>9.1.9 Binary and Floating-Point Numbers620</p><p>9.2 ALPHABETICAL BIBLIOGRAPHY620</p><p>A.1 FINITE-PRECISION NUMBERS631</p><p>A BINARY NUMBERS631</p><p>A.2 RADIX NUMBER SYSTEMS633</p><p>A.3 CONVERSION FROM ONE RADIX TO ANOTHER635</p><p>A.4 NEGATIVE BINARY NUMBERS637</p><p>A.5 BINARY ARITHMETIC640</p><p>B FLOATING-POINT NUMBERS643</p><p>B.1 PRINCIPLES OF FLOATING POINT644</p><p>INDEX653</p><p>B.2 IEEE FLOATING-POINT STANDARD754</p><p></p></div></div><div class="d-rt"><h3>热门推荐</h3><ul><li><a href="/book/1799994.html">1799994.html</a></li><li><a href="/book/259851.html">259851.html</a></li><li><a href="/book/2471898.html">2471898.html</a></li><li><a href="/book/2195385.html">2195385.html</a></li><li><a href="/book/2575947.html">2575947.html</a></li><li><a href="/book/1328470.html">1328470.html</a></li><li><a href="/book/1266274.html">1266274.html</a></li><li><a href="/book/1080567.html">1080567.html</a></li><li><a href="/book/1219603.html">1219603.html</a></li><li><a href="/book/1409846.html">1409846.html</a></li></ul></div></div><div id="footer"><p>Copyright&nbsp;&copy;&nbsp;2025&nbsp;&nbsp;<a href="/list/">最新更新</a></p><p>请使用FDM BitComet qBittorrent uTorrent等BT下载工具，下载本站电子书资源！首推Free Download Manager下载软件。文件页数>标注页数[分册图书除外]</p></div></body></html>