#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\va_math.vpi";
S_0000025511add570 .scope module, "tb_cnn_top_with_pool" "tb_cnn_top_with_pool" 2 2;
 .timescale -9 -12;
P_0000025511add700 .param/l "DATA_W" 0 2 4, +C4<00000000000000000000000000001000>;
P_0000025511add738 .param/l "FRAC" 0 2 5, +C4<00000000000000000000000000000100>;
P_0000025511add770 .param/l "IMG_W" 0 2 6, +C4<00000000000000000000000000000100>;
v0000025511b35530_0 .var "clk", 0 0;
v0000025511b339b0_0 .var "in_valid", 0 0;
v0000025511b350d0_0 .net/s "out_data", 7 0, v0000025511b33700_0;  1 drivers
v0000025511b34c70_0 .net "out_valid", 0 0, v0000025511b33840_0;  1 drivers
v0000025511b33cd0_0 .var/s "pixel_in", 7 0;
v0000025511b34450_0 .var "rst", 0 0;
S_0000025511acb950 .scope module, "dut" "cnn_top_with_pool" 2 14, 3 5 0, S_0000025511add570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 8 "out_data";
P_0000025511acbae0 .param/l "DATA_W" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000025511acbb18 .param/l "FRAC" 0 3 8, +C4<00000000000000000000000000000100>;
P_0000025511acbb50 .param/l "IMG_W" 0 3 9, +C4<00000000000000000000000000000100>;
v0000025511b31c20_0 .var "bn_in_valid", 0 0;
v0000025511b32e40_0 .net/s "bn_out_data", 7 0, v0000025511a63300_0;  1 drivers
v0000025511b31cc0_0 .net "bn_out_valid", 0 0, v0000025511acbd20_0;  1 drivers
v0000025511b332a0_0 .net "clk", 0 0, v0000025511b35530_0;  1 drivers
v0000025511b33660_0 .var "conv_in_valid", 0 0;
v0000025511b31ea0_0 .net/s "conv_out_data", 7 0, v0000025511abcbb0_0;  1 drivers
v0000025511b335c0_0 .net "conv_out_valid", 0 0, v0000025511abcc50_0;  1 drivers
v0000025511b333e0_0 .net "in_valid", 0 0, v0000025511b339b0_0;  1 drivers
v0000025511b33480_0 .net "lb_valid", 0 0, v0000025511b31250_0;  1 drivers
v0000025511b33700_0 .var/s "out_data", 7 0;
v0000025511b33840_0 .var "out_valid", 0 0;
v0000025511b31f40_0 .net/s "p00", 7 0, v0000025511b30ad0_0;  1 drivers
v0000025511b328a0_0 .net/s "p01", 7 0, v0000025511b30d50_0;  1 drivers
v0000025511b32300_0 .net/s "p02", 7 0, v0000025511b30b70_0;  1 drivers
v0000025511b32f80_0 .net/s "p10", 7 0, v0000025511b30c10_0;  1 drivers
v0000025511b337a0_0 .net/s "p11", 7 0, v0000025511b30cb0_0;  1 drivers
v0000025511b323a0_0 .net/s "p12", 7 0, v0000025511b30df0_0;  1 drivers
v0000025511b31b80_0 .net/s "p20", 7 0, v0000025511b30e90_0;  1 drivers
v0000025511b31d60_0 .net/s "p21", 7 0, v0000025511b30f30_0;  1 drivers
v0000025511b31e00_0 .net/s "p22", 7 0, v0000025511b33020_0;  1 drivers
v0000025511b32120_0 .net/s "pixel_in", 7 0, v0000025511b33cd0_0;  1 drivers
v0000025511b321c0_0 .var "pool_in_valid", 0 0;
v0000025511b326c0_0 .net/s "pool_out_data", 7 0, v0000025511b330c0_0;  1 drivers
v0000025511b32760_0 .net "pool_out_valid", 0 0, v0000025511b32800_0;  1 drivers
v0000025511b32940_0 .var "relu_in_valid", 0 0;
v0000025511b329e0_0 .net/s "relu_out_data", 7 0, v0000025511b32c60_0;  1 drivers
v0000025511b32a80_0 .net "relu_out_valid", 0 0, v0000025511b32b20_0;  1 drivers
v0000025511b33af0_0 .net "rst", 0 0, v0000025511b34450_0;  1 drivers
S_0000025511acbb90 .scope module, "bn" "batchnorm_scale_shift" 3 61, 4 1 0, S_0000025511acb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /OUTPUT 8 "out_data";
    .port_info 5 /OUTPUT 1 "out_valid";
P_0000025511ab75c0 .param/l "BETA" 0 4 6, +C4<00000000000000000000000000000100>;
P_0000025511ab75f8 .param/l "DATA_W" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000025511ab7630 .param/l "FRAC" 0 4 4, +C4<00000000000000000000000000000100>;
P_0000025511ab7668 .param/l "GAMMA" 0 4 5, +C4<00000000000000000000000000011000>;
v0000025511adc420_0 .net "clk", 0 0, v0000025511b35530_0;  alias, 1 drivers
v000002551197be30_0 .net/s "in_data", 7 0, v0000025511abcbb0_0;  alias, 1 drivers
v0000025511a944d0_0 .net "in_valid", 0 0, v0000025511b31c20_0;  1 drivers
v0000025511a62f90_0 .var/s "mult", 15 0;
v0000025511a63300_0 .var/s "out_data", 7 0;
v0000025511acbd20_0 .var "out_valid", 0 0;
v0000025511ab76b0_0 .var/s "res", 15 0;
v0000025511ab7750_0 .net "rst", 0 0, v0000025511b34450_0;  alias, 1 drivers
E_0000025511a8a480 .event posedge, v0000025511adc420_0;
S_0000025511ab77f0 .scope module, "conv" "conv3x3_single_ch" 3 45, 5 1 0, S_0000025511acb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "p00";
    .port_info 4 /INPUT 8 "p01";
    .port_info 5 /INPUT 8 "p02";
    .port_info 6 /INPUT 8 "p10";
    .port_info 7 /INPUT 8 "p11";
    .port_info 8 /INPUT 8 "p12";
    .port_info 9 /INPUT 8 "p20";
    .port_info 10 /INPUT 8 "p21";
    .port_info 11 /INPUT 8 "p22";
    .port_info 12 /OUTPUT 8 "out_data";
    .port_info 13 /OUTPUT 1 "out_valid";
P_0000025511a9f580 .param/l "BIAS" 0 5 8, +C4<00000000000000000000000000000000>;
P_0000025511a9f5b8 .param/l "DATA_W" 0 5 3, +C4<00000000000000000000000000001000>;
P_0000025511a9f5f0 .param/l "FRAC" 0 5 4, +C4<00000000000000000000000000000100>;
P_0000025511a9f628 .param/l "W00" 0 5 5, +C4<00000000000000000000000000000000>;
P_0000025511a9f660 .param/l "W01" 0 5 5, +C4<11111111111111111111111111110000>;
P_0000025511a9f698 .param/l "W02" 0 5 5, +C4<00000000000000000000000000000000>;
P_0000025511a9f6d0 .param/l "W10" 0 5 6, +C4<11111111111111111111111111110000>;
P_0000025511a9f708 .param/l "W11" 0 5 6, +C4<00000000000000000000000001000000>;
P_0000025511a9f740 .param/l "W12" 0 5 6, +C4<11111111111111111111111111110000>;
P_0000025511a9f778 .param/l "W20" 0 5 7, +C4<00000000000000000000000000000000>;
P_0000025511a9f7b0 .param/l "W21" 0 5 7, +C4<11111111111111111111111111110000>;
P_0000025511a9f7e8 .param/l "W22" 0 5 7, +C4<00000000000000000000000000000000>;
v0000025511ab7980_0 .var/s "acc", 20 0;
v0000025511a9f920_0 .net "clk", 0 0, v0000025511b35530_0;  alias, 1 drivers
v0000025511abcb10_0 .net "in_valid", 0 0, v0000025511b33660_0;  1 drivers
v0000025511abcbb0_0 .var/s "out_data", 7 0;
v0000025511abcc50_0 .var "out_valid", 0 0;
v0000025511abccf0_0 .net/s "p00", 7 0, v0000025511b30ad0_0;  alias, 1 drivers
v0000025511b30fd0_0 .net/s "p01", 7 0, v0000025511b30d50_0;  alias, 1 drivers
v0000025511b31070_0 .net/s "p02", 7 0, v0000025511b30b70_0;  alias, 1 drivers
v0000025511b312f0_0 .net/s "p10", 7 0, v0000025511b30c10_0;  alias, 1 drivers
v0000025511b31110_0 .net/s "p11", 7 0, v0000025511b30cb0_0;  alias, 1 drivers
v0000025511b31750_0 .net/s "p12", 7 0, v0000025511b30df0_0;  alias, 1 drivers
v0000025511b31430_0 .net/s "p20", 7 0, v0000025511b30e90_0;  alias, 1 drivers
v0000025511b31890_0 .net/s "p21", 7 0, v0000025511b30f30_0;  alias, 1 drivers
v0000025511b31390_0 .net/s "p22", 7 0, v0000025511b33020_0;  alias, 1 drivers
v0000025511b314d0_0 .var/s "prod", 15 0;
v0000025511b30a30_0 .net "rst", 0 0, v0000025511b34450_0;  alias, 1 drivers
S_0000025511abcd90 .scope module, "lb" "linebuffer_3x3" 3 25, 6 5 0, S_0000025511acb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 8 "p00";
    .port_info 6 /OUTPUT 8 "p01";
    .port_info 7 /OUTPUT 8 "p02";
    .port_info 8 /OUTPUT 8 "p10";
    .port_info 9 /OUTPUT 8 "p11";
    .port_info 10 /OUTPUT 8 "p12";
    .port_info 11 /OUTPUT 8 "p20";
    .port_info 12 /OUTPUT 8 "p21";
    .port_info 13 /OUTPUT 8 "p22";
P_00000255119790b0 .param/l "DATA_W" 0 6 7, +C4<00000000000000000000000000001000>;
P_00000255119790e8 .param/l "IMG_W" 0 6 8, +C4<00000000000000000000000000000100>;
v0000025511b31570_0 .net "clk", 0 0, v0000025511b35530_0;  alias, 1 drivers
v0000025511b30990_0 .var "col", 15 0;
v0000025511b311b0_0 .var/i "i", 31 0;
v0000025511b31610_0 .net "in_valid", 0 0, v0000025511b339b0_0;  alias, 1 drivers
v0000025511b316b0 .array/s "line1", 3 0, 7 0;
v0000025511b317f0 .array/s "line2", 3 0, 7 0;
v0000025511b31250_0 .var "out_valid", 0 0;
v0000025511b30ad0_0 .var/s "p00", 7 0;
v0000025511b30d50_0 .var/s "p01", 7 0;
v0000025511b30b70_0 .var/s "p02", 7 0;
v0000025511b30c10_0 .var/s "p10", 7 0;
v0000025511b30cb0_0 .var/s "p11", 7 0;
v0000025511b30df0_0 .var/s "p12", 7 0;
v0000025511b30e90_0 .var/s "p20", 7 0;
v0000025511b30f30_0 .var/s "p21", 7 0;
v0000025511b33020_0 .var/s "p22", 7 0;
v0000025511b32440_0 .net/s "pixel_in", 7 0, v0000025511b33cd0_0;  alias, 1 drivers
v0000025511b33160_0 .net "rst", 0 0, v0000025511b34450_0;  alias, 1 drivers
S_0000025511aa9530 .scope module, "lrelu" "leaky_relu" 3 75, 7 2 0, S_0000025511acb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /OUTPUT 8 "out_data";
    .port_info 5 /OUTPUT 1 "out_valid";
P_0000025511aa96c0 .param/l "A_DEN" 0 7 7, +C4<00000000000000000000000000000100>;
P_0000025511aa96f8 .param/l "A_NUM" 0 7 6, +C4<00000000000000000000000000000001>;
P_0000025511aa9730 .param/l "DATA_W" 0 7 4, +C4<00000000000000000000000000001000>;
P_0000025511aa9768 .param/l "FRAC" 0 7 5, +C4<00000000000000000000000000000100>;
v0000025511b33520_0 .net "clk", 0 0, v0000025511b35530_0;  alias, 1 drivers
v0000025511b319a0_0 .net/s "in_data", 7 0, v0000025511a63300_0;  alias, 1 drivers
v0000025511b33200_0 .net "in_valid", 0 0, v0000025511b32940_0;  1 drivers
v0000025511b32c60_0 .var/s "out_data", 7 0;
v0000025511b32b20_0 .var "out_valid", 0 0;
v0000025511b324e0_0 .var/s "prod", 15 0;
v0000025511b31a40_0 .net "rst", 0 0, v0000025511b34450_0;  alias, 1 drivers
v0000025511b32d00_0 .var/s "scaled", 15 0;
S_0000025511a629c0 .scope module, "pool" "maxpool2x2" 3 87, 8 5 0, S_0000025511acb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "p00";
    .port_info 4 /INPUT 8 "p01";
    .port_info 5 /INPUT 8 "p10";
    .port_info 6 /INPUT 8 "p11";
    .port_info 7 /OUTPUT 8 "out_data";
    .port_info 8 /OUTPUT 1 "out_valid";
P_0000025511a8a340 .param/l "DATA_W" 0 8 7, +C4<00000000000000000000000000001000>;
v0000025511b33340_0 .net "clk", 0 0, v0000025511b35530_0;  alias, 1 drivers
v0000025511b32bc0_0 .net "in_valid", 0 0, v0000025511b321c0_0;  1 drivers
v0000025511b32ee0_0 .var/s "max1", 7 0;
v0000025511b32260_0 .var/s "max2", 7 0;
v0000025511b330c0_0 .var/s "out_data", 7 0;
v0000025511b32800_0 .var "out_valid", 0 0;
v0000025511b32580_0 .net/s "p00", 7 0, v0000025511b32c60_0;  alias, 1 drivers
v0000025511b32080_0 .net/s "p01", 7 0, v0000025511b32c60_0;  alias, 1 drivers
v0000025511b31ae0_0 .net/s "p10", 7 0, v0000025511b32c60_0;  alias, 1 drivers
v0000025511b32620_0 .net/s "p11", 7 0, v0000025511b32c60_0;  alias, 1 drivers
v0000025511b32da0_0 .net "rst", 0 0, v0000025511b34450_0;  alias, 1 drivers
    .scope S_0000025511abcd90;
T_0 ;
    %wait E_0000025511a8a480;
    %load/vec4 v0000025511b33160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025511b311b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000025511b311b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000025511b311b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025511b316b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000025511b311b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025511b317f0, 0, 4;
    %load/vec4 v0000025511b311b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025511b311b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025511b30990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b31250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30c10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30e90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b33020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025511b31610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %ix/getv 4, v0000025511b30990_0;
    %load/vec4a v0000025511b316b0, 4;
    %ix/getv 3, v0000025511b30990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025511b317f0, 0, 4;
    %load/vec4 v0000025511b32440_0;
    %ix/getv 3, v0000025511b30990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025511b316b0, 0, 4;
    %load/vec4 v0000025511b30990_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0000025511b30990_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000025511b317f0, 4;
    %assign/vec4 v0000025511b30ad0_0, 0;
    %load/vec4 v0000025511b30990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000025511b317f0, 4;
    %assign/vec4 v0000025511b30d50_0, 0;
    %ix/getv 4, v0000025511b30990_0;
    %load/vec4a v0000025511b317f0, 4;
    %assign/vec4 v0000025511b30b70_0, 0;
    %load/vec4 v0000025511b30990_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000025511b316b0, 4;
    %assign/vec4 v0000025511b30c10_0, 0;
    %load/vec4 v0000025511b30990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000025511b316b0, 4;
    %assign/vec4 v0000025511b30cb0_0, 0;
    %ix/getv 4, v0000025511b30990_0;
    %load/vec4a v0000025511b316b0, 4;
    %assign/vec4 v0000025511b30df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30e90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b30f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b33020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025511b31250_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b31250_0, 0;
T_0.7 ;
    %load/vec4 v0000025511b30990_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025511b30990_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000025511b30990_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000025511b30990_0, 0;
T_0.9 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b31250_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025511ab77f0;
T_1 ;
    %wait E_0000025511a8a480;
    %load/vec4 v0000025511b30a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511abcc50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511abcbb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025511abcb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511abccf0_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b30fd0_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b31070_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b312f0_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b31110_0;
    %pad/s 32;
    %muli 64, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b31750_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b31430_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b31890_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511b31390_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b314d0_0, 0, 16;
    %load/vec4 v0000025511ab7980_0;
    %load/vec4 v0000025511b314d0_0;
    %pad/s 21;
    %add;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511ab7980_0;
    %pad/s 32;
    %addi 0, 0, 32;
    %pad/s 21;
    %store/vec4 v0000025511ab7980_0, 0, 21;
    %load/vec4 v0000025511ab7980_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v0000025511abcbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025511abcc50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511abcc50_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025511acbb90;
T_2 ;
    %wait E_0000025511a8a480;
    %load/vec4 v0000025511ab7750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511a63300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511acbd20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025511a944d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002551197be30_0;
    %pad/s 32;
    %muli 24, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511a62f90_0, 0, 16;
    %load/vec4 v0000025511a62f90_0;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %addi 4, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511ab76b0_0, 0, 16;
    %load/vec4 v0000025511ab76b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000025511a63300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025511acbd20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511acbd20_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025511aa9530;
T_3 ;
    %wait E_0000025511a8a480;
    %load/vec4 v0000025511b31a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b32c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b32b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025511b33200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000025511b319a0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000025511b319a0_0;
    %assign/vec4 v0000025511b32c60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000025511b319a0_0;
    %pad/s 32;
    %muli 1, 0, 32;
    %pad/s 16;
    %store/vec4 v0000025511b324e0_0, 0, 16;
    %load/vec4 v0000025511b324e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0000025511b32d00_0, 0, 16;
    %load/vec4 v0000025511b32d00_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000025511b32c60_0, 0;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025511b32b20_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b32b20_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025511a629c0;
T_4 ;
    %wait E_0000025511a8a480;
    %load/vec4 v0000025511b32da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b32800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b330c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b32ee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b32260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025511b32bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000025511b32080_0;
    %load/vec4 v0000025511b32580_0;
    %cmp/s;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0000025511b32580_0;
    %assign/vec4 v0000025511b32ee0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000025511b32080_0;
    %assign/vec4 v0000025511b32ee0_0, 0;
T_4.5 ;
    %load/vec4 v0000025511b32620_0;
    %load/vec4 v0000025511b31ae0_0;
    %cmp/s;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v0000025511b31ae0_0;
    %assign/vec4 v0000025511b32260_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000025511b32620_0;
    %assign/vec4 v0000025511b32260_0, 0;
T_4.7 ;
    %load/vec4 v0000025511b32620_0;
    %load/vec4 v0000025511b31ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0000025511b31ae0_0;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0000025511b32620_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %load/vec4 v0000025511b32080_0;
    %load/vec4 v0000025511b32580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.12, 8;
    %load/vec4 v0000025511b32580_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v0000025511b32080_0;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %cmp/s;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0000025511b32080_0;
    %load/vec4 v0000025511b32580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0000025511b32580_0;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0000025511b32080_0;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %assign/vec4 v0000025511b330c0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000025511b32620_0;
    %load/vec4 v0000025511b31ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0000025511b31ae0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0000025511b32620_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0000025511b330c0_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025511b32800_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b32800_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025511acb950;
T_5 ;
    %wait E_0000025511a8a480;
    %load/vec4 v0000025511b33af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b33660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b31c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b32940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b321c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b33840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025511b33700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025511b33480_0;
    %assign/vec4 v0000025511b33660_0, 0;
    %load/vec4 v0000025511b335c0_0;
    %assign/vec4 v0000025511b31c20_0, 0;
    %load/vec4 v0000025511b31cc0_0;
    %assign/vec4 v0000025511b32940_0, 0;
    %load/vec4 v0000025511b32a80_0;
    %assign/vec4 v0000025511b321c0_0, 0;
    %load/vec4 v0000025511b32760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025511b33840_0, 0;
    %load/vec4 v0000025511b326c0_0;
    %assign/vec4 v0000025511b33700_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025511b33840_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025511add570;
T_6 ;
    %vpi_call 2 23 "$dumpfile", "wave_cnn_with_pool.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025511add570 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025511b35530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025511b34450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025511b339b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025511b34450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025511b339b0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0000025511b33cd0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025511b339b0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000025511add570;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000025511b35530_0;
    %inv;
    %store/vec4 v0000025511b35530_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_cnn_top_with_pool.v";
    "cnn_top_with_pool.v";
    "batchnorm_scale_shift.v";
    "conv3x3_single_ch.v";
    "linebuffer_3x3.v";
    "leaky_relu.v";
    "maxpool2x2.v";
