============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 20 2025  08:13:18 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Combinational    Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                      26809  85410.396 33821.451       58789.116  2873.826   5042.448  18705.006   0.000        0.000    0.000   0.000   119231.847 
  u_exec0_u_alu                      biriscv_alu                 1318   3475.062  1482.972        3081.420    70.110    323.532      0.000   0.000        0.000    0.000   0.000     4958.034 
  u_exec1_u_alu                      biriscv_alu_1167            1345   3452.832  1475.901        3004.128   130.302    318.402      0.000   0.000        0.000    0.000   0.000     4928.733 
  u_frontend_u_decode_genblk1.u_dec0 biriscv_decoder              158    595.422   136.120         546.174     5.814     43.434      0.000   0.000        0.000    0.000   0.000      731.542 
  u_frontend_u_decode_genblk1.u_dec1 biriscv_decoder_2471         163    588.924   149.557         524.970     8.208     55.746      0.000   0.000        0.000    0.000   0.000      738.481 
