Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan  4 02:00:33 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.926        0.000                      0                   88        0.163        0.000                      0                   88        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.926        0.000                      0                   88        0.163        0.000                      0                   88        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 5.610ns (69.725%)  route 2.436ns (30.275%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.552     5.073    A/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  A/left_motor_reg[9]/Q
                         net (fo=14, routed)          0.982     6.511    A/m0/pwm_0/A[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841    10.352 r  A/m0/pwm_0/count_duty0/P[12]
                         net (fo=2, routed)           1.167    11.519    A/m0/pwm_0/count_duty0_n_93
    SLICE_X12Y60         LUT4 (Prop_lut4_I2_O)        0.124    11.643 r  A/m0/pwm_0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.643    A/m0/pwm_0/PWM0_carry_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.176    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.293    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.522 r  A/m0/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.287    12.809    A/m0/pwm_0/PWM0_carry__1_n_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.310    13.119 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000    13.119    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X15Y62         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X15Y62         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y62         FDCE (Setup_fdce_C_D)        0.031    15.045    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 5.610ns (71.567%)  route 2.229ns (28.433%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.552     5.073    A/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  A/left_motor_reg[9]/Q
                         net (fo=14, routed)          0.647     6.176    A/m1/pwm_0/A[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    10.017 r  A/m1/pwm_0/count_duty0/P[12]
                         net (fo=2, routed)           1.177    11.193    A/m1/pwm_0/count_duty0_n_93
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    11.317 r  A/m1/pwm_0/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.317    A/m1/pwm_0/PWM0_carry_i_7__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.850 r  A/m1/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.850    A/m1/pwm_0/PWM0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  A/m1/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.967    A/m1/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.196 r  A/m1/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.406    12.602    A/m1/pwm_0/PWM0_carry__1_n_1
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.310    12.912 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    12.912    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X13Y66         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.433    14.774    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)        0.029    15.040    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.525ns (37.585%)  route 2.532ns (62.415%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.549     5.070    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  A/m1/pwm_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  A/m1/pwm_0/count_reg[10]/Q
                         net (fo=4, routed)           1.151     6.677    A/m1/pwm_0/count_reg[10]
    SLICE_X12Y64         LUT4 (Prop_lut4_I3_O)        0.124     6.801 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          1.381     8.182    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.306 r  A/m1/pwm_0/count[8]_i_4__0/O
                         net (fo=1, routed)           0.000     8.306    A/m1/pwm_0/count[8]_i_4__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.856 r  A/m1/pwm_0/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.856    A/m1/pwm_0/count_reg[8]_i_1__0_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.127 r  A/m1/pwm_0/count_reg[12]_i_1__0/CO[0]
                         net (fo=1, routed)           0.000     9.127    A/m1/pwm_0/count_reg[12]_i_1__0_n_3
    SLICE_X11Y67         FDCE                                         r  A/m1/pwm_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.433    14.774    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y67         FDCE                                         r  A/m1/pwm_0/count_reg[12]/C
                         clock pessimism              0.271    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y67         FDCE (Setup_fdce_C_D)        0.046    15.056    A/m1/pwm_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.525ns (37.813%)  route 2.508ns (62.187%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.555     5.076    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  A/m0/pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  A/m0/pwm_0/count_reg[5]/Q
                         net (fo=4, routed)           1.130     6.662    A/m0/pwm_0/count_reg[5]
    SLICE_X12Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  A/m0/pwm_0/PWM_i_2/O
                         net (fo=14, routed)          1.378     8.164    A/m0/pwm_0/PWM_i_2_n_0
    SLICE_X11Y61         LUT5 (Prop_lut5_I0_O)        0.124     8.288 r  A/m0/pwm_0/count[8]_i_4/O
                         net (fo=1, routed)           0.000     8.288    A/m0/pwm_0/count[8]_i_4_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.838 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.838    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.109 r  A/m0/pwm_0/count_reg[12]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.109    A/m0/pwm_0/count_reg[12]_i_1_n_3
    SLICE_X11Y62         FDCE                                         r  A/m0/pwm_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.437    14.778    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  A/m0/pwm_0/count_reg[12]/C
                         clock pessimism              0.271    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y62         FDCE (Setup_fdce_C_D)        0.046    15.060    A/m0/pwm_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 B/u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.952ns (25.224%)  route 2.822ns (74.776%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.609     5.130    B/u1/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  B/u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.586 r  B/u1/count_reg[1]/Q
                         net (fo=2, routed)           0.960     6.546    B/u1/count[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124     6.670 f  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.575     7.245    B/u1/trig_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.369 f  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.330     7.699    B/u1/trig_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.823 f  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          0.436     8.259    B/u1/count[23]_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.521     8.904    B/u1/trig0
    SLICE_X2Y80          FDCE                                         r  B/u1/trig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.839    B/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X2Y80          FDCE (Setup_fdce_C_CE)      -0.169    14.893    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 B/u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.952ns (23.987%)  route 3.017ns (76.013%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.609     5.130    B/u1/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  B/u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.586 f  B/u1/count_reg[1]/Q
                         net (fo=2, routed)           0.960     6.546    B/u1/count[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.575     7.245    B/u1/trig_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.330     7.699    B/u1/trig_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          1.152     8.975    B/u1/count[23]_i_2_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  B/u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.099    B/u1/count[22]_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  B/u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499    14.840    B/u1/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.271    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y82          FDCE (Setup_fdce_C_D)        0.031    15.107    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 B/u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.981ns (24.538%)  route 3.017ns (75.462%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.609     5.130    B/u1/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  B/u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.586 f  B/u1/count_reg[1]/Q
                         net (fo=2, routed)           0.960     6.546    B/u1/count[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.575     7.245    B/u1/trig_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.330     7.699    B/u1/trig_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          1.152     8.975    B/u1/count[23]_i_2_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.153     9.128 r  B/u1/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.128    B/u1/count[23]_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  B/u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499    14.840    B/u1/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  B/u1/count_reg[23]/C
                         clock pessimism              0.271    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y82          FDCE (Setup_fdce_C_D)        0.075    15.151    B/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.021ns (30.013%)  route 2.381ns (69.987%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.536     5.057    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.478     5.535 f  clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.752     6.287    clk1/cnt_reg[2]
    SLICE_X43Y74         LUT5 (Prop_lut5_I2_O)        0.295     6.582 f  clk1/cnt[5]_i_4__0/O
                         net (fo=4, routed)           0.505     7.087    clk1/cnt[5]_i_4__0_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  clk1/cnt[5]_i_2__0/O
                         net (fo=8, routed)           0.555     7.766    clk1/cnt[5]_i_2__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.890 r  clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.569     8.459    clk1/cnt[5]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.422    14.763    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[1]/C
                         clock pessimism              0.294    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.498    clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.021ns (30.013%)  route 2.381ns (69.987%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.536     5.057    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.478     5.535 f  clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.752     6.287    clk1/cnt_reg[2]
    SLICE_X43Y74         LUT5 (Prop_lut5_I2_O)        0.295     6.582 f  clk1/cnt[5]_i_4__0/O
                         net (fo=4, routed)           0.505     7.087    clk1/cnt[5]_i_4__0_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  clk1/cnt[5]_i_2__0/O
                         net (fo=8, routed)           0.555     7.766    clk1/cnt[5]_i_2__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.890 r  clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.569     8.459    clk1/cnt[5]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.422    14.763    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/C
                         clock pessimism              0.294    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.498    clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.021ns (30.013%)  route 2.381ns (69.987%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.536     5.057    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.478     5.535 f  clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.752     6.287    clk1/cnt_reg[2]
    SLICE_X43Y74         LUT5 (Prop_lut5_I2_O)        0.295     6.582 f  clk1/cnt[5]_i_4__0/O
                         net (fo=4, routed)           0.505     7.087    clk1/cnt[5]_i_4__0_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  clk1/cnt[5]_i_2__0/O
                         net (fo=8, routed)           0.555     7.766    clk1/cnt[5]_i_2__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.890 r  clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.569     8.459    clk1/cnt[5]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.422    14.763    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[3]/C
                         clock pessimism              0.294    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.498    clk1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.553     1.436    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  B/clk1/cnt_reg[6]/Q
                         net (fo=5, routed)           0.110     1.687    B/clk1/cnt_reg[6]
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.732 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.732    B/clk1/cnt[0]_i_1_n_0
    SLICE_X46Y70         FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.821     1.948    B/clk1/clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.120     1.569    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.012%)  route 0.179ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    B/u1/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  B/u1/count_reg[4]/Q
                         net (fo=4, routed)           0.179     1.785    B/u1/count[4]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  B/u1/trig_i_2/O
                         net (fo=1, routed)           0.000     1.830    B/u1/next_trig
    SLICE_X2Y80          FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.981    B/u1/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.120     1.623    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.250%)  route 0.163ns (46.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.548     1.431    clk1/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.163     1.736    clk1/cnt_reg[0]
    SLICE_X42Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    clk1/cnt[4]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.815     1.942    clk1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  clk1/cnt_reg[4]/C
                         clock pessimism             -0.498     1.444    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.120     1.564    clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.870%)  route 0.175ns (48.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.548     1.431    clk1/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.175     1.748    clk1/cnt_reg[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.048     1.796 r  clk1/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    clk1/cnt[2]_i_1__0_n_0
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.816     1.943    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[2]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.131     1.576    clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.553     1.436    B/clk1/clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.117     1.718    B/clk1/cnt_reg[0]
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    B/clk1/cnt[4]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.821     1.948    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.092     1.541    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.554     1.437    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  B/clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.133     1.711    B/clk1/cnt_reg[5]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  B/clk1/cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.756    B/clk1/cnt[5]_i_3_n_0
    SLICE_X47Y69         FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.822     1.949    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.092     1.529    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.470%)  route 0.175ns (48.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.548     1.431    clk1/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.175     1.748    clk1/cnt_reg[0]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  clk1/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    clk1/cnt[1]_i_1__0_n_0
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.816     1.943    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[1]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.120     1.565    clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.245%)  route 0.163ns (43.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.548     1.431    clk1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  clk1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  clk1/cnt_reg[4]/Q
                         net (fo=8, routed)           0.163     1.758    clk1/cnt_reg[4]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  clk1/cnt[5]_i_3__0/O
                         net (fo=1, routed)           0.000     1.803    clk1/cnt[5]_i_3__0_n_0
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.816     1.943    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[5]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.121     1.566    clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.401%)  route 0.162ns (43.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.549     1.432    clk1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.162     1.758    clk1/cnt_reg[5]
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  clk1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    clk1/cnt[6]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  clk1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.815     1.942    clk1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  clk1/cnt_reg[6]/C
                         clock pessimism             -0.498     1.444    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121     1.565    clk1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.340%)  route 0.156ns (45.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.554     1.437    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  B/clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.156     1.735    B/clk1/cnt_reg[5]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  B/clk1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.780    B/clk1/cnt[6]_i_1_n_0
    SLICE_X47Y70         FDRE                                         r  B/clk1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.821     1.948    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  B/clk1/cnt_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.091     1.541    B/clk1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y74   A/l_IN_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y74   A/l_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   A/left_motor_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y59   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y59   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y59   A/m0/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y74   A/l_IN_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y74   A/l_IN_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62   A/m0/pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y64   A/m1/pwm_0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   A/m1/pwm_0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   A/m1/pwm_0/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A/m1/pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y64   A/m1/pwm_0/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y64   A/m1/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y64   A/m1/pwm_0/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y59   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   A/m0/pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   A/m0/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y59   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y59   A/m0/pwm_0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y59   A/m0/pwm_0/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   A/m0/pwm_0/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   A/m0/pwm_0/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   A/m0/pwm_0/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   A/m0/pwm_0/count_reg[7]/C



