  write_verilog -no_physical_only_cells -force_no_output_references {INT_R PO_RES ESD_CORNERD}  ZHUIIO_ICC_0318.v
