FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 TOSHIBA CORPORATION
/* bench 14430.3.0 319ead63bb0f */
/* bench 14430.3.1 4a8c9e6722e4 */
/* bench 14430.3.2 eac996cab9eb */
/* bench 14430.3.3 0e46061c137d */
/* bench 14430.3.4 3caf31835f79 */
/* bench 14430.3.5 52354c3e8b01 */
/* bench 14430.3.6 992ac38ea13e */
/* bench 14430.3.7 62bf1d5a5fa7 */
/* bench 14430.3.8 e8abe5ddd5b2 */
/* bench 14430.3.9 c94362282252 */
/* bench 14430.3.10 337e0db85422 */
/* bench 14430.3.11 e0e974f042c3 */

#ifndef __VISCONTI_PINCTRL_COMMON_H__
#define __VISCONTI_PINCTRL_COMMON_H__

struct pinctrl_pin_desc;

/* PIN */
#define VISCONTI_PINS(pins_name, ...)  \
	static const unsigned int pins_name ## _pins[] = { __VA_ARGS__ }

struct visconti_desc_pin {
	struct pinctrl_pin_desc pin;
	unsigned int dsel_offset;
	unsigned int dsel_shift;
	unsigned int pude_offset;
	unsigned int pudsel_offset;
/* bench 22910.2.0 bad378327608 */
/* bench 22910.2.1 1ae347a45df8 */
/* bench 22910.2.2 993898ea24ac */
/* bench 22910.2.3 d36e8939a055 */
/* bench 22910.2.4 71fb7b259e44 */
/* bench 22910.2.5 a3c7231a1391 */
/* bench 22910.2.6 95846a6f0dc4 */
/* bench 22910.2.7 9159ddd296fd */
/* bench 22910.2.8 1147337694af */
/* bench 22910.2.9 10560afb6a08 */
/* bench 22910.2.10 168b38e1d9c1 */

#define VISCONTI_PIN(_pin, dsel, d_sh, pude, pudsel, p_sh)	\
{								\
	.pin = _pin,						\
	.dsel_offset = dsel,					\
	.dsel_shift = d_sh,					\
	.pude_offset = pude,					\
	.pudsel_offset = pudsel,				\
	.pud_shift = p_sh,					\
}

/* Group */
#define VISCONTI_GROUPS(groups_name, ...)	\
	static const char * const groups_name ## _grps[] = { __VA_ARGS__ }

struct visconti_mux {
	unsigned int offset;
	unsigned int mask;
	unsigned int val;
};

struct visconti_pin_group {
	const char *name;
	const unsigned int *pins;
	unsigned int nr_pins;
	struct visconti_mux mux;
};

#define VISCONTI_PIN_GROUP(group_name, off, msk, v)	\
{							\
	.name = __stringify(group_name) "_grp",		\
	.pins = group_name ## _pins,			\
	.nr_pins = ARRAY_SIZE(group_name ## _pins),	\
	.mux = {					\
		.offset = off,				\
		.mask = msk,				\
		.val = v,				\
	}						\
}

/* MUX */
struct visconti_pin_function {
	const char *name;
/* bench 118.2.0 cdee5563eb1e */
/* bench 118.2.1 b542695ddec9 */
/* bench 118.2.2 b32c817d81c4 */
};

#define VISCONTI_PIN_FUNCTION(func)		\
{						\
	.name = #func,				\
	.groups = func ## _grps,		\
	.nr_groups = ARRAY_SIZE(func ## _grps),	\
}

/* chip dependent data */
struct visconti_pinctrl_devdata {
	const struct visconti_desc_pin *pins;
	unsigned int nr_pins;
	const struct visconti_pin_group *groups;
	unsigned int nr_groups;
	const struct visconti_pin_function *functions;
	unsigned int nr_functions;

	const struct visconti_mux *gpio_mux;

	void (*unlock)(void __iomem *base);
};

int visconti_pinctrl_probe(struct platform_device *pdev,
			   const struct visconti_pinctrl_devdata *devdata);

#endif /* __VISCONTI_PINCTRL_COMMON_H__ */
