\t (00:00:01) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:01)     Journal start - Tue Jan 23 20:12:10 2018
\t (00:00:01)         Host=WYU User=WangYu Pid=6748 CPUs=4
\t (00:00:01) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe -sq -product Allegro_PCB_Design_Planner
\t (00:00:01) 
\t (00:00:03) Opening existing design...
\d (00:00:04) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd
\i (00:00:04) trapsize 7602
\i (00:00:04) trapsize 7398
\i (00:00:04) trapsize 7637
\i (00:00:05) trapsize 6365
\i (00:00:05) trapsize 6365
\i (00:00:06) exit 
\t (00:00:06)     Journal end - Tue Jan 23 20:12:15 2018
