Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jan 11 14:10:05 2025
| Host         : Javi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Impl_MIPS_timing_summary_routed.rpt -pb Impl_MIPS_timing_summary_routed.pb -rpx Impl_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Impl_MIPS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.309        0.000                      0                 2588        0.076        0.000                      0                 2588        4.500        0.000                       0                  1301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.309        0.000                      0                 2588        0.076        0.000                      0                 2588        4.500        0.000                       0                  1301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.687ns (28.498%)  route 6.742ns (71.501%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          1.091    14.722    cpu/PC_c/E[0]
    SLICE_X7Y122         FDCE                                         r  cpu/PC_c/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.573    14.995    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  cpu/PC_c/Q_reg[5]/C
                         clock pessimism              0.276    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X7Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.031    cpu/PC_c/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.687ns (29.112%)  route 6.543ns (70.888%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.892    14.523    cpu/PC_c/E[0]
    SLICE_X9Y122         FDCE                                         r  cpu/PC_c/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.494    14.916    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X9Y122         FDCE                                         r  cpu/PC_c/Q_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDCE (Setup_fdce_C_CE)      -0.205    14.935    cpu/PC_c/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -14.523    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 2.687ns (29.142%)  route 6.533ns (70.858%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.882    14.514    cpu/PC_c/E[0]
    SLICE_X11Y125        FDCE                                         r  cpu/PC_c/Q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.494    14.916    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X11Y125        FDCE                                         r  cpu/PC_c/Q_reg[10]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDCE (Setup_fdce_C_CE)      -0.205    14.935    cpu/PC_c/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 2.687ns (29.000%)  route 6.579ns (71.000%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.928    14.559    cpu/PC_c/E[0]
    SLICE_X4Y126         FDCE                                         r  cpu/PC_c/Q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.572    14.994    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  cpu/PC_c/Q_reg[14]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X4Y126         FDCE (Setup_fdce_C_CE)      -0.205    15.013    cpu/PC_c/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 2.687ns (29.000%)  route 6.579ns (71.000%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.928    14.559    cpu/PC_c/E[0]
    SLICE_X4Y126         FDCE                                         r  cpu/PC_c/Q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.572    14.994    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  cpu/PC_c/Q_reg[15]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X4Y126         FDCE (Setup_fdce_C_CE)      -0.205    15.013    cpu/PC_c/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.687ns (29.185%)  route 6.520ns (70.815%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.869    14.500    cpu/PC_c/E[0]
    SLICE_X10Y122        FDCE                                         r  cpu/PC_c/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.497    14.919    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X10Y122        FDCE                                         r  cpu/PC_c/Q_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDCE (Setup_fdce_C_CE)      -0.169    14.974    cpu/PC_c/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.687ns (29.185%)  route 6.520ns (70.815%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.869    14.500    cpu/PC_c/E[0]
    SLICE_X10Y122        FDCE                                         r  cpu/PC_c/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.497    14.919    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X10Y122        FDCE                                         r  cpu/PC_c/Q_reg[4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDCE (Setup_fdce_C_CE)      -0.169    14.974    cpu/PC_c/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.687ns (29.185%)  route 6.520ns (70.815%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.869    14.500    cpu/PC_c/E[0]
    SLICE_X10Y122        FDCE                                         r  cpu/PC_c/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.497    14.919    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X10Y122        FDCE                                         r  cpu/PC_c/Q_reg[7]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDCE (Setup_fdce_C_CE)      -0.169    14.974    cpu/PC_c/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.687ns (28.957%)  route 6.592ns (71.043%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.941    14.573    cpu/PC_c/E[0]
    SLICE_X6Y131         FDCE                                         r  cpu/PC_c/Q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.577    14.999    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  cpu/PC_c/Q_reg[28]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDCE (Setup_fdce_C_CE)      -0.169    15.054    cpu/PC_c/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.687ns (28.957%)  route 6.592ns (71.043%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.691     5.293    cpu/c_ControlUnit/clk_i_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=120, routed)         1.639     7.450    cpu/c_ControlUnit/FSM_onehot_current_state_reg[12]_0[4]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.152     7.602 r  cpu/c_ControlUnit/i__carry__3_i_9/O
                         net (fo=81, routed)          1.177     8.779    cpu/c_ControlUnit/FSM_onehot_current_state_reg[7]_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.326     9.105 r  cpu/c_ControlUnit/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.105    cpu/c_alu/Q_reg[19]_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.655 r  cpu/c_alu/result_internal0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.655    cpu/c_alu/result_internal0_inferred__0/i__carry__3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  cpu/c_alu/result_internal0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.769    cpu/c_alu/result_internal0_inferred__0/i__carry__4_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  cpu/c_alu/result_internal0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.883    cpu/c_alu/result_internal0_inferred__0/i__carry__5_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 f  cpu/c_alu/result_internal0_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.669    10.792    cpu/c_ControlUnit/Q[31]_i_10_0[2]
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.302    11.094 r  cpu/c_ControlUnit/Q[31]_i_24/O
                         net (fo=1, routed)           0.630    11.724    cpu/c_ControlUnit/Q[31]_i_24_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124    11.848 f  cpu/c_ControlUnit/Q[31]_i_10/O
                         net (fo=1, routed)           0.608    12.455    cpu/instruction_register/Q_reg[31]_5
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124    12.579 f  cpu/instruction_register/Q[31]_i_5/O
                         net (fo=1, routed)           0.928    13.507    cpu/instruction_register/Q[31]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    13.631 r  cpu/instruction_register/Q[31]_i_1__1/O
                         net (fo=32, routed)          0.941    14.573    cpu/PC_c/E[0]
    SLICE_X6Y131         FDCE                                         r  cpu/PC_c/Q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.577    14.999    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  cpu/PC_c/Q_reg[31]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDCE (Setup_fdce_C_CE)      -0.169    15.054    cpu/PC_c/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.051%)  route 0.279ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.563     1.482    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X12Y117        FDCE                                         r  cpu/rf_B/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  cpu/rf_B/Q_reg[4]/Q
                         net (fo=2, routed)           0.279     1.925    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.426%)  route 0.286ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.557     1.476    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X12Y123        FDCE                                         r  cpu/rf_B/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDCE (Prop_fdce_C_Q)         0.164     1.640 r  cpu/rf_B/Q_reg[2]/Q
                         net (fo=2, routed)           0.286     1.927    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.296%)  route 0.310ns (68.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.589     1.508    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X5Y119         FDCE                                         r  cpu/rf_B/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  cpu/rf_B/Q_reg[8]/Q
                         net (fo=2, routed)           0.310     1.959    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.570%)  route 0.355ns (68.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.562     1.481    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X12Y131        FDCE                                         r  cpu/rf_B/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  cpu/rf_B/Q_reg[10]/Q
                         net (fo=3, routed)           0.355     2.001    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.086%)  route 0.332ns (66.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.588     1.507    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  cpu/rf_B/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  cpu/rf_B/Q_reg[12]/Q
                         net (fo=2, routed)           0.332     2.003    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 displ_contr/current_addr_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.749%)  route 0.238ns (59.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.561     1.480    displ_contr/CLK
    SLICE_X8Y119         FDPE                                         r  displ_contr/current_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  displ_contr/current_addr_reg[8]/Q
                         net (fo=3, routed)           0.238     1.883    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.870     2.035    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.535    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.718    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.589     1.508    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X5Y119         FDCE                                         r  cpu/rf_B/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  cpu/rf_B/Q_reg[5]/Q
                         net (fo=2, routed)           0.372     2.022    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/rf_B/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.507%)  route 0.357ns (68.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.585     1.504    cpu/rf_B/clk_i_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  cpu/rf_B/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  cpu/rf_B/Q_reg[13]/Q
                         net (fo=2, routed)           0.357     2.025    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.032    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.849    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/ALU_out_c/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/PC_c/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.642%)  route 0.126ns (40.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.590     1.509    cpu/ALU_out_c/clk_i_IBUF_BUFG
    SLICE_X7Y131         FDCE                                         r  cpu/ALU_out_c/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  cpu/ALU_out_c/Q_reg[31]/Q
                         net (fo=2, routed)           0.126     1.776    cpu/c_ControlUnit/Q_reg[31]_3[31]
    SLICE_X6Y131         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  cpu/c_ControlUnit/Q[31]_i_2/O
                         net (fo=1, routed)           0.000     1.821    cpu/PC_c/D[31]
    SLICE_X6Y131         FDCE                                         r  cpu/PC_c/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.859     2.024    cpu/PC_c/clk_i_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  cpu/PC_c/Q_reg[31]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X6Y131         FDCE (Hold_fdce_C_D)         0.121     1.643    cpu/PC_c/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 displ_contr/displayed_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ_contr/displayed_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.598     1.517    displ_contr/CLK
    SLICE_X1Y103         FDPE                                         r  displ_contr/displayed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  displ_contr/displayed_reg[6]/Q
                         net (fo=2, routed)           0.121     1.779    displ_contr/display[6]
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.871     2.036    displ_contr/CLK
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[7]_lopt_replica/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.071     1.601    displ_contr/displayed_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y126    cpu/ALU_out_c/Q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y125   cpu/ALU_out_c/Q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y124    cpu/ALU_out_c/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y125    cpu/ALU_out_c/Q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y126    cpu/ALU_out_c/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y126    cpu/ALU_out_c/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y125   cpu/ALU_out_c/Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y125   cpu/ALU_out_c/Q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y124    cpu/ALU_out_c/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y124    cpu/ALU_out_c/Q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y125    cpu/ALU_out_c/Q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y125    cpu/ALU_out_c/Q_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y126    cpu/ALU_out_c/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y126    cpu/ALU_out_c/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y125   cpu/ALU_out_c/Q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y125   cpu/ALU_out_c/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y124    cpu/ALU_out_c/Q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y124    cpu/ALU_out_c/Q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y126    cpu/ALU_out_c/Q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y125    cpu/ALU_out_c/Q_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y125    cpu/ALU_out_c/Q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.142ns  (logic 6.363ns (52.408%)  route 5.779ns (47.592%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=7, routed)           2.439    10.154    displ_contr/doutb[2]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.152    10.306 r  displ_contr/val_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.340    13.646    val_display_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    17.403 r  val_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.403    val_display[1]
    R10                                                               r  val_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.944ns  (logic 6.155ns (51.533%)  route 5.789ns (48.467%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=7, routed)           2.439    10.154    displ_contr/doutb[2]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.124    10.278 r  displ_contr/val_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.350    13.628    val_display_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.205 r  val_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.205    val_display[0]
    T10                                                               r  val_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 6.375ns (54.148%)  route 5.398ns (45.852%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=7, routed)           2.432    10.147    displ_contr/doutb[2]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.152    10.299 r  displ_contr/val_display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.966    13.265    val_display_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    17.034 r  val_display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.034    val_display[5]
    T11                                                               r  val_display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 6.112ns (56.045%)  route 4.793ns (43.955%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=7, routed)           2.432    10.147    displ_contr/doutb[2]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124    10.271 r  displ_contr/val_display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.361    12.632    val_display_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.165 r  val_display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.165    val_display[4]
    P15                                                               r  val_display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 6.115ns (60.061%)  route 4.067ns (39.939%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=7, routed)           2.166     9.880    displ_contr/doutb[3]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124    10.004 r  displ_contr/val_display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.901    11.905    val_display_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.443 r  val_display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.443    val_display[6]
    L18                                                               r  val_display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.840ns  (logic 6.071ns (61.697%)  route 3.769ns (38.303%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=7, routed)           1.516     9.230    displ_contr/doutb[1]
    SLICE_X0Y115         LUT4 (Prop_lut4_I2_O)        0.124     9.354 r  displ_contr/val_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.253    11.608    val_display_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.101 r  val_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.101    val_display[2]
    K16                                                               r  val_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 6.358ns (66.412%)  route 3.216ns (33.588%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.658     5.261    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.715 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=7, routed)           1.516     9.230    displ_contr/doutb[1]
    SLICE_X0Y115         LUT4 (Prop_lut4_I3_O)        0.152     9.382 r  displ_contr/val_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700    11.082    val_display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.835 r  val_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.835    val_display[3]
    K13                                                               r  val_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 3.974ns (49.086%)  route 4.122ns (50.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.708     5.310    displ_contr/CLK
    SLICE_X5Y103         FDPE                                         r  displ_contr/displayed_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  displ_contr/displayed_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.122     9.888    lopt_6
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.405 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.405    display[6]
    K2                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.144ns (54.012%)  route 3.529ns (45.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.709     5.311    displ_contr/CLK
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  displ_contr/displayed_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.529     9.259    lopt_7
    U13                  OBUF (Prop_obuf_I_O)         3.725    12.984 r  display_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.984    display[7]
    U13                                                               r  display[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.030ns (53.263%)  route 3.537ns (46.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.709     5.311    displ_contr/CLK
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  displ_contr/displayed_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.537     9.304    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.878 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.878    display[2]
    T9                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displ_contr/displayed_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.377ns (80.909%)  route 0.325ns (19.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.598     1.517    displ_contr/CLK
    SLICE_X1Y103         FDCE                                         r  displ_contr/displayed_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  displ_contr/displayed_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.325     1.983    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.220 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.220    display[0]
    J17                                                               r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.377ns (79.579%)  route 0.353ns (20.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.598     1.517    displ_contr/CLK
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  displ_contr/displayed_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.353     2.012    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.248 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.248    display[1]
    J18                                                               r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.394ns (77.502%)  route 0.405ns (22.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.597     1.516    displ_contr/CLK
    SLICE_X0Y107         FDPE                                         r  displ_contr/displayed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  displ_contr/displayed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.405     2.062    lopt_3
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.315 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.315    display[3]
    J14                                                               r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.392ns (69.903%)  route 0.599ns (30.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.599     1.518    displ_contr/CLK
    SLICE_X0Y102         FDPE                                         r  displ_contr/displayed_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  displ_contr/displayed_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.599     2.259    lopt_4
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.509 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.509    display[4]
    P14                                                               r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.393ns (63.612%)  route 0.797ns (36.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.599     1.518    displ_contr/CLK
    SLICE_X1Y102         FDPE                                         r  displ_contr/displayed_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  displ_contr/displayed_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.797     2.456    lopt_5
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.709 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.709    display[5]
    T14                                                               r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.416ns (55.513%)  route 1.135ns (44.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.598     1.517    displ_contr/CLK
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  displ_contr/displayed_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.135     2.793    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.068 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.068    display[2]
    T9                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.435ns (55.780%)  route 1.138ns (44.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.598     1.517    displ_contr/CLK
    SLICE_X0Y103         FDPE                                         r  displ_contr/displayed_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.128     1.645 r  displ_contr/displayed_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.138     2.783    lopt_7
    U13                  OBUF (Prop_obuf_I_O)         1.307     4.090 r  display_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.090    display[7]
    U13                                                               r  display[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.944ns (69.035%)  route 0.872ns (30.965%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.601     1.521    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.106 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=7, routed)           0.524     2.630    displ_contr/doutb[2]
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.046     2.676 r  displ_contr/val_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     3.024    val_display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.337 r  val_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.337    val_display[3]
    K13                                                               r  val_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displ_contr/displayed_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.360ns (47.303%)  route 1.515ns (52.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.597     1.516    displ_contr/CLK
    SLICE_X5Y103         FDPE                                         r  displ_contr/displayed_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  displ_contr/displayed_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.515     3.172    lopt_6
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.390 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.390    display[6]
    K2                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.824ns (62.376%)  route 1.100ns (37.624%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.601     1.521    cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.106 r  cpu/mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=7, routed)           0.524     2.630    displ_contr/doutb[2]
    SLICE_X0Y115         LUT4 (Prop_lut4_I3_O)        0.045     2.675 r  displ_contr/val_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.576     3.251    val_display_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.446 r  val_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.446    val_display[2]
    K16                                                               r  val_display[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1364 Endpoints
Min Delay          1364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[20][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X9Y133         FDCE                                         f  cpu/rf/registers_reg[20][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X9Y133         FDCE                                         r  cpu/rf/registers_reg[20][14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[20][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X9Y133         FDCE                                         f  cpu/rf/registers_reg[20][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X9Y133         FDCE                                         r  cpu/rf/registers_reg[20][16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[20][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X9Y133         FDCE                                         f  cpu/rf/registers_reg[20][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X9Y133         FDCE                                         r  cpu/rf/registers_reg[20][19]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[20][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X9Y133         FDCE                                         f  cpu/rf/registers_reg[20][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X9Y133         FDCE                                         r  cpu/rf/registers_reg[20][26]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[20][28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X9Y133         FDCE                                         f  cpu/rf/registers_reg[20][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X9Y133         FDCE                                         r  cpu/rf/registers_reg[20][28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[27][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X8Y133         FDCE                                         f  cpu/rf/registers_reg[27][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X8Y133         FDCE                                         r  cpu/rf/registers_reg[27][14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[27][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X8Y133         FDCE                                         f  cpu/rf/registers_reg[27][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X8Y133         FDCE                                         r  cpu/rf/registers_reg[27][15]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[27][17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X8Y133         FDCE                                         f  cpu/rf/registers_reg[27][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X8Y133         FDCE                                         r  cpu/rf/registers_reg[27][17]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[27][18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X8Y133         FDCE                                         f  cpu/rf/registers_reg[27][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X8Y133         FDCE                                         r  cpu/rf/registers_reg[27][18]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/rf/registers_reg[27][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.897ns  (logic 1.480ns (13.578%)  route 9.417ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        9.417    10.897    cpu/rf/rst_i_IBUF
    SLICE_X8Y133         FDCE                                         f  cpu/rf/registers_reg[27][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.501     4.923    cpu/rf/clk_i_IBUF_BUFG
    SLICE_X8Y133         FDCE                                         r  cpu/rf/registers_reg[27][19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.245ns (36.810%)  route 0.421ns (63.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.421     0.667    freq_div_inst1/E[0]
    SLICE_X0Y101         FDCE                                         r  freq_div_inst1/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.872     2.037    freq_div_inst1/CLK
    SLICE_X0Y101         FDCE                                         r  freq_div_inst1/counter_reg[28]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.245ns (36.810%)  route 0.421ns (63.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.421     0.667    freq_div_inst1/E[0]
    SLICE_X0Y101         FDCE                                         r  freq_div_inst1/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.872     2.037    freq_div_inst1/CLK
    SLICE_X0Y101         FDCE                                         r  freq_div_inst1/counter_reg[29]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.245ns (36.810%)  route 0.421ns (63.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.421     0.667    freq_div_inst1/E[0]
    SLICE_X0Y101         FDCE                                         r  freq_div_inst1/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.872     2.037    freq_div_inst1/CLK
    SLICE_X0Y101         FDCE                                         r  freq_div_inst1/counter_reg[31]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.247ns (36.467%)  route 0.431ns (63.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        0.431     0.678    freq_div_inst1/AR[0]
    SLICE_X0Y94          FDCE                                         f  freq_div_inst1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.877     2.042    freq_div_inst1/CLK
    SLICE_X0Y94          FDCE                                         r  freq_div_inst1/counter_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.247ns (34.451%)  route 0.471ns (65.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        0.471     0.718    freq_div_inst1/AR[0]
    SLICE_X2Y95          FDCE                                         f  freq_div_inst1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.877     2.042    freq_div_inst1/CLK
    SLICE_X2Y95          FDCE                                         r  freq_div_inst1/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.247ns (34.451%)  route 0.471ns (65.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_i_IBUF_inst/O
                         net (fo=1298, routed)        0.471     0.718    freq_div_inst1/AR[0]
    SLICE_X2Y95          FDCE                                         f  freq_div_inst1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.877     2.042    freq_div_inst1/CLK
    SLICE_X2Y95          FDCE                                         r  freq_div_inst1/counter_reg[4]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.245ns (33.294%)  route 0.492ns (66.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.492     0.737    freq_div_inst1/E[0]
    SLICE_X0Y99          FDCE                                         r  freq_div_inst1/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.878     2.043    freq_div_inst1/CLK
    SLICE_X0Y99          FDCE                                         r  freq_div_inst1/counter_reg[17]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.245ns (33.294%)  route 0.492ns (66.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.492     0.737    freq_div_inst1/E[0]
    SLICE_X0Y99          FDCE                                         r  freq_div_inst1/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.878     2.043    freq_div_inst1/CLK
    SLICE_X0Y99          FDCE                                         r  freq_div_inst1/counter_reg[18]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.245ns (33.294%)  route 0.492ns (66.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.492     0.737    freq_div_inst1/E[0]
    SLICE_X0Y99          FDCE                                         r  freq_div_inst1/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.878     2.043    freq_div_inst1/CLK
    SLICE_X0Y99          FDCE                                         r  freq_div_inst1/counter_reg[20]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            freq_div_inst1/freq_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.238%)  route 0.493ns (66.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_i_IBUF_inst/O
                         net (fo=66, routed)          0.493     0.738    freq_div_inst1/E[0]
    SLICE_X1Y100         FDCE                                         r  freq_div_inst1/freq_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.872     2.037    freq_div_inst1/CLK
    SLICE_X1Y100         FDCE                                         r  freq_div_inst1/freq_o_reg/C





