{
  "name": "core::core_arch::aarch64::neon::generated::vcopy_laneq_u8",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:4326:1: 4329:15",
  "src": "pub fn vcopy_laneq_u8<const LANE1: i32, const LANE2: i32>(\n    a: uint8x8_t,\n    b: uint8x16_t,\n) -> uint8x8_t {\n    static_assert_uimm_bits!(LANE1, 3);\n    static_assert_uimm_bits!(LANE2, 4);\n    let a: uint8x16_t =\n        unsafe { simd_shuffle!(a, a, [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]) };\n    unsafe {\n        match LANE1 & 0b111 {\n            0 => simd_shuffle!(a, b, [16 + LANE2 as u32, 1, 2, 3, 4, 5, 6, 7]),\n            1 => simd_shuffle!(a, b, [0, 16 + LANE2 as u32, 2, 3, 4, 5, 6, 7]),\n            2 => simd_shuffle!(a, b, [0, 1, 16 + LANE2 as u32, 3, 4, 5, 6, 7]),\n            3 => simd_shuffle!(a, b, [0, 1, 2, 16 + LANE2 as u32, 4, 5, 6, 7]),\n            4 => simd_shuffle!(a, b, [0, 1, 2, 3, 16 + LANE2 as u32, 5, 6, 7]),\n            5 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 16 + LANE2 as u32, 6, 7]),\n            6 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 16 + LANE2 as u32, 7]),\n            7 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 16 + LANE2 as u32]),\n            _ => unreachable_unchecked(),\n        }\n    }\n}"
}