{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 03:26:35 2019 " "Info: Processing started: Tue Oct 08 03:26:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[7\] " "Info: Pin dataBus\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[7] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[6\] " "Info: Pin dataBus\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[6] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[5\] " "Info: Pin dataBus\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[5] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[4\] " "Info: Pin dataBus\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[4] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[3\] " "Info: Pin dataBus\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[3] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[2\] " "Info: Pin dataBus\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[2] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[1\] " "Info: Pin dataBus\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[1] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[0\] " "Info: Pin dataBus\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { dataBus[0] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 1296 1472 384 "dataBus\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[7\] " "Info: Pin out_ROM\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[7] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[6\] " "Info: Pin out_ROM\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[6] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[5\] " "Info: Pin out_ROM\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[5] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[4\] " "Info: Pin out_ROM\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[4] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[3\] " "Info: Pin out_ROM\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[3] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[2\] " "Info: Pin out_ROM\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[2] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[1\] " "Info: Pin out_ROM\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[1] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[0\] " "Info: Pin out_ROM\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { out_ROM[0] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 344 960 1136 360 "out_ROM\[7..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read/write " "Info: Pin read/write not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { read/write } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 568 544 712 584 "read/write" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read/write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_ram " "Info: Pin rom_ram not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { rom_ram } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 448 544 712 464 "rom_ram" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 544 712 384 "clk" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { addr[0] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 352 544 712 368 "addr\[5..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { addr[1] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 352 544 712 368 "addr\[5..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { addr[2] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 352 544 712 368 "addr\[5..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { addr[3] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 352 544 712 368 "addr\[5..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Info: Pin addr\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { addr[4] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 352 544 712 368 "addr\[5..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Info: Pin addr\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { addr[5] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 352 544 712 368 "addr\[5..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "size_of_buffer\[1\] " "Info: Pin size_of_buffer\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { size_of_buffer[1] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 272 544 712 288 "size_of_buffer\[2..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { size_of_buffer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "size_of_buffer\[2\] " "Info: Pin size_of_buffer\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { size_of_buffer[2] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 272 544 712 288 "size_of_buffer\[2..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { size_of_buffer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "size_of_buffer\[0\] " "Info: Pin size_of_buffer\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { size_of_buffer[0] } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 272 544 712 288 "size_of_buffer\[2..0\]" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { size_of_buffer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|lpm_counter0:inst29\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Buffer:inst8\|lpm_counter0:inst29\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/cntr_r3i.tdf" 53 19 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_counter0:inst29|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|lpm_counter0:inst29\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Buffer:inst8\|lpm_counter0:inst29\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/cntr_r3i.tdf" 53 19 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_counter0:inst29|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|lpm_counter0:inst29\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Buffer:inst8\|lpm_counter0:inst29\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/cntr_r3i.tdf" 53 19 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_counter0:inst29|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Buffer:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/cntr_r3i.tdf" 53 19 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Buffer:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/cntr_r3i.tdf" 53 19 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Buffer:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/cntr_r3i.tdf" 53 19 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|inst12 " "Info: Destination node Buffer:inst8\|inst12" {  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { 280 832 880 344 "inst12" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst16 " "Info: Destination node Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst16 " "Info: Destination node Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "MemoryBlock.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/MemoryBlock.bdf" { { 368 544 712 384 "clk" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst15  " "Info: Automatically promoted node Buffer:inst8\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { -160 432 496 -112 "inst15" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst16  " "Info: Automatically promoted node Buffer:inst8\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { -88 432 496 -40 "inst16" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst17  " "Info: Automatically promoted node Buffer:inst8\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { -8 432 496 40 "inst17" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst18  " "Info: Automatically promoted node Buffer:inst8\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { 64 432 496 112 "inst18" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst19  " "Info: Automatically promoted node Buffer:inst8\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { 144 432 496 192 "inst19" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst20  " "Info: Automatically promoted node Buffer:inst8\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { 224 432 496 272 "inst20" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|inst21  " "Info: Automatically promoted node Buffer:inst8\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/Buffer.bdf" { { 304 432 496 352 "inst21" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8  " "Info: Automatically promoted node Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst16 " "Info: Destination node Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|RS-trigger:inst14\|inst6 " "Info: Destination node Buffer:inst8\|RS-trigger:inst14\|inst6" {  } { { "RS-trigger.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/RS-trigger.bdf" { { 120 464 528 168 "inst6" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|RS-trigger:inst14|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8~0 " "Info: Destination node Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8~0" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8  " "Info: Automatically promoted node Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|RS-trigger:inst22\|inst6 " "Info: Destination node Buffer:inst8\|RS-trigger:inst22\|inst6" {  } { { "RS-trigger.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/RS-trigger.bdf" { { 120 464 528 168 "inst6" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|RS-trigger:inst22|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst16 " "Info: Destination node Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8~0 " "Info: Destination node Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8~0" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5/SIFO/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5/SIFO/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 11 16 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 11 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.156 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Buffer:inst8\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LAB_X11_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y5; Fanout = 1; REG Node = 'Buffer:inst8\|lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst8|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.272 ns) 0.735 ns Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w1_n0_mux_dataout~0 2 COMB LAB_X14_Y5 1 " "Info: 2: + IC(0.463 ns) + CELL(0.272 ns) = 0.735 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w1_n0_mux_dataout~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Buffer:inst8|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_g4e.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/mux_g4e.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 1.509 ns Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w1_n0_mux_dataout~1 3 COMB LAB_X14_Y6 1 " "Info: 3: + IC(0.502 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w1_n0_mux_dataout~1'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w1_n0_mux_dataout~0 Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_g4e.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/mux_g4e.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 2.283 ns lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15 4 COMB LAB_X13_Y5 9 " "Info: 4: + IC(0.620 ns) + CELL(0.154 ns) = 2.283 ns; Loc. = LAB_X13_Y5; Fanout = 9; COMB Node = 'lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w1_n0_mux_dataout~1 lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.134 ns) 3.156 ns lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_4jc1:auto_generated\|ram_block1a1~porta_datain_reg0 5 MEM M512_X16_Y6 1 " "Info: 5: + IC(0.739 ns) + CELL(0.134 ns) = 3.156 ns; Loc. = M512_X16_Y6; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_4jc1:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1]~15 lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4jc1.tdf" "" { Text "D:/UNIVER/5/SIFO/Labs/Lab3/db/altsyncram_4jc1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.832 ns ( 26.36 % ) " "Info: Total cell delay = 0.832 ns ( 26.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.324 ns ( 73.64 % ) " "Info: Total interconnect delay = 2.324 ns ( 73.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { Buffer:inst8|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w1_n0_mux_dataout~0 Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w1_n0_mux_dataout~1 lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1]~15 lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[7\] 0 " "Info: Pin \"dataBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[6\] 0 " "Info: Pin \"dataBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[5\] 0 " "Info: Pin \"dataBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[4\] 0 " "Info: Pin \"dataBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[3\] 0 " "Info: Pin \"dataBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[2\] 0 " "Info: Pin \"dataBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[1\] 0 " "Info: Pin \"dataBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[0\] 0 " "Info: Pin \"dataBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[7\] 0 " "Info: Pin \"out_ROM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[6\] 0 " "Info: Pin \"out_ROM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[5\] 0 " "Info: Pin \"out_ROM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[4\] 0 " "Info: Pin \"out_ROM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[3\] 0 " "Info: Pin \"out_ROM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[2\] 0 " "Info: Pin \"out_ROM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[1\] 0 " "Info: Pin \"out_ROM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[0\] 0 " "Info: Pin \"out_ROM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 03:26:39 2019 " "Info: Processing ended: Tue Oct 08 03:26:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
