
## Vector Fixed-Point Arithmetic Functions:

### [Vector Single-Width Saturating Add and Subtract Functions](../rvv-intrinsic-api.md#131-vector-single-width-saturating-add-and-subtract):

**Prototypes:**
``` C
vint8mf8_t __riscv_vsadd_vv_i8mf8_rnu (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rnu (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rnu (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rnu (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rnu (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rnu (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rnu (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rnu (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rnu (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rnu (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rnu (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rnu (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rnu (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rnu (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rnu (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rnu (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rnu (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rnu (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rnu (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rnu (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rnu (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rnu (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rnu (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rnu (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rnu (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rnu (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rnu (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rnu (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rnu (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rnu (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rnu (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rnu (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rnu (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rnu (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rnu (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rnu (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rnu (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rnu (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rnu (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rnu (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rnu (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rnu (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rnu (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rnu (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rnu (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rnu (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rnu (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rnu (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rnu (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rnu (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rnu (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rnu (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rnu (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rnu (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rnu (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rnu (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rnu (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rnu (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rnu (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rnu (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rnu (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rnu (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rnu (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rnu (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rnu (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rnu (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rnu (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rnu (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rnu (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rnu (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rnu (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rnu (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rnu (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rnu (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rnu (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rnu (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rnu (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rnu (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rnu (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rnu (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rnu (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rnu (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rnu (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rnu (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rnu (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rnu (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rnu (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rnu (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rnu (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rnu (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rnu (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rnu (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rnu (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rnu (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rnu (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rnu (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rnu (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rnu (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rnu (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rnu (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rnu (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rnu (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rnu (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rnu (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rnu (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rnu (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rnu (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rnu (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rnu (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rnu (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rnu (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rnu (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rnu (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rnu (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rnu (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rnu (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rnu (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rnu (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rnu (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rnu (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rnu (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rnu (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rnu (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rnu (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rnu (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rnu (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rnu (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rnu (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rnu (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rnu (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rnu (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rnu (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rnu (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rnu (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rnu (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rnu (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rnu (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rnu (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rnu (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rnu (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rnu (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rnu (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rnu (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rnu (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rnu (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rnu (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rnu (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rnu (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rnu (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rnu (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rnu (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rnu (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rnu (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rnu (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rnu (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rnu (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rnu (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rnu (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rnu (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rnu (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rnu (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rnu (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rnu (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rnu (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rnu (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rnu (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rnu (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rnu (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rnu (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rnu (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rnu (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rnu (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rnu (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rnu (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rnu (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rnu (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vv_i8mf8_rne (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rne (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rne (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rne (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rne (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rne (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rne (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rne (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rne (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rne (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rne (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rne (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rne (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rne (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rne (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rne (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rne (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rne (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rne (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rne (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rne (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rne (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rne (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rne (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rne (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rne (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rne (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rne (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rne (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rne (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rne (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rne (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rne (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rne (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rne (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rne (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rne (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rne (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rne (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rne (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rne (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rne (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rne (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rne (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rne (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rne (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rne (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rne (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rne (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rne (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rne (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rne (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rne (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rne (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rne (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rne (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rne (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rne (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rne (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rne (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rne (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rne (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rne (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rne (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rne (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rne (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rne (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rne (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rne (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rne (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rne (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rne (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rne (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rne (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rne (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rne (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rne (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rne (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rne (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rne (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rne (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rne (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rne (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rne (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rne (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rne (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rne (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rne (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rne (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rne (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rne (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rne (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rne (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rne (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rne (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rne (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rne (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rne (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rne (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rne (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rne (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rne (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rne (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rne (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rne (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rne (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rne (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rne (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rne (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rne (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rne (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rne (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rne (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rne (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rne (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rne (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rne (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rne (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rne (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rne (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rne (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rne (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rne (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rne (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rne (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rne (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rne (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rne (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rne (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rne (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rne (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rne (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rne (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rne (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rne (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rne (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rne (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rne (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rne (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rne (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rne (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rne (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rne (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rne (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rne (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rne (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rne (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rne (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rne (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rne (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rne (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rne (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rne (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rne (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rne (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rne (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rne (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rne (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rne (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rne (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rne (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rne (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rne (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rne (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rne (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rne (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rne (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rne (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rne (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rne (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rne (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rne (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rne (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rne (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rne (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rne (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vv_i8mf8_rdn (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rdn (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rdn (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rdn (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rdn (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rdn (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rdn (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rdn (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rdn (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rdn (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rdn (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rdn (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rdn (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rdn (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rdn (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rdn (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rdn (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rdn (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rdn (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rdn (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rdn (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rdn (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rdn (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rdn (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rdn (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rdn (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rdn (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rdn (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rdn (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rdn (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rdn (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rdn (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rdn (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rdn (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rdn (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rdn (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rdn (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rdn (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rdn (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rdn (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rdn (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rdn (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rdn (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rdn (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rdn (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rdn (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rdn (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rdn (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rdn (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rdn (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rdn (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rdn (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rdn (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rdn (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rdn (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rdn (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rdn (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rdn (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rdn (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rdn (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rdn (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rdn (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rdn (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rdn (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rdn (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rdn (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rdn (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rdn (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rdn (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rdn (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rdn (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rdn (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rdn (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rdn (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rdn (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rdn (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rdn (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rdn (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rdn (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rdn (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rdn (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rdn (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rdn (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rdn (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rdn (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rdn (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rdn (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rdn (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rdn (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rdn (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rdn (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rdn (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rdn (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rdn (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rdn (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rdn (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rdn (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rdn (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rdn (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rdn (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rdn (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rdn (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rdn (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rdn (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rdn (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rdn (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rdn (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rdn (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rdn (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rdn (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rdn (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rdn (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rdn (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rdn (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rdn (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rdn (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rdn (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rdn (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rdn (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rdn (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rdn (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rdn (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rdn (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rdn (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rdn (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rdn (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rdn (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rdn (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rdn (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rdn (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rdn (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rdn (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rdn (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rdn (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rdn (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rdn (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rdn (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rdn (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rdn (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rdn (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rdn (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rdn (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rdn (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rdn (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rdn (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rdn (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rdn (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rdn (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rdn (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rdn (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rdn (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rdn (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rdn (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rdn (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rdn (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rdn (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rdn (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rdn (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rdn (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rdn (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rdn (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rdn (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rdn (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rdn (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rdn (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rdn (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rdn (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rdn (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rdn (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rdn (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rdn (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rdn (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rdn (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rdn (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rdn (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rdn (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vv_i8mf8_rod (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rod (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rod (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rod (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rod (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rod (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rod (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rod (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rod (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rod (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rod (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rod (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rod (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rod (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rod (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rod (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rod (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rod (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rod (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rod (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rod (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rod (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rod (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rod (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rod (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rod (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rod (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rod (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rod (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rod (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rod (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rod (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rod (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rod (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rod (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rod (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rod (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rod (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rod (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rod (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rod (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rod (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rod (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rod (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rod (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rod (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rod (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rod (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rod (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rod (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rod (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rod (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rod (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rod (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rod (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rod (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rod (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rod (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rod (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rod (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rod (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rod (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rod (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rod (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rod (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rod (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rod (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rod (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rod (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rod (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rod (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rod (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rod (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rod (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rod (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rod (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rod (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rod (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rod (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rod (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rod (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rod (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rod (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rod (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rod (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rod (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rod (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rod (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rod (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rod (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rod (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rod (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rod (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rod (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rod (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rod (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rod (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rod (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rod (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rod (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rod (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rod (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rod (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rod (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rod (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rod (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rod (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rod (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rod (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rod (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rod (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rod (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rod (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rod (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rod (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rod (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rod (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rod (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rod (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rod (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rod (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rod (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rod (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rod (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rod (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rod (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rod (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rod (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rod (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rod (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rod (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rod (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rod (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rod (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rod (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rod (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rod (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rod (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rod (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rod (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rod (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rod (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rod (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rod (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rod (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rod (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rod (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rod (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rod (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rod (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rod (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rod (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rod (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rod (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rod (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rod (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rod (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rod (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rod (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rod (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rod (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rod (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rod (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rod (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rod (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rod (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rod (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rod (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rod (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rod (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rod (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rod (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rod (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rod (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rod (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rod (vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsadd_vv_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsadd_vv_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsadd_vv_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsadd_vv_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsadd_vx_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vv_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsadd_vx_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vv_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsadd_vx_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vv_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsadd_vx_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vv_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsadd_vx_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vv_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsadd_vx_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vv_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsadd_vx_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vv_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsadd_vx_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vv_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsadd_vx_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vv_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsadd_vx_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vv_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsadd_vx_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vv_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsadd_vx_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vv_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsadd_vx_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vv_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsadd_vx_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vv_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsadd_vx_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vv_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsadd_vx_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vv_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsadd_vx_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vv_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsadd_vx_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vv_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsadd_vx_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vv_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsadd_vx_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vv_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsadd_vx_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vv_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsadd_vx_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vv_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vssub_vx_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vv_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vssub_vx_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vv_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vssub_vx_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vssub_vv_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vssub_vx_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vssub_vv_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vssub_vx_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vssub_vv_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vssub_vx_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vv_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vssub_vx_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vv_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vssub_vx_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vv_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vssub_vx_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vssub_vv_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vssub_vx_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vssub_vv_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vssub_vx_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vssub_vv_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vssub_vx_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vssub_vv_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vssub_vx_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vv_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vssub_vx_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vssub_vv_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vssub_vx_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vssub_vv_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vssub_vx_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vssub_vv_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vssub_vx_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vssub_vv_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vssub_vx_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vssub_vv_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vssub_vx_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vssub_vv_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vssub_vx_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vssub_vv_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vssub_vx_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vssub_vv_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vssub_vx_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vv_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vsaddu_vx_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vv_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vsaddu_vx_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vv_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vsaddu_vx_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vv_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vsaddu_vx_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vv_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vsaddu_vx_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vv_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vsaddu_vx_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vv_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vsaddu_vx_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vv_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vsaddu_vx_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vv_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vsaddu_vx_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vv_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vsaddu_vx_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vv_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vsaddu_vx_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vv_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vsaddu_vx_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vv_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vsaddu_vx_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vv_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vsaddu_vx_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vv_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vsaddu_vx_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vv_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vsaddu_vx_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vv_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vsaddu_vx_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vv_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vsaddu_vx_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vv_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vsaddu_vx_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vv_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vsaddu_vx_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vv_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vsaddu_vx_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vv_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vsaddu_vx_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vv_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vssubu_vx_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vv_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vssubu_vx_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vv_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vssubu_vx_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vv_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vssubu_vx_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vv_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vssubu_vx_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vv_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vssubu_vx_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vv_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vssubu_vx_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vv_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vssubu_vx_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vv_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vssubu_vx_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vv_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vssubu_vx_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vv_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vssubu_vx_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vv_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vssubu_vx_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vv_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vssubu_vx_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vv_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vssubu_vx_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vv_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vssubu_vx_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vv_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vssubu_vx_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vv_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vssubu_vx_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vv_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vssubu_vx_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vv_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vssubu_vx_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vv_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vssubu_vx_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vv_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vssubu_vx_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vv_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vssubu_vx_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
```

### [Vector Single-Width Averaging Add and Subtract Functions](../rvv-intrinsic-api.md#132-vector-single-width-averaging-add-and-subtract):

**Prototypes:**
``` C
vint8mf8_t __riscv_vaadd_vv_i8mf8_rnu (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rnu (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rnu (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rnu (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rnu (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rnu (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rnu (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rnu (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rnu (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rnu (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rnu (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rnu (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rnu (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rnu (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rnu (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rnu (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rnu (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rnu (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rnu (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rnu (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rnu (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rnu (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rnu (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rnu (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rnu (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rnu (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rnu (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rnu (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rnu (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rnu (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rnu (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rnu (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rnu (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rnu (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rnu (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rnu (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rnu (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rnu (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rnu (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rnu (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rnu (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rnu (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rnu (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rnu (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rnu (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rnu (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rnu (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rnu (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rnu (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rnu (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rnu (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rnu (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rnu (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rnu (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rnu (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rnu (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rnu (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rnu (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rnu (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rnu (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rnu (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rnu (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rnu (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rnu (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rnu (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rnu (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rnu (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rnu (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rnu (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rnu (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rnu (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rnu (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rnu (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rnu (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rnu (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rnu (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rnu (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rnu (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rnu (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rnu (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rnu (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rnu (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rnu (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rnu (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rnu (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rnu (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rnu (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rnu (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rnu (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rnu (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rnu (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rnu (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rnu (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rnu (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rnu (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rnu (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rnu (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rnu (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rnu (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rnu (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rnu (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rnu (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rnu (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rnu (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rnu (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rnu (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rnu (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rnu (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rnu (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rnu (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rnu (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rnu (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rnu (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rnu (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rnu (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rnu (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rnu (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rnu (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rnu (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rnu (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rnu (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rnu (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rnu (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rnu (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rnu (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rnu (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rnu (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rnu (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rnu (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rnu (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rnu (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rnu (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rnu (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rnu (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rnu (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rnu (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rnu (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rnu (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rnu (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rnu (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rnu (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rnu (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rnu (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rnu (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rnu (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rnu (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rnu (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rnu (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rnu (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rnu (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rnu (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rnu (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rnu (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rnu (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rnu (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rnu (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rnu (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rnu (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rnu (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rnu (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rnu (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rnu (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rnu (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rnu (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rnu (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rnu (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rnu (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rnu (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rnu (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rnu (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rnu (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rnu (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rnu (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rnu (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rnu (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rnu (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vv_i8mf8_rne (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rne (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rne (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rne (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rne (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rne (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rne (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rne (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rne (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rne (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rne (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rne (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rne (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rne (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rne (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rne (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rne (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rne (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rne (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rne (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rne (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rne (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rne (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rne (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rne (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rne (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rne (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rne (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rne (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rne (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rne (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rne (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rne (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rne (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rne (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rne (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rne (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rne (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rne (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rne (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rne (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rne (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rne (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rne (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rne (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rne (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rne (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rne (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rne (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rne (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rne (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rne (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rne (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rne (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rne (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rne (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rne (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rne (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rne (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rne (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rne (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rne (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rne (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rne (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rne (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rne (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rne (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rne (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rne (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rne (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rne (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rne (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rne (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rne (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rne (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rne (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rne (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rne (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rne (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rne (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rne (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rne (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rne (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rne (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rne (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rne (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rne (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rne (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rne (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rne (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rne (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rne (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rne (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rne (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rne (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rne (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rne (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rne (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rne (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rne (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rne (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rne (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rne (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rne (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rne (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rne (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rne (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rne (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rne (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rne (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rne (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rne (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rne (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rne (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rne (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rne (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rne (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rne (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rne (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rne (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rne (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rne (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rne (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rne (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rne (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rne (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rne (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rne (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rne (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rne (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rne (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rne (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rne (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rne (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rne (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rne (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rne (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rne (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rne (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rne (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rne (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rne (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rne (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rne (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rne (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rne (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rne (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rne (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rne (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rne (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rne (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rne (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rne (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rne (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rne (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rne (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rne (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rne (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rne (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rne (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rne (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rne (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rne (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rne (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rne (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rne (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rne (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rne (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rne (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rne (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rne (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rne (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rne (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rne (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rne (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rne (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vv_i8mf8_rdn (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rdn (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rdn (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rdn (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rdn (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rdn (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rdn (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rdn (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rdn (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rdn (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rdn (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rdn (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rdn (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rdn (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rdn (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rdn (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rdn (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rdn (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rdn (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rdn (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rdn (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rdn (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rdn (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rdn (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rdn (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rdn (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rdn (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rdn (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rdn (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rdn (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rdn (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rdn (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rdn (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rdn (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rdn (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rdn (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rdn (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rdn (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rdn (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rdn (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rdn (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rdn (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rdn (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rdn (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rdn (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rdn (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rdn (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rdn (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rdn (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rdn (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rdn (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rdn (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rdn (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rdn (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rdn (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rdn (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rdn (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rdn (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rdn (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rdn (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rdn (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rdn (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rdn (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rdn (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rdn (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rdn (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rdn (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rdn (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rdn (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rdn (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rdn (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rdn (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rdn (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rdn (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rdn (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rdn (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rdn (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rdn (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rdn (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rdn (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rdn (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rdn (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rdn (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rdn (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rdn (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rdn (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rdn (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rdn (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rdn (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rdn (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rdn (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rdn (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rdn (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rdn (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rdn (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rdn (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rdn (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rdn (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rdn (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rdn (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rdn (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rdn (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rdn (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rdn (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rdn (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rdn (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rdn (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rdn (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rdn (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rdn (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rdn (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rdn (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rdn (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rdn (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rdn (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rdn (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rdn (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rdn (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rdn (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rdn (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rdn (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rdn (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rdn (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rdn (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rdn (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rdn (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rdn (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rdn (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rdn (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rdn (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rdn (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rdn (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rdn (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rdn (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rdn (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rdn (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rdn (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rdn (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rdn (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rdn (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rdn (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rdn (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rdn (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rdn (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rdn (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rdn (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rdn (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rdn (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rdn (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rdn (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rdn (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rdn (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rdn (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rdn (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rdn (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rdn (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rdn (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rdn (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rdn (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rdn (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rdn (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rdn (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rdn (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rdn (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rdn (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rdn (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rdn (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rdn (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rdn (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rdn (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rdn (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rdn (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rdn (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rdn (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rdn (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rdn (vuint64m8_t op1, uint64_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vv_i8mf8_rod (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rod (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rod (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rod (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rod (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rod (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rod (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rod (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rod (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rod (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rod (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rod (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rod (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rod (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rod (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rod (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rod (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rod (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rod (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rod (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rod (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rod (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rod (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rod (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rod (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rod (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rod (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rod (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rod (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rod (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rod (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rod (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rod (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rod (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rod (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rod (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rod (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rod (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rod (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rod (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rod (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rod (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rod (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rod (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rod (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rod (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rod (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rod (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rod (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rod (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rod (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rod (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rod (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rod (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rod (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rod (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rod (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rod (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rod (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rod (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rod (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rod (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rod (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rod (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rod (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rod (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rod (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rod (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rod (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rod (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rod (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rod (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rod (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rod (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rod (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rod (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rod (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rod (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rod (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rod (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rod (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rod (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rod (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rod (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rod (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rod (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rod (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rod (vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rod (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rod (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rod (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rod (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rod (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rod (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rod (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rod (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rod (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rod (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rod (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rod (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rod (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rod (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rod (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rod (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rod (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rod (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rod (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rod (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rod (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rod (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rod (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rod (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rod (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rod (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rod (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rod (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rod (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rod (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rod (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rod (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rod (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rod (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rod (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rod (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rod (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rod (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rod (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rod (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rod (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rod (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rod (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rod (vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rod (vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rod (vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rod (vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rod (vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rod (vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rod (vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rod (vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rod (vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rod (vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rod (vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rod (vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rod (vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rod (vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rod (vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rod (vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rod (vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rod (vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rod (vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rod (vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rod (vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rod (vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rod (vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rod (vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rod (vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rod (vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rod (vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rod (vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rod (vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rod (vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rod (vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rod (vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rod (vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rod (vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rod (vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rod (vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rod (vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rod (vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rod (vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rod (vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rod (vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rod (vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rod (vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rod (vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rod (vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vaadd_vv_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vaadd_vv_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vaadd_vv_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vaadd_vv_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vaadd_vx_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vv_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vaadd_vx_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vv_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vaadd_vx_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vv_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vaadd_vx_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vv_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vaadd_vx_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vv_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vaadd_vx_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vv_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vaadd_vx_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vv_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vaadd_vx_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vv_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vaadd_vx_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vv_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vaadd_vx_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vv_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vaadd_vx_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vv_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vaadd_vx_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vv_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vaadd_vx_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vv_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vaadd_vx_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vv_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vaadd_vx_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vv_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vaadd_vx_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vv_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vaadd_vx_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vv_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vaadd_vx_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vv_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vaadd_vx_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vv_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vaadd_vx_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vv_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vaadd_vx_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vv_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vaadd_vx_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vv_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vasub_vx_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vv_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vasub_vx_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vv_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vasub_vx_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vasub_vv_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vasub_vx_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vasub_vv_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vasub_vx_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vasub_vv_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vasub_vx_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vv_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vasub_vx_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vv_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vasub_vx_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vv_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vasub_vx_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vasub_vv_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vasub_vx_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vasub_vv_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vasub_vx_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vasub_vv_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vasub_vx_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vasub_vv_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vasub_vx_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vv_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vasub_vx_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vasub_vv_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vasub_vx_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vasub_vv_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vasub_vx_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vasub_vv_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vasub_vx_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vasub_vv_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vasub_vx_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vasub_vv_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vasub_vx_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vasub_vv_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vasub_vx_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vasub_vv_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vasub_vx_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vasub_vv_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vasub_vx_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vv_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vaaddu_vx_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vv_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vaaddu_vx_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vv_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vaaddu_vx_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vv_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vaaddu_vx_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vv_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vaaddu_vx_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vv_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vaaddu_vx_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vv_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vaaddu_vx_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vv_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vaaddu_vx_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vv_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vaaddu_vx_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vv_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vaaddu_vx_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vv_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vaaddu_vx_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vv_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vaaddu_vx_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vv_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vaaddu_vx_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vv_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vaaddu_vx_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vv_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vaaddu_vx_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vv_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vaaddu_vx_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vv_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vaaddu_vx_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vv_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vaaddu_vx_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vv_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vaaddu_vx_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vv_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vaaddu_vx_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vv_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vaaddu_vx_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vv_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vaaddu_vx_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vv_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t op2, size_t vl);
vuint8mf8_t __riscv_vasubu_vx_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, uint8_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vv_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t op2, size_t vl);
vuint8mf4_t __riscv_vasubu_vx_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, uint8_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vv_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t op2, size_t vl);
vuint8mf2_t __riscv_vasubu_vx_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, uint8_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vv_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t op2, size_t vl);
vuint8m1_t __riscv_vasubu_vx_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, uint8_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vv_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t op2, size_t vl);
vuint8m2_t __riscv_vasubu_vx_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, uint8_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vv_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t op2, size_t vl);
vuint8m4_t __riscv_vasubu_vx_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, uint8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vv_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t op2, size_t vl);
vuint8m8_t __riscv_vasubu_vx_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, uint8_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vv_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t op2, size_t vl);
vuint16mf4_t __riscv_vasubu_vx_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, uint16_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vv_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t op2, size_t vl);
vuint16mf2_t __riscv_vasubu_vx_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, uint16_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vv_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t op2, size_t vl);
vuint16m1_t __riscv_vasubu_vx_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, uint16_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vv_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t op2, size_t vl);
vuint16m2_t __riscv_vasubu_vx_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, uint16_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vv_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t op2, size_t vl);
vuint16m4_t __riscv_vasubu_vx_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, uint16_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vv_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t op2, size_t vl);
vuint16m8_t __riscv_vasubu_vx_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, uint16_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vv_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t op2, size_t vl);
vuint32mf2_t __riscv_vasubu_vx_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, uint32_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vv_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t op2, size_t vl);
vuint32m1_t __riscv_vasubu_vx_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, uint32_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vv_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t op2, size_t vl);
vuint32m2_t __riscv_vasubu_vx_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, uint32_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vv_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t op2, size_t vl);
vuint32m4_t __riscv_vasubu_vx_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, uint32_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vv_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t op2, size_t vl);
vuint32m8_t __riscv_vasubu_vx_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, uint32_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vv_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t op2, size_t vl);
vuint64m1_t __riscv_vasubu_vx_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, uint64_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vv_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t op2, size_t vl);
vuint64m2_t __riscv_vasubu_vx_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, uint64_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vv_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t op2, size_t vl);
vuint64m4_t __riscv_vasubu_vx_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, uint64_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vv_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t op2, size_t vl);
vuint64m8_t __riscv_vasubu_vx_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, uint64_t op2, size_t vl);
```

### [Vector Single-Width Fractional Multiply with Rounding and Saturation Functions](../rvv-intrinsic-api.md#133-vector-single-width-fractional-multiply-with-rounding-and-saturation):

**Prototypes:**
``` C
vint8mf8_t __riscv_vsmul_vv_i8mf8_rnu (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rnu (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rnu (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rnu (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rnu (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rnu (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rnu (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rnu (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rnu (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rnu (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rnu (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rnu (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rnu (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rnu (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rnu (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rnu (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rnu (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rnu (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rnu (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rnu (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rnu (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rnu (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rnu (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rnu (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rnu (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rnu (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rnu (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rnu (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rnu (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rnu (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rnu (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rnu (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rnu (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rnu (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rnu (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rnu (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rnu (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rnu (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rnu (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rnu (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rnu (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rnu (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rnu (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rnu (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vv_i8mf8_rne (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rne (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rne (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rne (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rne (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rne (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rne (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rne (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rne (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rne (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rne (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rne (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rne (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rne (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rne (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rne (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rne (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rne (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rne (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rne (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rne (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rne (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rne (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rne (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rne (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rne (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rne (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rne (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rne (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rne (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rne (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rne (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rne (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rne (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rne (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rne (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rne (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rne (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rne (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rne (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rne (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rne (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rne (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rne (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vv_i8mf8_rdn (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rdn (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rdn (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rdn (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rdn (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rdn (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rdn (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rdn (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rdn (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rdn (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rdn (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rdn (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rdn (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rdn (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rdn (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rdn (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rdn (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rdn (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rdn (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rdn (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rdn (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rdn (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rdn (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rdn (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rdn (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rdn (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rdn (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rdn (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rdn (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rdn (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rdn (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rdn (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rdn (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rdn (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rdn (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rdn (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rdn (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rdn (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rdn (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rdn (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rdn (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rdn (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rdn (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rdn (vint64m8_t op1, int64_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vv_i8mf8_rod (vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rod (vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rod (vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rod (vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rod (vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rod (vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rod (vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rod (vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rod (vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rod (vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rod (vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rod (vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rod (vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rod (vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rod (vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rod (vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rod (vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rod (vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rod (vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rod (vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rod (vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rod (vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rod (vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rod (vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rod (vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rod (vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rod (vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rod (vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rod (vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rod (vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rod (vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rod (vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rod (vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rod (vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rod (vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rod (vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rod (vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rod (vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rod (vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rod (vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rod (vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rod (vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rod (vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rod (vint64m8_t op1, int64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsmul_vv_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsmul_vv_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsmul_vv_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
// masked functions
vint8mf8_t __riscv_vsmul_vv_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, vint8mf8_t op2, size_t vl);
vint8mf8_t __riscv_vsmul_vx_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, int8_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vv_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, vint8mf4_t op2, size_t vl);
vint8mf4_t __riscv_vsmul_vx_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, int8_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vv_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, vint8mf2_t op2, size_t vl);
vint8mf2_t __riscv_vsmul_vx_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, int8_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vv_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, vint8m1_t op2, size_t vl);
vint8m1_t __riscv_vsmul_vx_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, int8_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vv_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, vint8m2_t op2, size_t vl);
vint8m2_t __riscv_vsmul_vx_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, int8_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vv_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, vint8m4_t op2, size_t vl);
vint8m4_t __riscv_vsmul_vx_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, int8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vv_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, vint8m8_t op2, size_t vl);
vint8m8_t __riscv_vsmul_vx_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, int8_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vv_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, vint16mf4_t op2, size_t vl);
vint16mf4_t __riscv_vsmul_vx_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, int16_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vv_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, vint16mf2_t op2, size_t vl);
vint16mf2_t __riscv_vsmul_vx_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, int16_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vv_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, vint16m1_t op2, size_t vl);
vint16m1_t __riscv_vsmul_vx_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, int16_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vv_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, vint16m2_t op2, size_t vl);
vint16m2_t __riscv_vsmul_vx_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, int16_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vv_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, vint16m4_t op2, size_t vl);
vint16m4_t __riscv_vsmul_vx_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, int16_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vv_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, vint16m8_t op2, size_t vl);
vint16m8_t __riscv_vsmul_vx_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, int16_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vv_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, vint32mf2_t op2, size_t vl);
vint32mf2_t __riscv_vsmul_vx_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, int32_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vv_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, vint32m1_t op2, size_t vl);
vint32m1_t __riscv_vsmul_vx_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, int32_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vv_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, vint32m2_t op2, size_t vl);
vint32m2_t __riscv_vsmul_vx_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, int32_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vv_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, vint32m4_t op2, size_t vl);
vint32m4_t __riscv_vsmul_vx_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, int32_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vv_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, vint32m8_t op2, size_t vl);
vint32m8_t __riscv_vsmul_vx_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, int32_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vv_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, vint64m1_t op2, size_t vl);
vint64m1_t __riscv_vsmul_vx_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, int64_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vv_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, vint64m2_t op2, size_t vl);
vint64m2_t __riscv_vsmul_vx_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, int64_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vv_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, vint64m4_t op2, size_t vl);
vint64m4_t __riscv_vsmul_vx_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, int64_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vv_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, vint64m8_t op2, size_t vl);
vint64m8_t __riscv_vsmul_vx_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, int64_t op2, size_t vl);
```

### [Vector Single-Width Scaling Shift Functions](../rvv-intrinsic-api.md#134-vector-single-width-scaling-shift-operations):

**Prototypes:**
``` C
vint8mf8_t __riscv_vssra_vv_i8mf8_rnu (vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rnu (vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rnu (vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rnu (vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rnu (vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rnu (vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rnu (vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rnu (vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rnu (vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rnu (vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rnu (vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rnu (vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rnu (vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rnu (vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rnu (vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rnu (vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rnu (vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rnu (vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rnu (vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rnu (vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rnu (vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rnu (vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rnu (vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rnu (vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rnu (vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rnu (vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rnu (vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rnu (vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rnu (vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rnu (vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rnu (vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rnu (vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rnu (vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rnu (vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rnu (vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rnu (vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rnu (vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rnu (vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rnu (vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rnu (vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rnu (vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rnu (vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rnu (vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rnu (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rnu (vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rnu (vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rnu (vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rnu (vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rnu (vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rnu (vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rnu (vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rnu (vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rnu (vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rnu (vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rnu (vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rnu (vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rnu (vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rnu (vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rnu (vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rnu (vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rnu (vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rnu (vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rnu (vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rnu (vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rnu (vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rnu (vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rnu (vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rnu (vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rnu (vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rnu (vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rnu (vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rnu (vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rnu (vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rnu (vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rnu (vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rnu (vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rnu (vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rnu (vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rnu (vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rnu (vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rnu (vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rnu (vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rnu (vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rnu (vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rnu (vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rnu (vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rnu (vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rnu (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vv_i8mf8_rne (vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rne (vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rne (vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rne (vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rne (vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rne (vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rne (vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rne (vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rne (vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rne (vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rne (vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rne (vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rne (vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rne (vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rne (vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rne (vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rne (vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rne (vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rne (vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rne (vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rne (vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rne (vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rne (vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rne (vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rne (vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rne (vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rne (vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rne (vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rne (vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rne (vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rne (vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rne (vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rne (vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rne (vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rne (vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rne (vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rne (vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rne (vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rne (vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rne (vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rne (vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rne (vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rne (vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rne (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rne (vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rne (vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rne (vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rne (vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rne (vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rne (vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rne (vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rne (vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rne (vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rne (vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rne (vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rne (vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rne (vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rne (vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rne (vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rne (vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rne (vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rne (vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rne (vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rne (vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rne (vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rne (vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rne (vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rne (vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rne (vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rne (vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rne (vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rne (vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rne (vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rne (vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rne (vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rne (vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rne (vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rne (vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rne (vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rne (vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rne (vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rne (vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rne (vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rne (vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rne (vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rne (vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rne (vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rne (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vv_i8mf8_rdn (vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rdn (vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rdn (vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rdn (vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rdn (vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rdn (vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rdn (vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rdn (vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rdn (vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rdn (vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rdn (vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rdn (vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rdn (vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rdn (vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rdn (vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rdn (vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rdn (vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rdn (vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rdn (vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rdn (vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rdn (vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rdn (vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rdn (vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rdn (vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rdn (vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rdn (vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rdn (vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rdn (vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rdn (vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rdn (vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rdn (vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rdn (vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rdn (vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rdn (vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rdn (vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rdn (vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rdn (vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rdn (vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rdn (vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rdn (vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rdn (vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rdn (vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rdn (vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rdn (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rdn (vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rdn (vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rdn (vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rdn (vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rdn (vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rdn (vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rdn (vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rdn (vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rdn (vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rdn (vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rdn (vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rdn (vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rdn (vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rdn (vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rdn (vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rdn (vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rdn (vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rdn (vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rdn (vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rdn (vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rdn (vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rdn (vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rdn (vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rdn (vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rdn (vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rdn (vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rdn (vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rdn (vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rdn (vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rdn (vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rdn (vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rdn (vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rdn (vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rdn (vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rdn (vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rdn (vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rdn (vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rdn (vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rdn (vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rdn (vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rdn (vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rdn (vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rdn (vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rdn (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vv_i8mf8_rod (vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rod (vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rod (vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rod (vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rod (vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rod (vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rod (vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rod (vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rod (vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rod (vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rod (vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rod (vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rod (vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rod (vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rod (vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rod (vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rod (vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rod (vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rod (vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rod (vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rod (vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rod (vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rod (vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rod (vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rod (vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rod (vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rod (vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rod (vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rod (vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rod (vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rod (vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rod (vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rod (vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rod (vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rod (vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rod (vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rod (vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rod (vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rod (vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rod (vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rod (vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rod (vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rod (vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rod (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rod (vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rod (vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rod (vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rod (vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rod (vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rod (vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rod (vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rod (vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rod (vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rod (vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rod (vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rod (vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rod (vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rod (vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rod (vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rod (vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rod (vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rod (vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rod (vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rod (vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rod (vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rod (vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rod (vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rod (vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rod (vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rod (vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rod (vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rod (vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rod (vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rod (vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rod (vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rod (vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rod (vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rod (vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rod (vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rod (vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rod (vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rod (vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rod (vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rod (vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rod (vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rod (vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rod (vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rod (vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vssra_vv_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rnu_m (vbool64_t mask, vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rnu_m (vbool32_t mask, vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rnu_m (vbool16_t mask, vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rnu_m (vbool8_t mask, vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rnu_m (vbool4_t mask, vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rnu_m (vbool2_t mask, vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rnu_m (vbool1_t mask, vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rnu_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rnu_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rnu_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rnu_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rnu_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rnu_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rnu_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rnu_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rnu_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rnu_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rnu_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rnu_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rnu_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rnu_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rnu_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rnu_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rnu_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rnu_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rnu_m (vbool8_t mask, vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rnu_m (vbool4_t mask, vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rnu_m (vbool2_t mask, vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rnu_m (vbool1_t mask, vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rnu_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rnu_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rnu_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rnu_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rnu_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rnu_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rnu_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rnu_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rnu_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rnu_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rnu_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rnu_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rnu_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rnu_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rnu_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vssra_vv_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rne_m (vbool64_t mask, vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rne_m (vbool32_t mask, vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rne_m (vbool16_t mask, vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rne_m (vbool8_t mask, vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rne_m (vbool4_t mask, vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rne_m (vbool2_t mask, vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rne_m (vbool1_t mask, vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rne_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rne_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rne_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rne_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rne_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rne_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rne_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rne_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rne_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rne_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rne_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rne_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rne_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rne_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rne_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rne_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rne_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rne_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rne_m (vbool8_t mask, vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rne_m (vbool4_t mask, vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rne_m (vbool2_t mask, vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rne_m (vbool1_t mask, vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rne_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rne_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rne_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rne_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rne_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rne_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rne_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rne_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rne_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rne_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rne_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rne_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rne_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rne_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rne_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vssra_vv_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rdn_m (vbool64_t mask, vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rdn_m (vbool32_t mask, vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rdn_m (vbool16_t mask, vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rdn_m (vbool8_t mask, vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rdn_m (vbool4_t mask, vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rdn_m (vbool2_t mask, vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rdn_m (vbool1_t mask, vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rdn_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rdn_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rdn_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rdn_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rdn_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rdn_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rdn_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rdn_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rdn_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rdn_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rdn_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rdn_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rdn_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rdn_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rdn_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rdn_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rdn_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rdn_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rdn_m (vbool8_t mask, vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rdn_m (vbool4_t mask, vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rdn_m (vbool2_t mask, vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rdn_m (vbool1_t mask, vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rdn_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rdn_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rdn_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rdn_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rdn_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rdn_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rdn_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rdn_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rdn_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rdn_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rdn_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rdn_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rdn_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rdn_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rdn_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vssra_vv_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vssra_vx_i8mf8_rod_m (vbool64_t mask, vint8mf8_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vv_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vssra_vx_i8mf4_rod_m (vbool32_t mask, vint8mf4_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vv_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vssra_vx_i8mf2_rod_m (vbool16_t mask, vint8mf2_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vssra_vv_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vssra_vx_i8m1_rod_m (vbool8_t mask, vint8m1_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vssra_vv_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vssra_vx_i8m2_rod_m (vbool4_t mask, vint8m2_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vssra_vv_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vssra_vx_i8m4_rod_m (vbool2_t mask, vint8m4_t op1, size_t shift, size_t vl);
vint8m8_t __riscv_vssra_vv_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, vuint8m8_t shift, size_t vl);
vint8m8_t __riscv_vssra_vx_i8m8_rod_m (vbool1_t mask, vint8m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vv_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vssra_vx_i16mf4_rod_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vv_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vssra_vx_i16mf2_rod_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vssra_vv_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vssra_vx_i16m1_rod_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vssra_vv_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vssra_vx_i16m2_rod_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vssra_vv_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vssra_vx_i16m4_rod_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint16m8_t __riscv_vssra_vv_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, vuint16m8_t shift, size_t vl);
vint16m8_t __riscv_vssra_vx_i16m8_rod_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vv_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vssra_vx_i32mf2_rod_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vssra_vv_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vssra_vx_i32m1_rod_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vssra_vv_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vssra_vx_i32m2_rod_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vssra_vv_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vssra_vx_i32m4_rod_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint32m8_t __riscv_vssra_vv_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, vuint32m8_t shift, size_t vl);
vint32m8_t __riscv_vssra_vx_i32m8_rod_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint64m1_t __riscv_vssra_vv_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, vuint64m1_t shift, size_t vl);
vint64m1_t __riscv_vssra_vx_i64m1_rod_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint64m2_t __riscv_vssra_vv_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, vuint64m2_t shift, size_t vl);
vint64m2_t __riscv_vssra_vx_i64m2_rod_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint64m4_t __riscv_vssra_vv_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, vuint64m4_t shift, size_t vl);
vint64m4_t __riscv_vssra_vx_i64m4_rod_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint64m8_t __riscv_vssra_vv_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, vuint64m8_t shift, size_t vl);
vint64m8_t __riscv_vssra_vx_i64m8_rod_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vv_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vssrl_vx_u8mf8_rod_m (vbool64_t mask, vuint8mf8_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vv_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vssrl_vx_u8mf4_rod_m (vbool32_t mask, vuint8mf4_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vv_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vssrl_vx_u8mf2_rod_m (vbool16_t mask, vuint8mf2_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vv_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vssrl_vx_u8m1_rod_m (vbool8_t mask, vuint8m1_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vv_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vssrl_vx_u8m2_rod_m (vbool4_t mask, vuint8m2_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vv_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vssrl_vx_u8m4_rod_m (vbool2_t mask, vuint8m4_t op1, size_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vv_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, vuint8m8_t shift, size_t vl);
vuint8m8_t __riscv_vssrl_vx_u8m8_rod_m (vbool1_t mask, vuint8m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vv_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vssrl_vx_u16mf4_rod_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vv_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vssrl_vx_u16mf2_rod_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vv_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vssrl_vx_u16m1_rod_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vv_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vssrl_vx_u16m2_rod_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vv_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vssrl_vx_u16m4_rod_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vv_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, vuint16m8_t shift, size_t vl);
vuint16m8_t __riscv_vssrl_vx_u16m8_rod_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vv_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vssrl_vx_u32mf2_rod_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vv_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vssrl_vx_u32m1_rod_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vv_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vssrl_vx_u32m2_rod_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vv_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vssrl_vx_u32m4_rod_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vv_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, vuint32m8_t shift, size_t vl);
vuint32m8_t __riscv_vssrl_vx_u32m8_rod_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vv_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, vuint64m1_t shift, size_t vl);
vuint64m1_t __riscv_vssrl_vx_u64m1_rod_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vv_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, vuint64m2_t shift, size_t vl);
vuint64m2_t __riscv_vssrl_vx_u64m2_rod_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vv_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, vuint64m4_t shift, size_t vl);
vuint64m4_t __riscv_vssrl_vx_u64m4_rod_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vv_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, vuint64m8_t shift, size_t vl);
vuint64m8_t __riscv_vssrl_vx_u64m8_rod_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
```

### [Vector Narrowing Fixed-Point Clip Functions](../rvv-intrinsic-api.md#135-vector-narrowing-fixed-point-clip-operations):

**Prototypes:**
``` C
vint8mf8_t __riscv_vnclip_wv_i8mf8_rnu (vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rnu (vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rnu (vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rnu (vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rnu (vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rnu (vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rnu (vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rnu (vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rnu (vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rnu (vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rnu (vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rnu (vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rnu (vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rnu (vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rnu (vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rnu (vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rnu (vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rnu (vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rnu (vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rnu (vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rnu (vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rnu (vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rnu (vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rnu (vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rnu (vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rnu (vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rnu (vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rnu (vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rnu (vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rnu (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rnu (vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rnu (vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rnu (vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rnu (vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rnu (vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rnu (vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rnu (vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rnu (vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rnu (vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rnu (vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rnu (vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rnu (vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rnu (vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rnu (vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rnu (vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rnu (vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rnu (vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rnu (vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rnu (vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rnu (vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rnu (vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rnu (vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rnu (vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rnu (vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rnu (vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rnu (vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rnu (vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rnu (vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rnu (vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rnu (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wv_i8mf8_rne (vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rne (vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rne (vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rne (vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rne (vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rne (vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rne (vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rne (vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rne (vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rne (vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rne (vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rne (vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rne (vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rne (vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rne (vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rne (vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rne (vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rne (vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rne (vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rne (vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rne (vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rne (vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rne (vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rne (vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rne (vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rne (vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rne (vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rne (vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rne (vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rne (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rne (vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rne (vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rne (vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rne (vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rne (vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rne (vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rne (vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rne (vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rne (vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rne (vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rne (vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rne (vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rne (vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rne (vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rne (vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rne (vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rne (vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rne (vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rne (vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rne (vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rne (vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rne (vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rne (vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rne (vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rne (vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rne (vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rne (vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rne (vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rne (vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rne (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wv_i8mf8_rdn (vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rdn (vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rdn (vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rdn (vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rdn (vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rdn (vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rdn (vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rdn (vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rdn (vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rdn (vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rdn (vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rdn (vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rdn (vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rdn (vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rdn (vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rdn (vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rdn (vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rdn (vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rdn (vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rdn (vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rdn (vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rdn (vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rdn (vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rdn (vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rdn (vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rdn (vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rdn (vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rdn (vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rdn (vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rdn (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rdn (vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rdn (vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rdn (vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rdn (vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rdn (vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rdn (vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rdn (vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rdn (vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rdn (vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rdn (vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rdn (vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rdn (vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rdn (vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rdn (vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rdn (vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rdn (vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rdn (vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rdn (vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rdn (vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rdn (vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rdn (vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rdn (vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rdn (vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rdn (vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rdn (vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rdn (vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rdn (vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rdn (vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rdn (vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rdn (vuint64m8_t op1, size_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wv_i8mf8_rod (vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rod (vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rod (vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rod (vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rod (vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rod (vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rod (vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rod (vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rod (vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rod (vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rod (vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rod (vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rod (vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rod (vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rod (vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rod (vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rod (vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rod (vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rod (vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rod (vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rod (vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rod (vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rod (vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rod (vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rod (vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rod (vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rod (vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rod (vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rod (vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rod (vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rod (vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rod (vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rod (vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rod (vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rod (vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rod (vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rod (vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rod (vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rod (vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rod (vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rod (vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rod (vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rod (vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rod (vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rod (vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rod (vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rod (vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rod (vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rod (vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rod (vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rod (vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rod (vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rod (vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rod (vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rod (vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rod (vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rod (vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rod (vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rod (vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rod (vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vnclip_wv_i8mf8_rnu_m (vbool64_t mask, vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rnu_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rnu_m (vbool32_t mask, vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rnu_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rnu_m (vbool16_t mask, vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rnu_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rnu_m (vbool8_t mask, vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rnu_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rnu_m (vbool4_t mask, vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rnu_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rnu_m (vbool2_t mask, vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rnu_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rnu_m (vbool64_t mask, vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rnu_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rnu_m (vbool32_t mask, vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rnu_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rnu_m (vbool16_t mask, vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rnu_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rnu_m (vbool8_t mask, vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rnu_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rnu_m (vbool4_t mask, vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rnu_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rnu_m (vbool64_t mask, vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rnu_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rnu_m (vbool32_t mask, vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rnu_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rnu_m (vbool16_t mask, vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rnu_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rnu_m (vbool8_t mask, vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rnu_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rnu_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rnu_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rnu_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rnu_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rnu_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rnu_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rnu_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rnu_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rnu_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rnu_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rnu_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rnu_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rnu_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rnu_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rnu_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rnu_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rnu_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rnu_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rnu_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rnu_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rnu_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rnu_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rnu_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rnu_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rnu_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rnu_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rnu_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rnu_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rnu_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rnu_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vnclip_wv_i8mf8_rne_m (vbool64_t mask, vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rne_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rne_m (vbool32_t mask, vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rne_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rne_m (vbool16_t mask, vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rne_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rne_m (vbool8_t mask, vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rne_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rne_m (vbool4_t mask, vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rne_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rne_m (vbool2_t mask, vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rne_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rne_m (vbool64_t mask, vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rne_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rne_m (vbool32_t mask, vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rne_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rne_m (vbool16_t mask, vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rne_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rne_m (vbool8_t mask, vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rne_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rne_m (vbool4_t mask, vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rne_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rne_m (vbool64_t mask, vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rne_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rne_m (vbool32_t mask, vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rne_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rne_m (vbool16_t mask, vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rne_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rne_m (vbool8_t mask, vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rne_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rne_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rne_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rne_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rne_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rne_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rne_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rne_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rne_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rne_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rne_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rne_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rne_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rne_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rne_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rne_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rne_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rne_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rne_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rne_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rne_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rne_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rne_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rne_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rne_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rne_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rne_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rne_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rne_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rne_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rne_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vnclip_wv_i8mf8_rdn_m (vbool64_t mask, vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rdn_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rdn_m (vbool32_t mask, vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rdn_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rdn_m (vbool16_t mask, vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rdn_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rdn_m (vbool8_t mask, vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rdn_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rdn_m (vbool4_t mask, vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rdn_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rdn_m (vbool2_t mask, vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rdn_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rdn_m (vbool64_t mask, vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rdn_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rdn_m (vbool32_t mask, vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rdn_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rdn_m (vbool16_t mask, vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rdn_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rdn_m (vbool8_t mask, vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rdn_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rdn_m (vbool4_t mask, vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rdn_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rdn_m (vbool64_t mask, vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rdn_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rdn_m (vbool32_t mask, vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rdn_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rdn_m (vbool16_t mask, vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rdn_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rdn_m (vbool8_t mask, vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rdn_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rdn_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rdn_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rdn_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rdn_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rdn_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rdn_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rdn_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rdn_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rdn_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rdn_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rdn_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rdn_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rdn_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rdn_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rdn_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rdn_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rdn_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rdn_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rdn_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rdn_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rdn_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rdn_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rdn_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rdn_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rdn_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rdn_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rdn_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rdn_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rdn_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rdn_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
// masked functions
vint8mf8_t __riscv_vnclip_wv_i8mf8_rod_m (vbool64_t mask, vint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vint8mf8_t __riscv_vnclip_wx_i8mf8_rod_m (vbool64_t mask, vint16mf4_t op1, size_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wv_i8mf4_rod_m (vbool32_t mask, vint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vint8mf4_t __riscv_vnclip_wx_i8mf4_rod_m (vbool32_t mask, vint16mf2_t op1, size_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wv_i8mf2_rod_m (vbool16_t mask, vint16m1_t op1, vuint8mf2_t shift, size_t vl);
vint8mf2_t __riscv_vnclip_wx_i8mf2_rod_m (vbool16_t mask, vint16m1_t op1, size_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wv_i8m1_rod_m (vbool8_t mask, vint16m2_t op1, vuint8m1_t shift, size_t vl);
vint8m1_t __riscv_vnclip_wx_i8m1_rod_m (vbool8_t mask, vint16m2_t op1, size_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wv_i8m2_rod_m (vbool4_t mask, vint16m4_t op1, vuint8m2_t shift, size_t vl);
vint8m2_t __riscv_vnclip_wx_i8m2_rod_m (vbool4_t mask, vint16m4_t op1, size_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wv_i8m4_rod_m (vbool2_t mask, vint16m8_t op1, vuint8m4_t shift, size_t vl);
vint8m4_t __riscv_vnclip_wx_i8m4_rod_m (vbool2_t mask, vint16m8_t op1, size_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wv_i16mf4_rod_m (vbool64_t mask, vint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vint16mf4_t __riscv_vnclip_wx_i16mf4_rod_m (vbool64_t mask, vint32mf2_t op1, size_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wv_i16mf2_rod_m (vbool32_t mask, vint32m1_t op1, vuint16mf2_t shift, size_t vl);
vint16mf2_t __riscv_vnclip_wx_i16mf2_rod_m (vbool32_t mask, vint32m1_t op1, size_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wv_i16m1_rod_m (vbool16_t mask, vint32m2_t op1, vuint16m1_t shift, size_t vl);
vint16m1_t __riscv_vnclip_wx_i16m1_rod_m (vbool16_t mask, vint32m2_t op1, size_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wv_i16m2_rod_m (vbool8_t mask, vint32m4_t op1, vuint16m2_t shift, size_t vl);
vint16m2_t __riscv_vnclip_wx_i16m2_rod_m (vbool8_t mask, vint32m4_t op1, size_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wv_i16m4_rod_m (vbool4_t mask, vint32m8_t op1, vuint16m4_t shift, size_t vl);
vint16m4_t __riscv_vnclip_wx_i16m4_rod_m (vbool4_t mask, vint32m8_t op1, size_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wv_i32mf2_rod_m (vbool64_t mask, vint64m1_t op1, vuint32mf2_t shift, size_t vl);
vint32mf2_t __riscv_vnclip_wx_i32mf2_rod_m (vbool64_t mask, vint64m1_t op1, size_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wv_i32m1_rod_m (vbool32_t mask, vint64m2_t op1, vuint32m1_t shift, size_t vl);
vint32m1_t __riscv_vnclip_wx_i32m1_rod_m (vbool32_t mask, vint64m2_t op1, size_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wv_i32m2_rod_m (vbool16_t mask, vint64m4_t op1, vuint32m2_t shift, size_t vl);
vint32m2_t __riscv_vnclip_wx_i32m2_rod_m (vbool16_t mask, vint64m4_t op1, size_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wv_i32m4_rod_m (vbool8_t mask, vint64m8_t op1, vuint32m4_t shift, size_t vl);
vint32m4_t __riscv_vnclip_wx_i32m4_rod_m (vbool8_t mask, vint64m8_t op1, size_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wv_u8mf8_rod_m (vbool64_t mask, vuint16mf4_t op1, vuint8mf8_t shift, size_t vl);
vuint8mf8_t __riscv_vnclipu_wx_u8mf8_rod_m (vbool64_t mask, vuint16mf4_t op1, size_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wv_u8mf4_rod_m (vbool32_t mask, vuint16mf2_t op1, vuint8mf4_t shift, size_t vl);
vuint8mf4_t __riscv_vnclipu_wx_u8mf4_rod_m (vbool32_t mask, vuint16mf2_t op1, size_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wv_u8mf2_rod_m (vbool16_t mask, vuint16m1_t op1, vuint8mf2_t shift, size_t vl);
vuint8mf2_t __riscv_vnclipu_wx_u8mf2_rod_m (vbool16_t mask, vuint16m1_t op1, size_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wv_u8m1_rod_m (vbool8_t mask, vuint16m2_t op1, vuint8m1_t shift, size_t vl);
vuint8m1_t __riscv_vnclipu_wx_u8m1_rod_m (vbool8_t mask, vuint16m2_t op1, size_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wv_u8m2_rod_m (vbool4_t mask, vuint16m4_t op1, vuint8m2_t shift, size_t vl);
vuint8m2_t __riscv_vnclipu_wx_u8m2_rod_m (vbool4_t mask, vuint16m4_t op1, size_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wv_u8m4_rod_m (vbool2_t mask, vuint16m8_t op1, vuint8m4_t shift, size_t vl);
vuint8m4_t __riscv_vnclipu_wx_u8m4_rod_m (vbool2_t mask, vuint16m8_t op1, size_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wv_u16mf4_rod_m (vbool64_t mask, vuint32mf2_t op1, vuint16mf4_t shift, size_t vl);
vuint16mf4_t __riscv_vnclipu_wx_u16mf4_rod_m (vbool64_t mask, vuint32mf2_t op1, size_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wv_u16mf2_rod_m (vbool32_t mask, vuint32m1_t op1, vuint16mf2_t shift, size_t vl);
vuint16mf2_t __riscv_vnclipu_wx_u16mf2_rod_m (vbool32_t mask, vuint32m1_t op1, size_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wv_u16m1_rod_m (vbool16_t mask, vuint32m2_t op1, vuint16m1_t shift, size_t vl);
vuint16m1_t __riscv_vnclipu_wx_u16m1_rod_m (vbool16_t mask, vuint32m2_t op1, size_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wv_u16m2_rod_m (vbool8_t mask, vuint32m4_t op1, vuint16m2_t shift, size_t vl);
vuint16m2_t __riscv_vnclipu_wx_u16m2_rod_m (vbool8_t mask, vuint32m4_t op1, size_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wv_u16m4_rod_m (vbool4_t mask, vuint32m8_t op1, vuint16m4_t shift, size_t vl);
vuint16m4_t __riscv_vnclipu_wx_u16m4_rod_m (vbool4_t mask, vuint32m8_t op1, size_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wv_u32mf2_rod_m (vbool64_t mask, vuint64m1_t op1, vuint32mf2_t shift, size_t vl);
vuint32mf2_t __riscv_vnclipu_wx_u32mf2_rod_m (vbool64_t mask, vuint64m1_t op1, size_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wv_u32m1_rod_m (vbool32_t mask, vuint64m2_t op1, vuint32m1_t shift, size_t vl);
vuint32m1_t __riscv_vnclipu_wx_u32m1_rod_m (vbool32_t mask, vuint64m2_t op1, size_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wv_u32m2_rod_m (vbool16_t mask, vuint64m4_t op1, vuint32m2_t shift, size_t vl);
vuint32m2_t __riscv_vnclipu_wx_u32m2_rod_m (vbool16_t mask, vuint64m4_t op1, size_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wv_u32m4_rod_m (vbool8_t mask, vuint64m8_t op1, vuint32m4_t shift, size_t vl);
vuint32m4_t __riscv_vnclipu_wx_u32m4_rod_m (vbool8_t mask, vuint64m8_t op1, size_t shift, size_t vl);
```
