// Seed: 3398254384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output tri id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire [-1 : ""] id_10;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd81
) (
    input tri0 _id_0,
    output supply1 id_1,
    input uwire _id_2,
    input uwire _id_3,
    input wand id_4,
    output supply1 id_5,
    input wire id_6,
    input tri0 id_7,
    output tri1 id_8
);
  logic [id_0 : id_2] id_10;
  ;
  assign id_10[id_3] = "" & 1;
  wire id_11;
  assign id_5 = id_10;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
