
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009620    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000087    0.000043    0.000043 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017771    0.039947    0.107596    0.107640 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.039948    0.000141    0.107781 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.005422    0.029150    0.109198    0.216979 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.029150    0.000056    0.217035 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.024154    0.230010    0.432123    0.649159 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net4 (net)
                      0.230010    0.000053    0.649211 ^ output4/A (sky130_fd_sc_hd__buf_1)
     1    0.000345    0.022291    0.095432    0.744643 ^ output4/X (sky130_fd_sc_hd__buf_1)
                                                         counter[0] (net)
                      0.022291    0.000001    0.744644 ^ counter[0] (out)
                                              0.744644   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -2.000000    8.000000   output external delay
                                              8.000000   data required time
---------------------------------------------------------------------------------------------
                                              8.000000   data required time
                                             -0.744644   data arrival time
---------------------------------------------------------------------------------------------
                                              7.255356   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
