DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_rxIf"
duLibraryName "Controller"
duName "serialPortRxInterface"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "rs232BitNb"
)
]
mwi 0
uid 25008,0
)
(Instance
name "I_txIf"
duLibraryName "Controller"
duName "serialPortTxInterface"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "rs232BitNb"
)
]
mwi 0
uid 26597,0
)
(Instance
name "I_por"
duLibraryName "Controller"
duName "timingGenerator"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "resetPulseLength"
type "time"
value "8 ms"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "statusDivideBitNb"
type "positive"
value "statusDivideBitNb"
)
]
mwi 0
uid 28422,0
)
(Instance
name "I_regs"
duLibraryName "Controller"
duName "controllerRegisters"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerDataBitNb"
)
]
mwi 0
uid 28773,0
)
(Instance
name "I_iFifo"
duLibraryName "I2C"
duName "i2cFIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/i2cBaudRate)"
)
(GiElement
name "txFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 28930,0
)
(Instance
name "I_i2cSeq"
duLibraryName "Controller"
duName "i2cController"
elements [
(GiElement
name "regAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "regDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "i2cDataBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "adcAddress"
type "positive"
value "16#D0#"
)
]
mwi 0
uid 29564,0
)
(Instance
name "I_rxRegs"
duLibraryName "Controller"
duName "rxRegisters"
elements [
(GiElement
name "rsDataBitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerDataBitNb"
)
]
mwi 0
uid 30200,0
)
(Instance
name "I_txRegs"
duLibraryName "Controller"
duName "txRegisters"
elements [
(GiElement
name "regAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "regDataBitNb"
type "positive"
value "registerDataBitNb"
)
]
mwi 0
uid 30530,0
)
(Instance
name "I_seqStat"
duLibraryName "Controller"
duName "sequenceStatus"
elements [
(GiElement
name "regAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "regDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "commandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
]
mwi 0
uid 32835,0
)
(Instance
name "I_seqCtl"
duLibraryName "Controller"
duName "sequenceController"
elements [
(GiElement
name "i2cAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "i2cDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "commandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "argumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
]
mwi 0
uid 33056,0
)
(Instance
name "I_seqRam"
duLibraryName "Controller"
duName "sequenceRam"
elements [
(GiElement
name "rsDataBitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "commandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "argumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
]
mwi 0
uid 33134,0
)
(Instance
name "I_sFifo"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/rs232BaudRate)"
)
(GiElement
name "dataBitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "8"
)
]
mwi 0
uid 33550,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds\\bus@controller\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds\\bus@controller\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds\\bus@controller"
)
(vvPair
variable "d_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds\\busController"
)
(vvPair
variable "date"
value "23.08.2019"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "busController"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "aurelien.heritier"
)
(vvPair
variable "graphical_source_date"
value "23.08.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA20305"
)
(vvPair
variable "graphical_source_time"
value "13:33:45"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA20305"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Controller"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Kart\\generic"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Kart\\generic"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "busController"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds\\bus@controller\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Controller\\hds\\busController\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:33:45"
)
(vvPair
variable "unit"
value "busController"
)
(vvPair
variable "user"
value "aurelien.heritier"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
)
xt "-72000,1400,-58700,2600"
st "reset         : std_ulogic
"
)
)
*2 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
)
xt "-72000,200,-58600,1400"
st "clock         : std_ulogic
"
)
)
*3 (Grouping
uid 812,0
optionalChildren [
*4 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "201000,79000,220000,81000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "201200,79500,211300,80500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,79000,195000,81000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "176250,79250,187750,80750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,85000,195000,87000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "174200,85500,187700,86500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "195000,79000,201000,81000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "195200,79500,198200,80500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,81000,195000,83000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "174200,81500,184200,82500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,81000,174000,83000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "169200,81500,171300,82500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,83000,174000,85000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "169200,83500,171300,84500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "195000,81000,220000,87000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "195200,81200,204400,82200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*12 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,83000,195000,85000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "174200,83500,185700,84500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,85000,174000,87000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "169200,85500,171900,86500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "169000,79000,220000,87000"
)
oxt "13000,22000,64000,30000"
)
*14 (PortIoIn
uid 16764,0
shape (CompositeShape
uid 16765,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16766,0
sl 0
ro 270
xt "-25000,6625,-23500,7375"
)
(Line
uid 16767,0
sl 0
ro 270
xt "-23500,7000,-23000,7000"
pts [
"-23500,7000"
"-23000,7000"
]
)
]
)
stc 0
tg (WTG
uid 16768,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16769,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-29800,6300,-26000,7700"
st "clock"
ju 2
blo "-26000,7500"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 16770,0
shape (CompositeShape
uid 16771,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16772,0
sl 0
ro 270
xt "-25000,8625,-23500,9375"
)
(Line
uid 16773,0
sl 0
ro 270
xt "-23500,9000,-23000,9000"
pts [
"-23500,9000"
"-23000,9000"
]
)
]
)
stc 0
tg (WTG
uid 16774,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16775,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-30100,8300,-26000,9700"
st "reset"
ju 2
blo "-26000,9500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 17681,0
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 1
suid 79,0
)
declText (MLText
uid 17682,0
va (VaSet
)
xt "-72000,-2200,-57600,-1000"
st "bt_TxD        : std_uLogic
"
)
)
*17 (Net
uid 17683,0
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 8
suid 80,0
)
declText (MLText
uid 17684,0
va (VaSet
)
xt "-72000,6200,-57600,7400"
st "bt_RxD        : std_uLogic
"
)
)
*18 (Net
uid 23077,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 11
suid 127,0
)
declText (MLText
uid 23078,0
va (VaSet
)
xt "-72000,9800,-58000,11000"
st "sClOut        : std_ulogic
"
)
)
*19 (Net
uid 23085,0
decl (Decl
n "sDaOut"
t "std_ulogic"
o 12
suid 128,0
)
declText (MLText
uid 23086,0
va (VaSet
)
xt "-72000,11000,-57700,12200"
st "sDaOut        : std_ulogic
"
)
)
*20 (Net
uid 23093,0
decl (Decl
n "sClIn"
t "std_ulogic"
o 5
suid 129,0
)
declText (MLText
uid 23094,0
va (VaSet
)
xt "-72000,2600,-58500,3800"
st "sClIn         : std_ulogic
"
)
)
*21 (Net
uid 23101,0
decl (Decl
n "sDaIn"
t "std_ulogic"
o 6
suid 130,0
)
declText (MLText
uid 23102,0
va (VaSet
)
xt "-72000,3800,-58200,5000"
st "sDaIn         : std_ulogic
"
)
)
*22 (PortIoIn
uid 23109,0
shape (CompositeShape
uid 23110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23111,0
sl 0
ro 90
xt "137500,2625,139000,3375"
)
(Line
uid 23112,0
sl 0
ro 90
xt "137000,3000,137500,3000"
pts [
"137500,3000"
"137000,3000"
]
)
]
)
stc 0
tg (WTG
uid 23113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23114,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "140000,2300,144500,3700"
st "sDaIn"
blo "140000,3500"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 23115,0
shape (CompositeShape
uid 23116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23117,0
sl 0
ro 90
xt "137500,625,139000,1375"
)
(Line
uid 23118,0
sl 0
ro 90
xt "137000,1000,137500,1000"
pts [
"137500,1000"
"137000,1000"
]
)
]
)
stc 0
tg (WTG
uid 23119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23120,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "140000,300,144000,1700"
st "sClIn"
blo "140000,1500"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 23121,0
shape (CompositeShape
uid 23122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23123,0
sl 0
ro 270
xt "137500,-3375,139000,-2625"
)
(Line
uid 23124,0
sl 0
ro 270
xt "137000,-3000,137500,-3000"
pts [
"137000,-3000"
"137500,-3000"
]
)
]
)
stc 0
tg (WTG
uid 23125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23126,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "140000,-3700,145000,-2300"
st "sClOut"
blo "140000,-2500"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 23127,0
shape (CompositeShape
uid 23128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23129,0
sl 0
ro 270
xt "137500,-1375,139000,-625"
)
(Line
uid 23130,0
sl 0
ro 270
xt "137000,-1000,137500,-1000"
pts [
"137000,-1000"
"137500,-1000"
]
)
]
)
stc 0
tg (WTG
uid 23131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23132,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "140000,-1700,145500,-300"
st "sDaOut"
blo "140000,-500"
tm "WireNameMgr"
)
)
)
*26 (PortIoOut
uid 24142,0
shape (CompositeShape
uid 24143,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24144,0
sl 0
ro 90
xt "-25000,58625,-23500,59375"
)
(Line
uid 24145,0
sl 0
ro 90
xt "-23500,59000,-23000,59000"
pts [
"-23000,59000"
"-23500,59000"
]
)
]
)
stc 0
tg (WTG
uid 24146,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24147,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-31300,58300,-26000,59700"
st "bt_RxD"
ju 2
blo "-26000,59500"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 24148,0
shape (CompositeShape
uid 24149,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24150,0
sl 0
ro 270
xt "-25000,60625,-23500,61375"
)
(Line
uid 24151,0
sl 0
ro 270
xt "-23500,61000,-23000,61000"
pts [
"-23500,61000"
"-23000,61000"
]
)
]
)
stc 0
tg (WTG
uid 24152,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24153,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-31200,60300,-26000,61700"
st "bt_TxD"
ju 2
blo "-26000,61500"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 24317,0
decl (Decl
n "ctlRxEmpty"
t "std_ulogic"
o 24
suid 142,0
)
declText (MLText
uid 24318,0
va (VaSet
)
xt "-72000,28600,-52500,29800"
st "SIGNAL ctlRxEmpty    : std_ulogic
"
)
)
*29 (Net
uid 24319,0
decl (Decl
n "ctlRxData"
t "std_ulogic_vector"
b "(rs232BitNb-1 DOWNTO 0)"
o 23
suid 143,0
)
declText (MLText
uid 24320,0
va (VaSet
)
xt "-72000,27400,-34300,28600"
st "SIGNAL ctlRxData     : std_ulogic_vector(rs232BitNb-1 DOWNTO 0)
"
)
)
*30 (Net
uid 24321,0
decl (Decl
n "ctlRxRd"
t "std_ulogic"
o 25
suid 144,0
)
declText (MLText
uid 24322,0
va (VaSet
)
xt "-72000,29800,-53500,31000"
st "SIGNAL ctlRxRd       : std_ulogic
"
)
)
*31 (Net
uid 24323,0
decl (Decl
n "ctlTxData"
t "std_ulogic_vector"
b "(rs232BitNb-1 DOWNTO 0)"
o 27
suid 145,0
)
declText (MLText
uid 24324,0
va (VaSet
)
xt "-72000,32200,-34300,33400"
st "SIGNAL ctlTxData     : std_ulogic_vector(rs232BitNb-1 DOWNTO 0)
"
)
)
*32 (Net
uid 24325,0
decl (Decl
n "ctlTxFull"
t "std_ulogic"
o 28
suid 146,0
)
declText (MLText
uid 24326,0
va (VaSet
)
xt "-72000,33400,-53600,34600"
st "SIGNAL ctlTxFull     : std_ulogic
"
)
)
*33 (Net
uid 24327,0
decl (Decl
n "ctlTxWr"
t "std_ulogic"
o 29
suid 147,0
)
declText (MLText
uid 24328,0
va (VaSet
)
xt "-72000,34600,-53500,35800"
st "SIGNAL ctlTxWr       : std_ulogic
"
)
)
*34 (HdlText
uid 24624,0
optionalChildren [
*35 (EmbeddedText
uid 24630,0
commentText (CommentText
uid 24631,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 24632,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "-15000,56000,1000,76000"
)
oxt "0,0,18000,5000"
text (MLText
uid 24633,0
va (VaSet
font "Verdana,8,0"
)
xt "-14800,56200,700,64200"
st "
ctlRxd <= BT_TxD and uart_TxD;

BT_RxD <= ctlTxd;
uart_RxD <= ctlTxd;

bt_reset <= bt_reset_int;
--bt_VRegEn <= not bt_reset_int;
bt_VRegEn <= '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 20000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 24625,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "-15000,55000,1000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24626,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 24627,0
va (VaSet
font "Verdana,8,0"
)
xt "-14800,77000,-12800,78000"
st "eb2"
blo "-14800,77800"
tm "HdlTextNameMgr"
)
*37 (Text
uid 24628,0
va (VaSet
font "Verdana,8,0"
)
xt "-14800,78000,-13800,79000"
st "2"
blo "-14800,78800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 24629,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-14750,75250,-13250,76750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*38 (Net
uid 24874,0
decl (Decl
n "busDataIn"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 19
suid 150,0
)
declText (MLText
uid 24875,0
va (VaSet
)
xt "-72000,22600,-30800,23800"
st "SIGNAL busDataIn     : std_ulogic_vector(registerDataBitNb-1 DOWNTO 0)
"
)
)
*39 (Net
uid 24886,0
decl (Decl
n "addressEn"
t "std_ulogic"
o 16
suid 156,0
)
declText (MLText
uid 24887,0
va (VaSet
)
xt "-72000,19000,-52700,20200"
st "SIGNAL addressEn     : std_ulogic
"
)
)
*40 (Net
uid 24888,0
decl (Decl
n "dataHEn"
t "std_ulogic"
o 31
suid 157,0
)
declText (MLText
uid 24889,0
va (VaSet
)
xt "-72000,37000,-53100,38200"
st "SIGNAL dataHEn       : std_ulogic
"
)
)
*41 (Net
uid 24890,0
decl (Decl
n "dataLEn"
t "std_ulogic"
o 32
suid 158,0
)
declText (MLText
uid 24891,0
va (VaSet
)
xt "-72000,38200,-53300,39400"
st "SIGNAL dataLEn       : std_ulogic
"
)
)
*42 (Net
uid 24892,0
decl (Decl
n "commandValid"
t "std_ulogic"
o 22
suid 159,0
)
declText (MLText
uid 24893,0
va (VaSet
)
xt "-72000,26200,-51500,27400"
st "SIGNAL commandValid  : std_ulogic
"
)
)
*43 (Net
uid 24896,0
decl (Decl
n "sendStatus"
t "std_ulogic"
o 43
suid 161,0
)
declText (MLText
uid 24897,0
va (VaSet
)
xt "-72000,57400,-52600,58600"
st "SIGNAL sendStatus    : std_ulogic
"
)
)
*44 (Net
uid 24898,0
decl (Decl
n "busDataOut"
t "std_ulogic_vector"
b "(rs232BitNb-1 DOWNTO 0)"
o 20
suid 162,0
)
declText (MLText
uid 24899,0
va (VaSet
)
xt "-72000,23800,-33500,25000"
st "SIGNAL busDataOut    : std_ulogic_vector(rs232BitNb-1 DOWNTO 0)
"
)
)
*45 (Net
uid 24904,0
decl (Decl
n "txAddr"
t "unsigned"
b "(registerAddressBitNb-1 DOWNTO 0)"
o 46
suid 165,0
)
declText (MLText
uid 24905,0
va (VaSet
)
xt "-72000,61000,-34500,62200"
st "SIGNAL txAddr        : unsigned(registerAddressBitNb-1 DOWNTO 0)
"
)
)
*46 (Net
uid 24936,0
decl (Decl
n "bt_reset"
t "std_uLogic"
o 10
suid 166,0
)
declText (MLText
uid 24937,0
va (VaSet
)
xt "-72000,8600,-57700,9800"
st "bt_reset      : std_uLogic
"
)
)
*47 (Net
uid 24938,0
decl (Decl
n "ctlRxd"
t "std_ulogic"
o 26
suid 167,0
)
declText (MLText
uid 24939,0
va (VaSet
)
xt "-72000,31000,-53900,32200"
st "SIGNAL ctlRxd        : std_ulogic
"
)
)
*48 (Net
uid 24940,0
decl (Decl
n "ctlTxd"
t "std_ulogic"
o 30
suid 168,0
)
declText (MLText
uid 24941,0
va (VaSet
)
xt "-72000,35800,-53900,37000"
st "SIGNAL ctlTxd        : std_ulogic
"
)
)
*49 (SaComponent
uid 25008,0
optionalChildren [
*50 (CptPort
uid 24968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,4625,17000,5375"
)
tg (CPTG
uid 24970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24971,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,4500,20500,5500"
st "clock"
blo "18000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*51 (CptPort
uid 24972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,6625,17000,7375"
)
tg (CPTG
uid 24974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24975,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,6500,20500,7500"
st "reset"
blo "18000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*52 (CptPort
uid 24976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,-3375,33750,-2625"
)
tg (CPTG
uid 24978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24979,0
va (VaSet
font "Verdana,8,0"
)
xt "27400,-3500,32000,-2500"
st "addressEn"
ju 2
blo "32000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addressEn"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*53 (CptPort
uid 24980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,-1375,17000,-625"
)
tg (CPTG
uid 24982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24983,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,-1500,21900,-500"
st "rxEmpty"
blo "18000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 3
suid 6,0
)
)
)
*54 (CptPort
uid 24984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,625,17000,1375"
)
tg (CPTG
uid 24986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24987,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,500,20400,1500"
st "rxRd"
blo "18000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 4
suid 8,0
)
)
)
*55 (CptPort
uid 24988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,-3375,17000,-2625"
)
tg (CPTG
uid 24990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24991,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,-3500,21200,-2500"
st "rxData"
blo "18000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2011,0
)
)
)
*56 (CptPort
uid 24992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,-1375,33750,-625"
)
tg (CPTG
uid 24994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24995,0
va (VaSet
font "Verdana,8,0"
)
xt "28100,-1500,32000,-500"
st "dataHEn"
ju 2
blo "32000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataHEn"
t "std_ulogic"
o 7
suid 2013,0
)
)
)
*57 (CptPort
uid 24996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,625,33750,1375"
)
tg (CPTG
uid 24998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24999,0
va (VaSet
font "Verdana,8,0"
)
xt "28300,500,32000,1500"
st "dataLEn"
ju 2
blo "32000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataLEn"
t "std_ulogic"
o 8
suid 2014,0
)
)
)
*58 (CptPort
uid 25000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,4625,33750,5375"
)
tg (CPTG
uid 25002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25003,0
va (VaSet
font "Verdana,8,0"
)
xt "25100,4500,32000,5500"
st "commandValid"
ju 2
blo "32000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "commandValid"
t "std_ulogic"
o 9
suid 2015,0
)
)
)
*59 (CptPort
uid 25004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,2625,33750,3375"
)
tg (CPTG
uid 25006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25007,0
va (VaSet
font "Verdana,8,0"
)
xt "26300,2500,32000,3500"
st "busDataOut"
ju 2
blo "32000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busDataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 2017,0
)
)
)
]
shape (Rectangle
uid 25009,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,-7000,33000,9000"
)
oxt "37000,12000,53000,28000"
ttg (MlTextGroup
uid 25010,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 25011,0
va (VaSet
)
xt "17600,8800,24000,10000"
st "Controller"
blo "17600,9800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 25012,0
va (VaSet
)
xt "17600,10000,30500,11200"
st "serialPortRxInterface"
blo "17600,11000"
tm "CptNameMgr"
)
*62 (Text
uid 25013,0
va (VaSet
)
xt "17600,11200,21200,12400"
st "I_rxIf"
blo "17600,12200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25014,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25015,0
text (MLText
uid 25016,0
va (VaSet
)
xt "17000,12800,39200,14000"
st "dataBitNb = rs232BitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "rs232BitNb"
)
]
)
viewicon (ZoomableIcon
uid 25017,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,7250,18750,8750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*63 (Net
uid 25393,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(i2cBitNb-1 DOWNTO 0)"
o 47
suid 169,0
)
declText (MLText
uid 25394,0
va (VaSet
)
xt "-72000,62200,-36500,63400"
st "SIGNAL txData        : std_ulogic_vector(i2cBitNb-1 DOWNTO 0)
"
)
)
*64 (Net
uid 25409,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(i2cBitNb-1 DOWNTO 0)"
o 39
suid 171,0
)
declText (MLText
uid 25410,0
va (VaSet
)
xt "-72000,52600,-36500,53800"
st "SIGNAL rxData        : std_ulogic_vector(i2cBitNb-1 DOWNTO 0)
"
)
)
*65 (Net
uid 25417,0
decl (Decl
n "txFull"
t "std_ulogic"
o 48
suid 172,0
)
declText (MLText
uid 25418,0
va (VaSet
)
xt "-72000,63400,-54300,64600"
st "SIGNAL txFull        : std_ulogic
"
)
)
*66 (Net
uid 25425,0
decl (Decl
n "txWr"
t "std_ulogic"
o 49
suid 173,0
)
declText (MLText
uid 25426,0
va (VaSet
)
xt "-72000,64600,-54200,65800"
st "SIGNAL txWr          : std_ulogic
"
)
)
*67 (Net
uid 25433,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 40
suid 174,0
)
declText (MLText
uid 25434,0
va (VaSet
)
xt "-72000,53800,-53200,55000"
st "SIGNAL rxEmpty       : std_ulogic
"
)
)
*68 (Net
uid 25441,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 41
suid 175,0
)
declText (MLText
uid 25442,0
va (VaSet
)
xt "-72000,55000,-54200,56200"
st "SIGNAL rxRd          : std_ulogic
"
)
)
*69 (Net
uid 25525,0
decl (Decl
n "regRxAddr"
t "unsigned"
b "(registerAddressBitNb-1 DOWNTO 0)"
o 34
suid 178,0
)
declText (MLText
uid 25526,0
va (VaSet
)
xt "-72000,44200,-33500,45400"
st "SIGNAL regRxAddr     : unsigned(registerAddressBitNb-1 DOWNTO 0)
"
)
)
*70 (Net
uid 25527,0
decl (Decl
n "regRxData"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 35
suid 179,0
)
declText (MLText
uid 25528,0
va (VaSet
)
xt "-72000,45400,-30800,46600"
st "SIGNAL regRxData     : std_ulogic_vector(registerDataBitNb-1 DOWNTO 0)
"
)
)
*71 (Net
uid 25919,0
decl (Decl
n "regTxAddr"
t "unsigned"
b "(registerAddressBitNb-1 DOWNTO 0)"
o 37
suid 181,0
)
declText (MLText
uid 25920,0
va (VaSet
)
xt "-72000,47800,-33500,49000"
st "SIGNAL regTxAddr     : unsigned(registerAddressBitNb-1 DOWNTO 0)
"
)
)
*72 (Net
uid 25927,0
decl (Decl
n "regTxData"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 38
suid 182,0
)
declText (MLText
uid 25928,0
va (VaSet
)
xt "-72000,49000,-30800,50200"
st "SIGNAL regTxData     : std_ulogic_vector(registerDataBitNb-1 DOWNTO 0)
"
)
)
*73 (Net
uid 25935,0
decl (Decl
n "updateTxReg"
t "std_ulogic"
o 51
suid 183,0
)
declText (MLText
uid 25936,0
va (VaSet
)
xt "-72000,67000,-52000,68200"
st "SIGNAL updateTxReg   : std_ulogic
"
)
)
*74 (SaComponent
uid 26597,0
optionalChildren [
*75 (CptPort
uid 26565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,38625,17000,39375"
)
tg (CPTG
uid 26567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26568,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,38500,20500,39500"
st "clock"
blo "18000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*76 (CptPort
uid 26569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,40625,17000,41375"
)
tg (CPTG
uid 26571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26572,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,40500,20500,41500"
st "reset"
blo "18000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*77 (CptPort
uid 26573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,30625,17000,31375"
)
tg (CPTG
uid 26575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26576,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,30500,20700,31500"
st "txFull"
blo "18000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 4
suid 7,0
)
)
)
*78 (CptPort
uid 26577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26578,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,32625,17000,33375"
)
tg (CPTG
uid 26579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26580,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,32500,20400,33500"
st "txWr"
blo "18000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*79 (CptPort
uid 26581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26582,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,28625,17000,29375"
)
tg (CPTG
uid 26583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26584,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,28500,21200,29500"
st "txData"
blo "18000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 2012,0
)
)
)
*80 (CptPort
uid 26585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,34625,17000,35375"
)
tg (CPTG
uid 26587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26588,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,34500,23400,35500"
st "sendStatus"
blo "18000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "sendStatus"
t "std_ulogic"
o 6
suid 2016,0
)
)
)
*81 (CptPort
uid 26589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,28625,33750,29375"
)
tg (CPTG
uid 26591,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26592,0
va (VaSet
font "Verdana,8,0"
)
xt "24900,28500,32000,29500"
st "registerAddress"
ju 2
blo "32000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "registerAddress"
t "unsigned"
b "(addressBitNb-1 DOWNTO 0)"
o 7
suid 2017,0
)
)
)
*82 (CptPort
uid 26593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26594,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,30625,33750,31375"
)
tg (CPTG
uid 26595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26596,0
va (VaSet
font "Verdana,8,0"
)
xt "27400,30500,32000,31500"
st "busDataIn"
ju 2
blo "32000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "busDataIn"
t "std_ulogic_vector"
b "(2*dataBitNb-1 DOWNTO 0)"
o 8
suid 2018,0
)
)
)
]
shape (Rectangle
uid 26598,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,25000,33000,43000"
)
oxt "37000,10000,53000,28000"
ttg (MlTextGroup
uid 26599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 26600,0
va (VaSet
)
xt "17600,42800,24000,44000"
st "Controller"
blo "17600,43800"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 26601,0
va (VaSet
)
xt "17600,44000,30500,45200"
st "serialPortTxInterface"
blo "17600,45000"
tm "CptNameMgr"
)
*85 (Text
uid 26602,0
va (VaSet
)
xt "17600,45200,21200,46400"
st "I_txIf"
blo "17600,46200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26604,0
text (MLText
uid 26605,0
va (VaSet
)
xt "17000,46600,46000,49000"
st "addressBitNb = registerAddressBitNb    ( positive )  
dataBitNb    = rs232BitNb              ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "rs232BitNb"
)
]
)
viewicon (ZoomableIcon
uid 26606,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,41250,18750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*86 (Net
uid 26827,0
decl (Decl
n "sendI2c"
t "std_ulogic"
o 42
suid 185,0
)
declText (MLText
uid 26828,0
va (VaSet
)
xt "-72000,56200,-53200,57400"
st "SIGNAL sendI2c       : std_ulogic
"
)
)
*87 (PortIoOut
uid 27482,0
shape (CompositeShape
uid 27483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27484,0
sl 0
ro 270
xt "213500,-3375,215000,-2625"
)
(Line
uid 27485,0
sl 0
ro 270
xt "213000,-3000,213500,-3000"
pts [
"213000,-3000"
"213500,-3000"
]
)
]
)
stc 0
tg (WTG
uid 27486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27487,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "216000,-3500,221600,-2100"
st "testOut"
blo "216000,-2300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 27494,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 13
suid 186,0
)
declText (MLText
uid 27495,0
va (VaSet
)
xt "-72000,12200,-43700,13400"
st "testOut       : std_ulogic_vector(1 to testOutBitNb)
"
)
)
*89 (HdlText
uid 27575,0
optionalChildren [
*90 (EmbeddedText
uid 27581,0
commentText (CommentText
uid 27582,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 27583,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "189000,-6000,205000,2000"
)
oxt "0,0,18000,5000"
text (MLText
uid 27584,0
va (VaSet
font "Verdana,8,0"
)
xt "189200,-5800,205200,2200"
st "
testOut <= (
  1 => sendI2c,
  2 => sendStatus,
  3 => updateTx15,
  4 => regTxData(regTxData'high),
  5 => regTxData(regTxData'high-1),
  6 => statusDivide(8),
  7 => statusDivide(7),
  others => '0'
);

updateTx15 <= updateTxReg when regTxAddr = 15
  else '0';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 27576,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "189000,-7000,205000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27577,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 27578,0
va (VaSet
font "Verdana,8,0"
)
xt "189200,3000,191200,4000"
st "eb3"
blo "189200,3800"
tm "HdlTextNameMgr"
)
*92 (Text
uid 27579,0
va (VaSet
font "Verdana,8,0"
)
xt "189200,4000,190200,5000"
st "3"
blo "189200,4800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 27580,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "189250,1250,190750,2750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*93 (Net
uid 28276,0
decl (Decl
n "statusDivide"
t "unsigned"
b "(statusDivideBitNb-1 DOWNTO 0)"
o 45
suid 187,0
)
declText (MLText
uid 28277,0
va (VaSet
)
xt "-72000,59800,-35000,61000"
st "SIGNAL statusDivide  : unsigned(statusDivideBitNb-1 DOWNTO 0)
"
)
)
*94 (SaComponent
uid 28422,0
optionalChildren [
*95 (CptPort
uid 28398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,36625,-15000,37375"
)
tg (CPTG
uid 28400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28401,0
va (VaSet
)
xt "-14000,36500,-10600,37700"
st "clock"
blo "-14000,37500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*96 (CptPort
uid 28402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,38625,-15000,39375"
)
tg (CPTG
uid 28404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28405,0
va (VaSet
)
xt "-14000,38500,-10700,39700"
st "reset"
blo "-14000,39500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*97 (CptPort
uid 28406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,36625,1750,37375"
)
tg (CPTG
uid 28408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28409,0
va (VaSet
)
xt "-5700,36500,0,37700"
st "pOnReset"
ju 2
blo "0,37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pOnReset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*98 (CptPort
uid 28410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,32625,1750,33375"
)
tg (CPTG
uid 28412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28413,0
va (VaSet
)
xt "-3700,32500,0,33700"
st "enI2c"
ju 2
blo "0,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enI2c"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*99 (CptPort
uid 28414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,34625,1750,35375"
)
tg (CPTG
uid 28416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28417,0
va (VaSet
)
xt "-5200,34400,0,35600"
st "enStatus"
ju 2
blo "0,35400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enStatus"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*100 (CptPort
uid 28418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,32625,-15000,33375"
)
tg (CPTG
uid 28420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28421,0
va (VaSet
)
xt "-14000,32400,-6200,33600"
st "statusDivide"
blo "-14000,33400"
)
)
thePort (LogicalPort
decl (Decl
n "statusDivide"
t "unsigned"
b "(statusDivideBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 28423,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-15000,29000,1000,41000"
)
oxt "30000,13000,46000,25000"
ttg (MlTextGroup
uid 28424,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 28425,0
va (VaSet
)
xt "-14800,41000,-8400,42200"
st "Controller"
blo "-14800,42000"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 28426,0
va (VaSet
)
xt "-14800,42200,-5300,43400"
st "timingGenerator"
blo "-14800,43200"
tm "CptNameMgr"
)
*103 (Text
uid 28427,0
va (VaSet
)
xt "-14800,43400,-11400,44600"
st "I_por"
blo "-14800,44400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28428,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28429,0
text (MLText
uid 28430,0
va (VaSet
font "Verdana,8,0"
)
xt "-15000,45000,8600,49000"
st "clockFrequency    = clockFrequency       ( real     )  
resetPulseLength  = 8 ms                 ( time     )  
i2cUpdateRate     = i2cUpdateRate        ( real     )  
statusDivideBitNb = statusDivideBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "resetPulseLength"
type "time"
value "8 ms"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "statusDivideBitNb"
type "positive"
value "statusDivideBitNb"
)
]
)
viewicon (ZoomableIcon
uid 28431,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-14750,39250,-13250,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*104 (Net
uid 28525,0
decl (Decl
n "seqTestOut"
t "std_ulogic_vector"
b "(testOutBitNb-1 DOWNTO 0)"
o 44
suid 189,0
)
declText (MLText
uid 28526,0
va (VaSet
)
xt "-72000,58600,-32800,59800"
st "SIGNAL seqTestOut    : std_ulogic_vector(testOutBitNb-1 DOWNTO 0)
"
)
)
*105 (SaComponent
uid 28773,0
optionalChildren [
*106 (CptPort
uid 28749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28750,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,40625,81000,41375"
)
tg (CPTG
uid 28751,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28752,0
va (VaSet
)
xt "82000,40400,85400,41600"
st "clock"
blo "82000,41400"
)
s (Text
uid 28783,0
va (VaSet
)
xt "82000,41600,82000,41600"
blo "82000,41600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*107 (CptPort
uid 28753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,42625,81000,43375"
)
tg (CPTG
uid 28755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28756,0
va (VaSet
)
xt "82000,42400,85300,43600"
st "reset"
blo "82000,43400"
)
s (Text
uid 28784,0
va (VaSet
)
xt "82000,43600,82000,43600"
blo "82000,43600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*108 (CptPort
uid 28757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,32625,81000,33375"
)
tg (CPTG
uid 28759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28760,0
va (VaSet
)
xt "82000,32400,86700,33600"
st "address"
blo "82000,33400"
)
s (Text
uid 28785,0
va (VaSet
)
xt "82000,33600,82000,33600"
blo "82000,33600"
)
)
thePort (LogicalPort
decl (Decl
n "address"
t "unsigned"
b "(addressBitNb-1 DOWNTO 0)"
o 3
suid 2012,0
)
)
)
*109 (CptPort
uid 28761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,34625,81000,35375"
)
tg (CPTG
uid 28763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28764,0
va (VaSet
)
xt "82000,34400,84900,35600"
st "data"
blo "82000,35400"
)
s (Text
uid 28786,0
va (VaSet
)
xt "82000,35600,82000,35600"
blo "82000,35600"
)
)
thePort (LogicalPort
decl (Decl
n "data"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 2016,0
)
)
)
*110 (CptPort
uid 28765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,36625,81000,37375"
)
tg (CPTG
uid 28767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28768,0
va (VaSet
)
xt "82000,36400,87500,37600"
st "dataValid"
blo "82000,37400"
)
s (Text
uid 28787,0
va (VaSet
)
xt "82000,37600,82000,37600"
blo "82000,37600"
)
)
thePort (LogicalPort
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 2017,0
)
)
)
*111 (CptPort
uid 28769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,32625,97750,33375"
)
tg (CPTG
uid 28771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28772,0
va (VaSet
)
xt "88200,32400,96000,33600"
st "statusDivide"
ju 2
blo "96000,33400"
)
s (Text
uid 28788,0
va (VaSet
)
xt "96000,33600,96000,33600"
ju 2
blo "96000,33600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "statusDivide"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2019,0
)
)
)
]
shape (Rectangle
uid 28774,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,29000,97000,45000"
)
oxt "37000,12000,53000,28000"
ttg (MlTextGroup
uid 28775,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 28776,0
va (VaSet
)
xt "81600,44800,88000,46000"
st "Controller"
blo "81600,45800"
tm "BdLibraryNameMgr"
)
*113 (Text
uid 28777,0
va (VaSet
)
xt "81600,46000,92600,47200"
st "controllerRegisters"
blo "81600,47000"
tm "CptNameMgr"
)
*114 (Text
uid 28778,0
va (VaSet
)
xt "81600,47200,85600,48400"
st "I_regs"
blo "81600,48200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28779,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28780,0
text (MLText
uid 28781,0
va (VaSet
font "Verdana,8,0"
)
xt "81000,49000,104000,51000"
st "addressBitNb = registerAddressBitNb    ( positive )  
dataBitNb    = registerDataBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 28782,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "81250,43250,82750,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*115 (SaComponent
uid 28930,0
optionalChildren [
*116 (CptPort
uid 28882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,-3375,129750,-2625"
)
tg (CPTG
uid 28884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28885,0
va (VaSet
)
xt "123700,-3600,128000,-2400"
st "sClOut"
ju 2
blo "128000,-2600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 10
suid 1,0
)
)
)
*117 (CptPort
uid 28886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,12625,113000,13375"
)
tg (CPTG
uid 28888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28889,0
va (VaSet
)
xt "114000,12400,117400,13600"
st "clock"
blo "114000,13400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*118 (CptPort
uid 28890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,14625,113000,15375"
)
tg (CPTG
uid 28892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28893,0
va (VaSet
)
xt "114000,14400,117300,15600"
st "reset"
blo "114000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*119 (CptPort
uid 28894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,-1375,129750,-625"
)
tg (CPTG
uid 28896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28897,0
va (VaSet
)
xt "123400,-1600,128000,-400"
st "sDaOut"
ju 2
blo "128000,-600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 9
suid 4,0
)
)
)
*120 (CptPort
uid 28898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28899,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,6625,113000,7375"
)
tg (CPTG
uid 28900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28901,0
va (VaSet
)
xt "114000,6400,118900,7600"
st "rxEmpty"
blo "114000,7400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 3
suid 6,0
)
)
)
*121 (CptPort
uid 28902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,-1375,113000,-625"
)
tg (CPTG
uid 28904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28905,0
va (VaSet
)
xt "114000,-1600,117500,-400"
st "txFull"
blo "114000,-600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*122 (CptPort
uid 28906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,8625,113000,9375"
)
tg (CPTG
uid 28908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28909,0
va (VaSet
)
xt "114000,8400,117000,9600"
st "rxRd"
blo "114000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 4
suid 8,0
)
)
)
*123 (CptPort
uid 28910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,625,113000,1375"
)
tg (CPTG
uid 28912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28913,0
va (VaSet
)
xt "114000,400,117000,1600"
st "txWr"
blo "114000,1400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 8
suid 9,0
)
)
)
*124 (CptPort
uid 28914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28915,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,4625,113000,5375"
)
tg (CPTG
uid 28916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28917,0
va (VaSet
)
xt "114000,4400,118100,5600"
st "rxData"
blo "114000,5400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2011,0
)
)
)
*125 (CptPort
uid 28918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,-3375,113000,-2625"
)
tg (CPTG
uid 28920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28921,0
va (VaSet
)
xt "114000,-3600,118100,-2400"
st "txData"
blo "114000,-2600"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2012,0
)
)
)
*126 (CptPort
uid 28922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28923,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,625,129750,1375"
)
tg (CPTG
uid 28924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28925,0
va (VaSet
)
xt "124500,400,128000,1600"
st "sClIn"
ju 2
blo "128000,1400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 11
suid 2013,0
)
)
)
*127 (CptPort
uid 28926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28927,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,2625,129750,3375"
)
tg (CPTG
uid 28928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28929,0
va (VaSet
)
xt "124200,2400,128000,3600"
st "sDaIn"
ju 2
blo "128000,3400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 12
suid 2014,0
)
)
)
]
shape (Rectangle
uid 28931,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "113000,-7000,129000,17000"
)
oxt "38000,4000,54000,28000"
ttg (MlTextGroup
uid 28932,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 28933,0
va (VaSet
)
xt "113600,16800,116300,18000"
st "I2C"
blo "113600,17800"
tm "BdLibraryNameMgr"
)
*129 (Text
uid 28934,0
va (VaSet
)
xt "113600,18000,118500,19200"
st "i2cFIFO"
blo "113600,19000"
tm "CptNameMgr"
)
*130 (Text
uid 28935,0
va (VaSet
)
xt "113600,19200,117500,20400"
st "I_iFifo"
blo "113600,20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28936,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28937,0
text (MLText
uid 28938,0
va (VaSet
font "Verdana,8,0"
)
xt "113000,21000,144200,25000"
st "dataBitNb      = i2cBitNb                               ( positive )  
baudRateDivide = integer(clockFrequency/i2cBaudRate)    ( positive )  
txFifoDepth    = i2cFifoDepth                           ( positive )  
rxFifoDepth    = 1                                      ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/i2cBaudRate)"
)
(GiElement
name "txFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
viewicon (ZoomableIcon
uid 28939,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "113250,15250,114750,16750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*131 (SaComponent
uid 29564,0
optionalChildren [
*132 (CptPort
uid 29504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,12625,81000,13375"
)
tg (CPTG
uid 29506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29507,0
va (VaSet
)
xt "82000,12400,85400,13600"
st "clock"
blo "82000,13400"
)
s (Text
uid 29574,0
va (VaSet
)
xt "82000,13600,82000,13600"
blo "82000,13600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*133 (CptPort
uid 29508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,14625,81000,15375"
)
tg (CPTG
uid 29510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29511,0
va (VaSet
)
xt "82000,14400,85300,15600"
st "reset"
blo "82000,15400"
)
s (Text
uid 29575,0
va (VaSet
)
xt "82000,15600,82000,15600"
blo "82000,15600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*134 (CptPort
uid 29512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29513,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-3375,81000,-2625"
)
tg (CPTG
uid 29514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29515,0
va (VaSet
)
xt "82000,-3600,88000,-2400"
st "regRxAddr"
blo "82000,-2600"
)
s (Text
uid 29576,0
va (VaSet
)
xt "82000,-2400,82000,-2400"
blo "82000,-2400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "regRxAddr"
t "unsigned"
b "(regAddressBitNb-1 DOWNTO 0)"
o 3
suid 2012,0
)
)
)
*135 (CptPort
uid 29516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-1375,81000,-625"
)
tg (CPTG
uid 29518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29519,0
va (VaSet
)
xt "82000,-1600,88000,-400"
st "regRxData"
blo "82000,-600"
)
s (Text
uid 29577,0
va (VaSet
)
xt "82000,-400,82000,-400"
blo "82000,-400"
)
)
thePort (LogicalPort
decl (Decl
n "regRxData"
t "std_ulogic_vector"
b "(regDataBitNb-1 DOWNTO 0)"
o 4
suid 2016,0
)
)
)
*136 (CptPort
uid 29520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,-3375,97750,-2625"
)
tg (CPTG
uid 29522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29523,0
va (VaSet
)
xt "91900,-3600,96000,-2400"
st "txData"
ju 2
blo "96000,-2600"
)
s (Text
uid 29578,0
va (VaSet
)
xt "96000,-2400,96000,-2400"
ju 2
blo "96000,-2400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(i2cDataBitNb-1 DOWNTO 0)"
o 5
suid 2019,0
)
)
)
*137 (CptPort
uid 29524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29525,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,-1375,97750,-625"
)
tg (CPTG
uid 29526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29527,0
va (VaSet
)
xt "92500,-1600,96000,-400"
st "txFull"
ju 2
blo "96000,-600"
)
s (Text
uid 29579,0
va (VaSet
)
xt "96000,-400,96000,-400"
ju 2
blo "96000,-400"
)
)
thePort (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 6
suid 2020,0
)
)
)
*138 (CptPort
uid 29528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,625,97750,1375"
)
tg (CPTG
uid 29530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29531,0
va (VaSet
)
xt "93000,400,96000,1600"
st "txWr"
ju 2
blo "96000,1400"
)
s (Text
uid 29580,0
va (VaSet
)
xt "96000,1600,96000,1600"
ju 2
blo "96000,1600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 7
suid 2021,0
)
)
)
*139 (CptPort
uid 29532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29533,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,4625,97750,5375"
)
tg (CPTG
uid 29534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29535,0
va (VaSet
)
xt "91900,4400,96000,5600"
st "rxData"
ju 2
blo "96000,5400"
)
s (Text
uid 29581,0
va (VaSet
)
xt "96000,5600,96000,5600"
ju 2
blo "96000,5600"
)
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(i2cDataBitNb-1 DOWNTO 0)"
o 8
suid 2022,0
)
)
)
*140 (CptPort
uid 29536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,8625,97750,9375"
)
tg (CPTG
uid 29538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29539,0
va (VaSet
)
xt "93000,8400,96000,9600"
st "rxRd"
ju 2
blo "96000,9400"
)
s (Text
uid 29582,0
va (VaSet
)
xt "96000,9600,96000,9600"
ju 2
blo "96000,9600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 9
suid 2023,0
)
)
)
*141 (CptPort
uid 29540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29541,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97000,6625,97750,7375"
)
tg (CPTG
uid 29542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29543,0
va (VaSet
)
xt "91100,6400,96000,7600"
st "rxEmpty"
ju 2
blo "96000,7400"
)
s (Text
uid 29583,0
va (VaSet
)
xt "96000,7600,96000,7600"
ju 2
blo "96000,7600"
)
)
thePort (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 2024,0
)
)
)
*142 (CptPort
uid 29544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,625,81000,1375"
)
tg (CPTG
uid 29546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29547,0
va (VaSet
)
xt "82000,400,86900,1600"
st "startI2c"
blo "82000,1400"
)
s (Text
uid 29584,0
va (VaSet
)
xt "82000,1600,82000,1600"
blo "82000,1600"
)
)
thePort (LogicalPort
decl (Decl
n "startI2c"
t "std_ulogic"
o 11
suid 2025,0
)
)
)
*143 (CptPort
uid 29548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29549,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,4625,81000,5375"
)
tg (CPTG
uid 29550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29551,0
va (VaSet
)
xt "82000,4400,88000,5600"
st "regTxAddr"
blo "82000,5400"
)
s (Text
uid 29585,0
va (VaSet
)
xt "82000,5600,82000,5600"
blo "82000,5600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "regTxAddr"
t "unsigned"
b "(regAddressBitNb-1 DOWNTO 0)"
o 12
suid 2026,0
)
)
)
*144 (CptPort
uid 29552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29553,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,6625,81000,7375"
)
tg (CPTG
uid 29554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29555,0
va (VaSet
)
xt "82000,6400,88000,7600"
st "regTxData"
blo "82000,7400"
)
s (Text
uid 29586,0
va (VaSet
)
xt "82000,7600,82000,7600"
blo "82000,7600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "regTxData"
t "std_ulogic_vector"
b "(regDataBitNb-1 DOWNTO 0)"
o 13
suid 2027,0
)
)
)
*145 (CptPort
uid 29556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29557,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,8625,81000,9375"
)
tg (CPTG
uid 29558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29559,0
va (VaSet
)
xt "82000,8400,90000,9600"
st "updateTxReg"
blo "82000,9400"
)
s (Text
uid 29587,0
va (VaSet
)
xt "82000,9600,82000,9600"
blo "82000,9600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "updateTxReg"
t "std_ulogic"
o 14
suid 2028,0
)
)
)
*146 (CptPort
uid 29560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29561,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88625,-7750,89375,-7000"
)
tg (CPTG
uid 29562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29563,0
va (VaSet
)
xt "86000,-6000,90600,-4800"
st "testOut"
ju 2
blo "90600,-5000"
)
s (Text
uid 29588,0
va (VaSet
)
xt "90600,-4800,90600,-4800"
ju 2
blo "90600,-4800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(testOutBitNb-1 DOWNTO 0)"
o 15
suid 2029,0
)
)
)
]
shape (Rectangle
uid 29565,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,-7000,97000,17000"
)
oxt "37000,4000,53000,28000"
ttg (MlTextGroup
uid 29566,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 29567,0
va (VaSet
)
xt "81600,16800,88000,18000"
st "Controller"
blo "81600,17800"
tm "BdLibraryNameMgr"
)
*148 (Text
uid 29568,0
va (VaSet
)
xt "81600,18000,89600,19200"
st "i2cController"
blo "81600,19000"
tm "CptNameMgr"
)
*149 (Text
uid 29569,0
va (VaSet
)
xt "81600,19200,86900,20400"
st "I_i2cSeq"
blo "81600,20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29570,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29571,0
text (MLText
uid 29572,0
va (VaSet
font "Verdana,8,0"
)
xt "81000,21000,105300,27000"
st "regAddressBitNb = registerAddressBitNb    ( positive )  
regDataBitNb    = registerDataBitNb       ( positive )  
i2cDataBitNb    = i2cBitNb                ( positive )  
testOutBitNb    = testOutBitNb            ( positive )  
kartBaseAddress = kartBaseAddress         ( positive )  
adcAddress      = 16#D0#                  ( positive )  "
)
header ""
)
elements [
(GiElement
name "regAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "regDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "i2cDataBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "adcAddress"
type "positive"
value "16#D0#"
)
]
)
viewicon (ZoomableIcon
uid 29573,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "81250,15250,82750,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*150 (Net
uid 29690,0
decl (Decl
n "updateTx15"
t "std_ulogic"
o 50
suid 190,0
)
declText (MLText
uid 29691,0
va (VaSet
)
xt "-72000,65800,-52200,67000"
st "SIGNAL updateTx15    : std_ulogic
"
)
)
*151 (PortIoIn
uid 29993,0
shape (CompositeShape
uid 29994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29995,0
sl 0
ro 270
xt "39000,8625,40500,9375"
)
(Line
uid 29996,0
sl 0
ro 270
xt "40500,9000,41000,9000"
pts [
"40500,9000"
"41000,9000"
]
)
]
)
stc 0
tg (WTG
uid 29997,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29998,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27800,8500,38000,9900"
st "bt_connected"
ju 2
blo "38000,9700"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 30005,0
decl (Decl
n "bt_connected"
t "std_uLogic"
o 2
suid 191,0
)
declText (MLText
uid 30006,0
va (VaSet
)
xt "-72000,-1000,-56300,200"
st "bt_connected  : std_uLogic
"
)
)
*153 (PortIoIn
uid 30007,0
shape (CompositeShape
uid 30008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30009,0
sl 0
ro 270
xt "-25000,66625,-23500,67375"
)
(Line
uid 30010,0
sl 0
ro 270
xt "-23500,67000,-23000,67000"
pts [
"-23500,67000"
"-23000,67000"
]
)
]
)
stc 0
tg (WTG
uid 30011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30012,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-32500,66500,-26000,67900"
st "uart_TxD"
ju 2
blo "-26000,67700"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 30019,0
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 7
suid 192,0
)
declText (MLText
uid 30020,0
va (VaSet
)
xt "-72000,5000,-57200,6200"
st "uart_TxD      : std_uLogic
"
)
)
*155 (PortIoOut
uid 30021,0
shape (CompositeShape
uid 30022,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30023,0
sl 0
ro 90
xt "-25000,64625,-23500,65375"
)
(Line
uid 30024,0
sl 0
ro 90
xt "-23500,65000,-23000,65000"
pts [
"-23000,65000"
"-23500,65000"
]
)
]
)
stc 0
tg (WTG
uid 30025,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30026,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-32600,64300,-26000,65700"
st "uart_RxD"
ju 2
blo "-26000,65500"
tm "WireNameMgr"
)
)
)
*156 (Net
uid 30033,0
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 14
suid 193,0
)
declText (MLText
uid 30034,0
va (VaSet
)
xt "-72000,13400,-57200,14600"
st "uart_RxD      : std_uLogic
"
)
)
*157 (PortIoOut
uid 30035,0
shape (CompositeShape
uid 30036,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30037,0
sl 0
ro 90
xt "-25000,72625,-23500,73375"
)
(Line
uid 30038,0
sl 0
ro 90
xt "-23500,73000,-23000,73000"
pts [
"-23000,73000"
"-23500,73000"
]
)
]
)
stc 0
tg (WTG
uid 30039,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30040,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-33700,72300,-26000,73700"
st "bt_VRegEn"
ju 2
blo "-26000,73500"
tm "WireNameMgr"
)
)
)
*158 (Net
uid 30047,0
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 9
suid 194,0
)
declText (MLText
uid 30048,0
va (VaSet
)
xt "-72000,7400,-56600,8600"
st "bt_VRegEn     : std_uLogic
"
)
)
*159 (SaComponent
uid 30200,0
optionalChildren [
*160 (CptPort
uid 30160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,12625,49000,13375"
)
tg (CPTG
uid 30162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30163,0
va (VaSet
)
xt "50000,12400,53400,13600"
st "clock"
blo "50000,13400"
)
s (Text
uid 30210,0
va (VaSet
)
xt "50000,13600,50000,13600"
blo "50000,13600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*161 (CptPort
uid 30164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,14625,49000,15375"
)
tg (CPTG
uid 30166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30167,0
va (VaSet
)
xt "50000,14400,53300,15600"
st "reset"
blo "50000,15400"
)
s (Text
uid 30211,0
va (VaSet
)
xt "50000,15600,50000,15600"
blo "50000,15600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*162 (CptPort
uid 30168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,-3375,49000,-2625"
)
tg (CPTG
uid 30170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30171,0
va (VaSet
)
xt "50000,-3600,56000,-2400"
st "addressEn"
blo "50000,-2600"
)
s (Text
uid 30212,0
va (VaSet
)
xt "50000,-2400,50000,-2400"
blo "50000,-2400"
)
)
thePort (LogicalPort
decl (Decl
n "addressEn"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*163 (CptPort
uid 30172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,-1375,49000,-625"
)
tg (CPTG
uid 30174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30175,0
va (VaSet
)
xt "50000,-1600,55000,-400"
st "dataHEn"
blo "50000,-600"
)
s (Text
uid 30213,0
va (VaSet
)
xt "50000,-400,50000,-400"
blo "50000,-400"
)
)
thePort (LogicalPort
decl (Decl
n "dataHEn"
t "std_ulogic"
o 6
suid 2013,0
)
)
)
*164 (CptPort
uid 30176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,625,49000,1375"
)
tg (CPTG
uid 30178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30179,0
va (VaSet
)
xt "50000,400,54800,1600"
st "dataLEn"
blo "50000,1400"
)
s (Text
uid 30214,0
va (VaSet
)
xt "50000,1600,50000,1600"
blo "50000,1600"
)
)
thePort (LogicalPort
decl (Decl
n "dataLEn"
t "std_ulogic"
o 7
suid 2014,0
)
)
)
*165 (CptPort
uid 30180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,2625,49000,3375"
)
tg (CPTG
uid 30182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30183,0
va (VaSet
)
xt "50000,2400,54100,3600"
st "rxData"
blo "50000,3400"
)
s (Text
uid 30215,0
va (VaSet
)
xt "50000,3600,50000,3600"
blo "50000,3600"
)
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(rsDataBitNb-1 DOWNTO 0)"
o 3
suid 2011,0
)
)
)
*166 (CptPort
uid 30184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30185,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-3375,65750,-2625"
)
tg (CPTG
uid 30186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30187,0
va (VaSet
)
xt "59300,-3600,64000,-2400"
st "address"
ju 2
blo "64000,-2600"
)
s (Text
uid 30216,0
va (VaSet
)
xt "64000,-2400,64000,-2400"
ju 2
blo "64000,-2400"
)
)
thePort (LogicalPort
decl (Decl
n "address"
t "unsigned"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 2012,0
)
)
)
*167 (CptPort
uid 30188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-1375,65750,-625"
)
tg (CPTG
uid 30190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30191,0
va (VaSet
)
xt "61100,-1600,64000,-400"
st "data"
ju 2
blo "64000,-600"
)
s (Text
uid 30217,0
va (VaSet
)
xt "64000,-400,64000,-400"
ju 2
blo "64000,-400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2016,0
)
)
)
*168 (CptPort
uid 30192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,4625,49000,5375"
)
tg (CPTG
uid 30194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30195,0
va (VaSet
)
xt "50000,4400,55500,5600"
st "dataValid"
blo "50000,5400"
)
s (Text
uid 30218,0
va (VaSet
)
xt "50000,5600,50000,5600"
blo "50000,5600"
)
)
thePort (LogicalPort
decl (Decl
n "dataValid"
t "std_ulogic"
o 9
suid 2017,0
)
)
)
*169 (CptPort
uid 30196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,8625,49000,9375"
)
tg (CPTG
uid 30198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30199,0
va (VaSet
)
xt "50000,8400,57800,9600"
st "btConnected"
blo "50000,9400"
)
s (Text
uid 30219,0
va (VaSet
)
xt "50000,9600,50000,9600"
blo "50000,9600"
)
)
thePort (LogicalPort
decl (Decl
n "btConnected"
t "std_ulogic"
o 10
suid 2019,0
)
)
)
]
shape (Rectangle
uid 30201,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,-7000,65000,17000"
)
oxt "37000,4000,53000,28000"
ttg (MlTextGroup
uid 30202,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 30203,0
va (VaSet
)
xt "49600,16800,56000,18000"
st "Controller"
blo "49600,17800"
tm "BdLibraryNameMgr"
)
*171 (Text
uid 30204,0
va (VaSet
)
xt "49600,18000,56800,19200"
st "rxRegisters"
blo "49600,19000"
tm "CptNameMgr"
)
*172 (Text
uid 30205,0
va (VaSet
)
xt "49600,19200,54900,20400"
st "I_rxRegs"
blo "49600,20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30206,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30207,0
text (MLText
uid 30208,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,21000,72000,24000"
st "rsDataBitNb  = rs232BitNb              ( positive )  
addressBitNb = registerAddressBitNb    ( positive )  
dataBitNb    = registerDataBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "rsDataBitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 30209,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,15250,50750,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*173 (PortIoOut
uid 30220,0
shape (CompositeShape
uid 30221,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30222,0
sl 0
ro 90
xt "-25000,70625,-23500,71375"
)
(Line
uid 30223,0
sl 0
ro 90
xt "-23500,71000,-23000,71000"
pts [
"-23000,71000"
"-23500,71000"
]
)
]
)
stc 0
tg (WTG
uid 30224,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30225,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-32200,70300,-26000,71700"
st "bt_reset"
ju 2
blo "-26000,71500"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 30232,0
decl (Decl
n "bt_reset_int"
t "std_uLogic"
o 18
suid 195,0
)
declText (MLText
uid 30233,0
va (VaSet
)
xt "-72000,21400,-52500,22600"
st "SIGNAL bt_reset_int  : std_uLogic
"
)
)
*175 (SaComponent
uid 30530,0
optionalChildren [
*176 (CptPort
uid 30502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,34625,49000,35375"
)
tg (CPTG
uid 30504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30505,0
va (VaSet
)
xt "50000,34400,53400,35600"
st "clock"
blo "50000,35400"
)
s (Text
uid 30540,0
va (VaSet
)
xt "50000,35600,50000,35600"
blo "50000,35600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*177 (CptPort
uid 30506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,36625,49000,37375"
)
tg (CPTG
uid 30508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30509,0
va (VaSet
)
xt "50000,36400,53300,37600"
st "reset"
blo "50000,37400"
)
s (Text
uid 30541,0
va (VaSet
)
xt "50000,37600,50000,37600"
blo "50000,37600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*178 (CptPort
uid 30510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,28625,49000,29375"
)
tg (CPTG
uid 30512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30513,0
va (VaSet
)
xt "50000,28400,54100,29600"
st "txAddr"
blo "50000,29400"
)
s (Text
uid 30542,0
va (VaSet
)
xt "50000,29600,50000,29600"
blo "50000,29600"
)
)
thePort (LogicalPort
decl (Decl
n "txAddr"
t "unsigned"
b "(regAddressBitNb-1 DOWNTO 0)"
o 3
suid 2012,0
)
)
)
*179 (CptPort
uid 30514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30515,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,30625,49000,31375"
)
tg (CPTG
uid 30516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30517,0
va (VaSet
)
xt "50000,30400,56000,31600"
st "regRxData"
blo "50000,31400"
)
s (Text
uid 30543,0
va (VaSet
)
xt "50000,31600,50000,31600"
blo "50000,31600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "regRxData"
t "std_ulogic_vector"
b "(regDataBitNb-1 DOWNTO 0)"
o 4
suid 2016,0
)
)
)
*180 (CptPort
uid 30518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30519,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,28625,65750,29375"
)
tg (CPTG
uid 30520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30521,0
va (VaSet
)
xt "58000,28400,64000,29600"
st "regTxAddr"
ju 2
blo "64000,29400"
)
s (Text
uid 30544,0
va (VaSet
)
xt "64000,29600,64000,29600"
ju 2
blo "64000,29600"
)
)
thePort (LogicalPort
decl (Decl
n "regTxAddr"
t "unsigned"
b "(regAddressBitNb-1 DOWNTO 0)"
o 5
suid 2026,0
)
)
)
*181 (CptPort
uid 30522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,30625,65750,31375"
)
tg (CPTG
uid 30524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30525,0
va (VaSet
)
xt "58000,30400,64000,31600"
st "regTxData"
ju 2
blo "64000,31400"
)
s (Text
uid 30545,0
va (VaSet
)
xt "64000,31600,64000,31600"
ju 2
blo "64000,31600"
)
)
thePort (LogicalPort
decl (Decl
n "regTxData"
t "std_ulogic_vector"
b "(regDataBitNb-1 DOWNTO 0)"
o 6
suid 2027,0
)
)
)
*182 (CptPort
uid 30526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30527,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,32625,65750,33375"
)
tg (CPTG
uid 30528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30529,0
va (VaSet
)
xt "56000,32400,64000,33600"
st "updateTxReg"
ju 2
blo "64000,33400"
)
s (Text
uid 30546,0
va (VaSet
)
xt "64000,33600,64000,33600"
ju 2
blo "64000,33600"
)
)
thePort (LogicalPort
decl (Decl
n "updateTxReg"
t "std_ulogic"
o 7
suid 2028,0
)
)
)
]
shape (Rectangle
uid 30531,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,25000,65000,39000"
)
oxt "37000,14000,53000,28000"
ttg (MlTextGroup
uid 30532,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 30533,0
va (VaSet
)
xt "49600,38800,56000,40000"
st "Controller"
blo "49600,39800"
tm "BdLibraryNameMgr"
)
*184 (Text
uid 30534,0
va (VaSet
)
xt "49600,40000,56800,41200"
st "txRegisters"
blo "49600,41000"
tm "CptNameMgr"
)
*185 (Text
uid 30535,0
va (VaSet
)
xt "49600,41200,54900,42400"
st "I_txRegs"
blo "49600,42200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30536,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30537,0
text (MLText
uid 30538,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,43000,73300,45000"
st "regAddressBitNb = registerAddressBitNb    ( positive )  
regDataBitNb    = registerDataBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "regAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "regDataBitNb"
type "positive"
value "registerDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 30539,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,37250,50750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*186 (Net
uid 30807,0
decl (Decl
n "done"
t "std_ulogic"
o 33
suid 198,0
)
declText (MLText
uid 30808,0
va (VaSet
)
xt "-72000,39400,-54100,40600"
st "SIGNAL done          : std_ulogic
"
)
)
*187 (Net
uid 30953,0
decl (Decl
n "command"
t "unsigned"
b "(sequenceCommandBitNb-1 DOWNTO 0)"
o 21
suid 199,0
)
declText (MLText
uid 30954,0
va (VaSet
)
xt "-72000,25000,-31700,26200"
st "SIGNAL command       : unsigned(sequenceCommandBitNb-1 DOWNTO 0)
"
)
)
*188 (Net
uid 30961,0
decl (Decl
n "argument"
t "unsigned"
b "(sequenceArgumentBitNb-1 DOWNTO 0)"
o 17
suid 200,0
)
declText (MLText
uid 30962,0
va (VaSet
)
xt "-72000,20200,-32200,21400"
st "SIGNAL argument      : unsigned(sequenceArgumentBitNb-1 DOWNTO 0)
"
)
)
*189 (Net
uid 31158,0
decl (Decl
n "act"
t "std_ulogic"
o 15
suid 201,0
)
declText (MLText
uid 31159,0
va (VaSet
)
xt "-72000,17800,-54600,19000"
st "SIGNAL act           : std_ulogic
"
)
)
*190 (Net
uid 31190,0
decl (Decl
n "regRxData1"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 36
suid 202,0
)
declText (MLText
uid 31191,0
va (VaSet
)
xt "-72000,46600,-30400,47800"
st "SIGNAL regRxData1    : std_ulogic_vector(registerDataBitNb-1 DOWNTO 0)
"
)
)
*191 (Net
uid 31973,0
decl (Decl
n "running"
t "std_ulogic"
o 53
suid 204,0
)
declText (MLText
uid 31974,0
va (VaSet
)
xt "-72000,51400,-53700,52600"
st "SIGNAL running       : std_ulogic
"
)
)
*192 (Net
uid 32241,0
decl (Decl
n "motorPosition"
t "unsigned"
b "(registerDataBitNb-1 DOWNTO 0)"
o 54
suid 205,0
)
declText (MLText
uid 32242,0
va (VaSet
)
xt "-72000,41800,-34800,43000"
st "SIGNAL motorPosition : unsigned(registerDataBitNb-1 DOWNTO 0)
"
)
)
*193 (Net
uid 32247,0
decl (Decl
n "positionStart"
t "std_ulogic"
o 55
suid 206,0
)
declText (MLText
uid 32248,0
va (VaSet
)
xt "-72000,43000,-52700,44200"
st "SIGNAL positionStart : std_ulogic
"
)
)
*194 (Net
uid 32410,0
decl (Decl
n "regTxData1"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 38
suid 207,0
)
declText (MLText
uid 32411,0
va (VaSet
)
xt "-72000,50200,-30400,51400"
st "SIGNAL regTxData1    : std_ulogic_vector(registerDataBitNb-1 DOWNTO 0)
"
)
)
*195 (SaComponent
uid 32835,0
optionalChildren [
*196 (CptPort
uid 32795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-55750,110625,-55000,111375"
)
tg (CPTG
uid 32797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32798,0
va (VaSet
)
xt "-54000,110400,-50600,111600"
st "clock"
blo "-54000,111400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*197 (CptPort
uid 32799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-55750,112625,-55000,113375"
)
tg (CPTG
uid 32801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32802,0
va (VaSet
)
xt "-54000,112400,-50700,113600"
st "reset"
blo "-54000,113400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*198 (CptPort
uid 32803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32804,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,94625,-38250,95375"
)
tg (CPTG
uid 32805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32806,0
va (VaSet
)
xt "-44100,94400,-40000,95600"
st "txAddr"
ju 2
blo "-40000,95400"
)
)
thePort (LogicalPort
decl (Decl
n "txAddr"
t "unsigned"
b "(regAddressBitNb-1 DOWNTO 0)"
o 3
suid 2012,0
)
)
)
*199 (CptPort
uid 32807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32808,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-55750,96625,-55000,97375"
)
tg (CPTG
uid 32809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32810,0
va (VaSet
)
xt "-54000,96400,-45400,97600"
st "regTxDataOut"
blo "-54000,97400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "regTxDataOut"
t "std_ulogic_vector"
b "(regDataBitNb-1 DOWNTO 0)"
o 4
suid 2016,0
)
)
)
*200 (CptPort
uid 32811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32812,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,96625,-38250,97375"
)
tg (CPTG
uid 32813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32814,0
va (VaSet
)
xt "-47800,96400,-40000,97600"
st "regTxDataIn"
ju 2
blo "-40000,97400"
)
)
thePort (LogicalPort
decl (Decl
n "regTxDataIn"
t "std_ulogic_vector"
b "(regDataBitNb-1 DOWNTO 0)"
o 5
suid 2027,0
)
)
)
*201 (CptPort
uid 32815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32816,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,102625,-38250,103375"
)
tg (CPTG
uid 32817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32818,0
va (VaSet
)
xt "-44400,102400,-40000,103600"
st "running"
ju 2
blo "-40000,103400"
)
)
thePort (LogicalPort
decl (Decl
n "running"
t "std_ulogic"
o 6
suid 2029,0
)
)
)
*202 (CptPort
uid 32819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,110625,-38250,111375"
)
tg (CPTG
uid 32821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32822,0
va (VaSet
)
xt "-48400,110400,-40000,111600"
st "motorPosition"
ju 2
blo "-40000,111400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "motorPosition"
t "unsigned"
b "(regDataBitNb-1 DOWNTO 0)"
o 7
suid 2030,0
)
)
)
*203 (CptPort
uid 32823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32824,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,108625,-38250,109375"
)
tg (CPTG
uid 32825,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32826,0
va (VaSet
)
xt "-47900,108400,-40000,109600"
st "positionStart"
ju 2
blo "-40000,109400"
)
)
thePort (LogicalPort
decl (Decl
n "positionStart"
t "std_ulogic"
o 8
suid 2031,0
)
)
)
*204 (CptPort
uid 32827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32828,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,98625,-38250,99375"
)
tg (CPTG
uid 32829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32830,0
va (VaSet
)
xt "-48000,98400,-40000,99600"
st "updateTxReg"
ju 2
blo "-40000,99400"
)
)
thePort (LogicalPort
decl (Decl
n "updateTxReg"
t "std_ulogic"
o 9
suid 2032,0
)
)
)
*205 (CptPort
uid 32831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32832,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39000,104625,-38250,105375"
)
tg (CPTG
uid 32833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32834,0
va (VaSet
)
xt "-45500,104400,-40000,105600"
st "command"
ju 2
blo "-40000,105400"
)
)
thePort (LogicalPort
decl (Decl
n "command"
t "unsigned"
b "(commandBitNb-1 DOWNTO 0)"
o 10
suid 2033,0
)
)
)
]
shape (Rectangle
uid 32836,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-55000,91000,-39000,115000"
)
oxt "37000,4000,53000,28000"
ttg (MlTextGroup
uid 32837,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
uid 32838,0
va (VaSet
)
xt "-54400,114800,-48000,116000"
st "Controller"
blo "-54400,115800"
tm "BdLibraryNameMgr"
)
*207 (Text
uid 32839,0
va (VaSet
)
xt "-54400,116000,-44900,117200"
st "sequenceStatus"
blo "-54400,117000"
tm "CptNameMgr"
)
*208 (Text
uid 32840,0
va (VaSet
)
xt "-54400,117200,-48700,118400"
st "I_seqStat"
blo "-54400,118200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32841,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32842,0
text (MLText
uid 32843,0
va (VaSet
font "Verdana,8,0"
)
xt "-55000,119000,-28300,122000"
st "regAddressBitNb = registerAddressBitNb    ( positive )  
regDataBitNb    = registerDataBitNb       ( positive )  
commandBitNb    = sequenceCommandBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "regAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "regDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "commandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
]
)
viewicon (ZoomableIcon
uid 32844,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-54750,113250,-53250,114750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*209 (SaComponent
uid 33056,0
optionalChildren [
*210 (CptPort
uid 33008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,108625,17000,109375"
)
tg (CPTG
uid 33010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33011,0
va (VaSet
)
xt "18000,108400,21400,109600"
st "clock"
blo "18000,109400"
)
s (Text
uid 33066,0
va (VaSet
)
xt "18000,109600,18000,109600"
blo "18000,109600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*211 (CptPort
uid 33012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,110625,17000,111375"
)
tg (CPTG
uid 33014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33015,0
va (VaSet
)
xt "18000,110400,21300,111600"
st "reset"
blo "18000,111400"
)
s (Text
uid 33067,0
va (VaSet
)
xt "18000,111600,18000,111600"
blo "18000,111600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*212 (CptPort
uid 33016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,94625,17000,95375"
)
tg (CPTG
uid 33018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33019,0
va (VaSet
)
xt "18000,94400,23500,95600"
st "command"
blo "18000,95400"
)
s (Text
uid 33068,0
va (VaSet
)
xt "18000,95600,18000,95600"
blo "18000,95600"
)
)
thePort (LogicalPort
decl (Decl
n "command"
t "unsigned"
b "(commandBitNb-1 DOWNTO 0)"
o 3
suid 2011,0
)
)
)
*213 (CptPort
uid 33020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33021,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,94625,33750,95375"
)
tg (CPTG
uid 33022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33023,0
va (VaSet
)
xt "26100,94400,32000,95600"
st "rxAddress"
ju 2
blo "32000,95400"
)
s (Text
uid 33069,0
va (VaSet
)
xt "32000,95600,32000,95600"
ju 2
blo "32000,95600"
)
)
thePort (LogicalPort
decl (Decl
n "rxAddress"
t "unsigned"
b "(i2cAddressBitNb-1 DOWNTO 0)"
o 4
suid 2012,0
)
)
)
*214 (CptPort
uid 33024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,96625,33750,97375"
)
tg (CPTG
uid 33026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33027,0
va (VaSet
)
xt "27900,96400,32000,97600"
st "rxData"
ju 2
blo "32000,97400"
)
s (Text
uid 33070,0
va (VaSet
)
xt "32000,97600,32000,97600"
ju 2
blo "32000,97600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(i2cDataBitNb-1 DOWNTO 0)"
o 5
suid 2016,0
)
)
)
*215 (CptPort
uid 33028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,98625,17000,99375"
)
tg (CPTG
uid 33030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33031,0
va (VaSet
)
xt "18000,98400,20300,99600"
st "act"
blo "18000,99400"
)
s (Text
uid 33071,0
va (VaSet
)
xt "18000,99600,18000,99600"
blo "18000,99600"
)
)
thePort (LogicalPort
decl (Decl
n "act"
t "std_ulogic"
o 6
suid 2017,0
)
)
)
*216 (CptPort
uid 33032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33033,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,100625,17000,101375"
)
tg (CPTG
uid 33034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33035,0
va (VaSet
)
xt "18000,100400,21100,101600"
st "done"
blo "18000,101400"
)
s (Text
uid 33072,0
va (VaSet
)
xt "18000,101600,18000,101600"
blo "18000,101600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_ulogic"
o 7
suid 2019,0
)
)
)
*217 (CptPort
uid 33036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,96625,17000,97375"
)
tg (CPTG
uid 33038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33039,0
va (VaSet
)
xt "18000,96400,23400,97600"
st "argument"
blo "18000,97400"
)
s (Text
uid 33073,0
va (VaSet
)
xt "18000,97600,18000,97600"
blo "18000,97600"
)
)
thePort (LogicalPort
decl (Decl
n "argument"
t "unsigned"
b "(argumentBitNb-1 DOWNTO 0)"
o 8
suid 2020,0
)
)
)
*218 (CptPort
uid 33040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,104625,17000,105375"
)
tg (CPTG
uid 33042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33043,0
va (VaSet
)
xt "18000,104400,25700,105600"
st "registerData"
blo "18000,105400"
)
s (Text
uid 33074,0
va (VaSet
)
xt "18000,105600,18000,105600"
blo "18000,105600"
)
)
thePort (LogicalPort
decl (Decl
n "registerData"
t "std_ulogic_vector"
b "(i2cDataBitNb-1 DOWNTO 0)"
o 9
suid 2021,0
)
)
)
*219 (CptPort
uid 33044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,100625,33750,101375"
)
tg (CPTG
uid 33046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33047,0
va (VaSet
)
xt "24100,100400,32000,101600"
st "positionStart"
ju 2
blo "32000,101400"
)
s (Text
uid 33075,0
va (VaSet
)
xt "32000,101600,32000,101600"
ju 2
blo "32000,101600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "positionStart"
t "std_ulogic"
o 10
suid 2022,0
)
)
)
*220 (CptPort
uid 33048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33049,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,102625,33750,103375"
)
tg (CPTG
uid 33050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33051,0
va (VaSet
)
xt "23600,102400,32000,103600"
st "motorPosition"
ju 2
blo "32000,103400"
)
s (Text
uid 33076,0
va (VaSet
)
xt "32000,103600,32000,103600"
ju 2
blo "32000,103600"
)
)
thePort (LogicalPort
decl (Decl
n "motorPosition"
t "unsigned"
b "(i2cDataBitNb-1 DOWNTO 0)"
o 11
suid 2023,0
)
)
)
*221 (CptPort
uid 33052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,106625,33750,107375"
)
tg (CPTG
uid 33054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33055,0
va (VaSet
)
xt "27200,106400,32000,107600"
st "flagZero"
ju 2
blo "32000,107400"
)
s (Text
uid 33077,0
va (VaSet
)
xt "32000,107600,32000,107600"
ju 2
blo "32000,107600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "flagZero"
t "std_ulogic"
o 12
suid 2024,0
)
)
)
]
shape (Rectangle
uid 33057,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,91000,33000,113000"
)
oxt "37000,6000,53000,28000"
ttg (MlTextGroup
uid 33058,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 33059,0
va (VaSet
)
xt "17600,112800,24000,114000"
st "Controller"
blo "17600,113800"
tm "BdLibraryNameMgr"
)
*223 (Text
uid 33060,0
va (VaSet
)
xt "17600,114000,28800,115200"
st "sequenceController"
blo "17600,115000"
tm "CptNameMgr"
)
*224 (Text
uid 33061,0
va (VaSet
)
xt "17600,115200,22700,116400"
st "I_seqCtl"
blo "17600,116200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33062,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33063,0
text (MLText
uid 33064,0
va (VaSet
font "Verdana,8,0"
)
xt "17000,117000,45200,122000"
st "i2cAddressBitNb     = registerAddressBitNb     ( positive )  
i2cDataBitNb        = registerDataBitNb        ( positive )  
commandBitNb        = sequenceCommandBitNb     ( positive )  
argumentBitNb       = sequenceArgumentBitNb    ( positive )  
clockToHectoHzCount = clockToHectoHzCount      ( positive )  "
)
header ""
)
elements [
(GiElement
name "i2cAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "i2cDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "commandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "argumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
]
)
viewicon (ZoomableIcon
uid 33065,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,111250,18750,112750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*225 (SaComponent
uid 33134,0
optionalChildren [
*226 (CptPort
uid 33078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,110625,-15000,111375"
)
tg (CPTG
uid 33080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33081,0
va (VaSet
)
xt "-14000,110400,-10600,111600"
st "clock"
blo "-14000,111400"
)
s (Text
uid 33144,0
va (VaSet
)
xt "-14000,111600,-14000,111600"
blo "-14000,111600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*227 (CptPort
uid 33082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,112625,-15000,113375"
)
tg (CPTG
uid 33084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33085,0
va (VaSet
)
xt "-14000,112400,-10700,113600"
st "reset"
blo "-14000,113400"
)
s (Text
uid 33145,0
va (VaSet
)
xt "-14000,113600,-14000,113600"
blo "-14000,113600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*228 (CptPort
uid 33086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,94625,-15000,95375"
)
tg (CPTG
uid 33088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33089,0
va (VaSet
)
xt "-14000,94400,-8000,95600"
st "addressEn"
blo "-14000,95400"
)
s (Text
uid 33146,0
va (VaSet
)
xt "-14000,95600,-14000,95600"
blo "-14000,95600"
)
)
thePort (LogicalPort
decl (Decl
n "addressEn"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*229 (CptPort
uid 33090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,96625,-15000,97375"
)
tg (CPTG
uid 33092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33093,0
va (VaSet
)
xt "-14000,96400,-9000,97600"
st "dataHEn"
blo "-14000,97400"
)
s (Text
uid 33147,0
va (VaSet
)
xt "-14000,97600,-14000,97600"
blo "-14000,97600"
)
)
thePort (LogicalPort
decl (Decl
n "dataHEn"
t "std_ulogic"
o 6
suid 2013,0
)
)
)
*230 (CptPort
uid 33094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,98625,-15000,99375"
)
tg (CPTG
uid 33096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33097,0
va (VaSet
)
xt "-14000,98400,-9200,99600"
st "dataLEn"
blo "-14000,99400"
)
s (Text
uid 33148,0
va (VaSet
)
xt "-14000,99600,-14000,99600"
blo "-14000,99600"
)
)
thePort (LogicalPort
decl (Decl
n "dataLEn"
t "std_ulogic"
o 7
suid 2014,0
)
)
)
*231 (CptPort
uid 33098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,100625,-15000,101375"
)
tg (CPTG
uid 33100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33101,0
va (VaSet
)
xt "-14000,100400,-9900,101600"
st "rxData"
blo "-14000,101400"
)
s (Text
uid 33149,0
va (VaSet
)
xt "-14000,101600,-14000,101600"
blo "-14000,101600"
)
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(rsDataBitNb-1 DOWNTO 0)"
o 3
suid 2011,0
)
)
)
*232 (CptPort
uid 33102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,94625,1750,95375"
)
tg (CPTG
uid 33104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33105,0
va (VaSet
)
xt "-5500,94400,0,95600"
st "command"
ju 2
blo "0,95400"
)
s (Text
uid 33150,0
va (VaSet
)
xt "0,95600,0,95600"
ju 2
blo "0,95600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "command"
t "unsigned"
b "(commandBitNb-1 DOWNTO 0)"
o 4
suid 2012,0
)
)
)
*233 (CptPort
uid 33106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,96625,1750,97375"
)
tg (CPTG
uid 33108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33109,0
va (VaSet
)
xt "-5400,96400,0,97600"
st "argument"
ju 2
blo "0,97400"
)
s (Text
uid 33151,0
va (VaSet
)
xt "0,97600,0,97600"
ju 2
blo "0,97600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "argument"
t "unsigned"
b "(argumentBitNb-1 DOWNTO 0)"
o 8
suid 2016,0
)
)
)
*234 (CptPort
uid 33110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,102625,-15000,103375"
)
tg (CPTG
uid 33112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33113,0
va (VaSet
)
xt "-14000,102400,-8500,103600"
st "dataValid"
blo "-14000,103400"
)
s (Text
uid 33152,0
va (VaSet
)
xt "-14000,103600,-14000,103600"
blo "-14000,103600"
)
)
thePort (LogicalPort
decl (Decl
n "dataValid"
t "std_ulogic"
o 9
suid 2017,0
)
)
)
*235 (CptPort
uid 33114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,106625,-15000,107375"
)
tg (CPTG
uid 33116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33117,0
va (VaSet
)
xt "-14000,106400,-6200,107600"
st "btConnected"
blo "-14000,107400"
)
s (Text
uid 33153,0
va (VaSet
)
xt "-14000,107600,-14000,107600"
blo "-14000,107600"
)
)
thePort (LogicalPort
decl (Decl
n "btConnected"
t "std_ulogic"
o 10
suid 2019,0
)
)
)
*236 (CptPort
uid 33118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33119,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,100625,1750,101375"
)
tg (CPTG
uid 33120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33121,0
va (VaSet
)
xt "-3100,100400,0,101600"
st "done"
ju 2
blo "0,101400"
)
s (Text
uid 33154,0
va (VaSet
)
xt "0,101600,0,101600"
ju 2
blo "0,101600"
)
)
thePort (LogicalPort
decl (Decl
n "done"
t "std_ulogic"
o 11
suid 2020,0
)
)
)
*237 (CptPort
uid 33122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,98625,1750,99375"
)
tg (CPTG
uid 33124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33125,0
va (VaSet
)
xt "-2300,98400,0,99600"
st "act"
ju 2
blo "0,99400"
)
s (Text
uid 33155,0
va (VaSet
)
xt "0,99600,0,99600"
ju 2
blo "0,99600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "act"
t "std_ulogic"
o 12
suid 2021,0
)
)
)
*238 (CptPort
uid 33126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,103625,1750,104375"
)
tg (CPTG
uid 33128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33129,0
va (VaSet
)
xt "-4400,103400,0,104600"
st "running"
ju 2
blo "0,104400"
)
s (Text
uid 33156,0
va (VaSet
)
xt "0,104600,0,104600"
ju 2
blo "0,104600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "running"
t "std_ulogic"
o 13
suid 2022,0
)
)
)
*239 (CptPort
uid 33130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33131,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,107625,1750,108375"
)
tg (CPTG
uid 33132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33133,0
va (VaSet
)
xt "-4800,107400,0,108600"
st "flagZero"
ju 2
blo "0,108400"
)
s (Text
uid 33157,0
va (VaSet
)
xt "0,108600,0,108600"
ju 2
blo "0,108600"
)
)
thePort (LogicalPort
decl (Decl
n "flagZero"
t "std_ulogic"
o 14
suid 2023,0
)
)
)
]
shape (Rectangle
uid 33135,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-15000,91000,1000,115000"
)
oxt "37000,4000,53000,28000"
ttg (MlTextGroup
uid 33136,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 33137,0
va (VaSet
)
xt "-14400,114800,-8000,116000"
st "Controller"
blo "-14400,115800"
tm "BdLibraryNameMgr"
)
*241 (Text
uid 33138,0
va (VaSet
)
xt "-14400,116000,-6000,117200"
st "sequenceRam"
blo "-14400,117000"
tm "CptNameMgr"
)
*242 (Text
uid 33139,0
va (VaSet
)
xt "-14400,117200,-8600,118400"
st "I_seqRam"
blo "-14400,118200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33140,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33141,0
text (MLText
uid 33142,0
va (VaSet
font "Verdana,8,0"
)
xt "-15000,119000,12000,123000"
st "rsDataBitNb     = rs232BitNb               ( positive )  
ramAddressBitNb = sequenceAddressBitNb     ( positive )  
commandBitNb    = sequenceCommandBitNb     ( positive )  
argumentBitNb   = sequenceArgumentBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "rsDataBitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "commandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "argumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
]
)
viewicon (ZoomableIcon
uid 33143,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-14750,113250,-13250,114750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*243 (Net
uid 33158,0
decl (Decl
n "flagZero"
t "std_ulogic"
o 56
suid 208,0
)
declText (MLText
uid 33159,0
va (VaSet
)
xt "-72000,40600,-53600,41800"
st "SIGNAL flagZero      : std_ulogic
"
)
)
*244 (SaComponent
uid 33550,0
optionalChildren [
*245 (CptPort
uid 33510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-3375,-15000,-2625"
)
tg (CPTG
uid 33512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33513,0
va (VaSet
)
xt "-14000,-3600,-11200,-2400"
st "RxD"
blo "-14000,-2600"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*246 (CptPort
uid 33514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,6625,-15000,7375"
)
tg (CPTG
uid 33516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33517,0
va (VaSet
)
xt "-14000,6400,-10600,7600"
st "clock"
blo "-14000,7400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*247 (CptPort
uid 33518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,8625,-15000,9375"
)
tg (CPTG
uid 33520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33521,0
va (VaSet
)
xt "-14000,8400,-10700,9600"
st "reset"
blo "-14000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*248 (CptPort
uid 33522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,2625,-15000,3375"
)
tg (CPTG
uid 33524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33525,0
va (VaSet
)
xt "-14000,2400,-11200,3600"
st "TxD"
blo "-14000,3400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*249 (CptPort
uid 33526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-1375,1750,-625"
)
tg (CPTG
uid 33528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33529,0
va (VaSet
)
xt "-4900,-1600,0,-400"
st "rxEmpty"
ju 2
blo "0,-600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*250 (CptPort
uid 33530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,4625,1750,5375"
)
tg (CPTG
uid 33532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33533,0
va (VaSet
)
xt "-3500,4400,0,5600"
st "txFull"
ju 2
blo "0,5400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*251 (CptPort
uid 33534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33535,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,625,1750,1375"
)
tg (CPTG
uid 33536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33537,0
va (VaSet
)
xt "-3000,400,0,1600"
st "rxRd"
ju 2
blo "0,1400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*252 (CptPort
uid 33538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33539,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,6625,1750,7375"
)
tg (CPTG
uid 33540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33541,0
va (VaSet
)
xt "-3000,6400,0,7600"
st "txWr"
ju 2
blo "0,7400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*253 (CptPort
uid 33542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-3375,1750,-2625"
)
tg (CPTG
uid 33544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33545,0
va (VaSet
)
xt "-4100,-3600,0,-2400"
st "rxData"
ju 2
blo "0,-2600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 2011,0
)
)
)
*254 (CptPort
uid 33546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33547,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,2625,1750,3375"
)
tg (CPTG
uid 33548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33549,0
va (VaSet
)
xt "-4100,2400,0,3600"
st "txData"
ju 2
blo "0,3400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2012,0
)
)
)
]
shape (Rectangle
uid 33551,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-15000,-7000,1000,11000"
)
oxt "34000,10000,50000,28000"
ttg (MlTextGroup
uid 33552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*255 (Text
uid 33553,0
va (VaSet
)
xt "-14400,10800,-10200,12000"
st "RS232"
blo "-14400,11800"
tm "BdLibraryNameMgr"
)
*256 (Text
uid 33554,0
va (VaSet
)
xt "-14400,12000,-5500,13200"
st "serialPortFIFO"
blo "-14400,13000"
tm "CptNameMgr"
)
*257 (Text
uid 33555,0
va (VaSet
)
xt "-14400,13200,-10200,14400"
st "I_sFifo"
blo "-14400,14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33556,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33557,0
text (MLText
uid 33558,0
va (VaSet
font "Verdana,8,0"
)
xt "-15000,15000,17300,19000"
st "baudRateDivide = integer(clockFrequency/rs232BaudRate)    ( positive )  
dataBitNb      = rs232BitNb                               ( positive )  
txFifoDepth    = 8                                        ( positive )  
rxFifoDepth    = 8                                        ( positive )  
"
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/rs232BaudRate)"
)
(GiElement
name "dataBitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 33559,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-14750,9250,-13250,10750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*258 (Wire
uid 16750,0
shape (OrthoPolyLine
uid 16751,0
va (VaSet
vasetType 3
)
xt "-23000,7000,-15750,7000"
pts [
"-15750,7000"
"-23000,7000"
]
)
start &246
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16755,0
va (VaSet
font "Verdana,12,0"
)
xt "-21750,5600,-17950,7000"
st "clock"
blo "-21750,6800"
tm "WireNameMgr"
)
)
on &2
)
*259 (Wire
uid 16758,0
shape (OrthoPolyLine
uid 16759,0
va (VaSet
vasetType 3
)
xt "-23000,9000,-15750,9000"
pts [
"-15750,9000"
"-23000,9000"
]
)
start &247
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16763,0
va (VaSet
font "Verdana,12,0"
)
xt "-21750,7600,-17650,9000"
st "reset"
blo "-21750,8800"
tm "WireNameMgr"
)
)
on &1
)
*260 (Wire
uid 17669,0
shape (OrthoPolyLine
uid 17670,0
va (VaSet
vasetType 3
)
xt "-23000,61000,-15000,61000"
pts [
"-15000,61000"
"-23000,61000"
]
)
start &34
end &27
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17674,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,59600,-17800,61000"
st "bt_TxD"
blo "-23000,60800"
tm "WireNameMgr"
)
)
on &16
)
*261 (Wire
uid 17675,0
shape (OrthoPolyLine
uid 17676,0
va (VaSet
vasetType 3
)
xt "-23000,59000,-15000,59000"
pts [
"-15000,59000"
"-23000,59000"
]
)
start &34
end &26
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17680,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,57600,-17700,59000"
st "bt_RxD"
blo "-23000,58800"
tm "WireNameMgr"
)
)
on &17
)
*262 (Wire
uid 23079,0
shape (OrthoPolyLine
uid 23080,0
va (VaSet
vasetType 3
)
xt "129750,-3000,137000,-3000"
pts [
"129750,-3000"
"137000,-3000"
]
)
start &116
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23084,0
va (VaSet
font "Verdana,12,0"
)
xt "131750,-4400,136750,-3000"
st "sClOut"
blo "131750,-3200"
tm "WireNameMgr"
)
)
on &18
)
*263 (Wire
uid 23087,0
shape (OrthoPolyLine
uid 23088,0
va (VaSet
vasetType 3
)
xt "129750,-1000,137000,-1000"
pts [
"129750,-1000"
"137000,-1000"
]
)
start &119
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23092,0
va (VaSet
font "Verdana,12,0"
)
xt "131750,-2400,137250,-1000"
st "sDaOut"
blo "131750,-1200"
tm "WireNameMgr"
)
)
on &19
)
*264 (Wire
uid 23095,0
shape (OrthoPolyLine
uid 23096,0
va (VaSet
vasetType 3
)
xt "129750,1000,137000,1000"
pts [
"129750,1000"
"137000,1000"
]
)
start &126
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23100,0
va (VaSet
font "Verdana,12,0"
)
xt "131750,-400,135750,1000"
st "sClIn"
blo "131750,800"
tm "WireNameMgr"
)
)
on &20
)
*265 (Wire
uid 23103,0
shape (OrthoPolyLine
uid 23104,0
va (VaSet
vasetType 3
)
xt "129750,3000,137000,3000"
pts [
"129750,3000"
"137000,3000"
]
)
start &127
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23108,0
va (VaSet
font "Verdana,12,0"
)
xt "131750,1600,136250,3000"
st "sDaIn"
blo "131750,2800"
tm "WireNameMgr"
)
)
on &21
)
*266 (Wire
uid 24255,0
shape (OrthoPolyLine
uid 24256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-3000,16250,-3000"
pts [
"1750,-3000"
"16250,-3000"
]
)
start &253
end &55
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24260,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,-4400,9700,-3000"
st "ctlRxData"
blo "3000,-3200"
tm "WireNameMgr"
)
)
on &29
)
*267 (Wire
uid 24263,0
shape (OrthoPolyLine
uid 24264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,3000,16250,29000"
pts [
"1750,3000"
"9000,3000"
"9000,29000"
"16250,29000"
]
)
start &254
end &79
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24268,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,1600,9600,3000"
st "ctlTxData"
blo "3000,2800"
tm "WireNameMgr"
)
)
on &31
)
*268 (Wire
uid 24271,0
shape (OrthoPolyLine
uid 24272,0
va (VaSet
vasetType 3
)
xt "1750,-1000,16250,-1000"
pts [
"1750,-1000"
"16250,-1000"
]
)
start &249
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24276,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,-2400,11400,-1000"
st "ctlRxEmpty"
blo "3000,-1200"
tm "WireNameMgr"
)
)
on &28
)
*269 (Wire
uid 24279,0
shape (OrthoPolyLine
uid 24280,0
va (VaSet
vasetType 3
)
xt "1750,1000,16250,1000"
pts [
"1750,1000"
"16250,1000"
]
)
start &251
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24284,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,-400,8300,1000"
st "ctlRxRd"
blo "3000,800"
tm "WireNameMgr"
)
)
on &30
)
*270 (Wire
uid 24287,0
shape (OrthoPolyLine
uid 24288,0
va (VaSet
vasetType 3
)
xt "1750,5000,16250,31000"
pts [
"1750,5000"
"7000,5000"
"7000,31000"
"16250,31000"
]
)
start &250
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24292,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,3600,8700,5000"
st "ctlTxFull"
blo "3000,4800"
tm "WireNameMgr"
)
)
on &32
)
*271 (Wire
uid 24295,0
shape (OrthoPolyLine
uid 24296,0
va (VaSet
vasetType 3
)
xt "1750,7000,16250,33000"
pts [
"1750,7000"
"5000,7000"
"5000,33000"
"16250,33000"
]
)
start &252
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24300,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,5600,8400,7000"
st "ctlTxWr"
blo "3000,6800"
tm "WireNameMgr"
)
)
on &33
)
*272 (Wire
uid 24391,0
shape (OrthoPolyLine
uid 24392,0
va (VaSet
vasetType 3
)
xt "13000,7000,16250,7000"
pts [
"13000,7000"
"16250,7000"
]
)
end &51
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24398,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,5600,17100,7000"
st "reset"
blo "13000,6800"
tm "WireNameMgr"
)
)
on &1
)
*273 (Wire
uid 24399,0
shape (OrthoPolyLine
uid 24400,0
va (VaSet
vasetType 3
)
xt "13000,5000,16250,5000"
pts [
"13000,5000"
"16250,5000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24406,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,3600,16800,5000"
st "clock"
blo "13000,4800"
tm "WireNameMgr"
)
)
on &2
)
*274 (Wire
uid 24696,0
optionalChildren [
*275 (BdJunction
uid 28735,0
ps "OnConnectorStrategy"
shape (Circle
uid 28736,0
va (VaSet
vasetType 1
)
xt "72600,-1399,73400,-599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 24697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,-1000,80250,-1000"
pts [
"71000,-1000"
"80250,-1000"
]
)
end &135
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24701,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,-2400,79400,-1000"
st "regRxData"
blo "72000,-1200"
tm "WireNameMgr"
)
)
on &70
)
*276 (Wire
uid 24710,0
shape (OrthoPolyLine
uid 24711,0
va (VaSet
vasetType 3
)
xt "1750,35000,16250,35000"
pts [
"1750,35000"
"16250,35000"
]
)
start &99
end &80
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24713,0
va (VaSet
font "Verdana,12,0"
)
xt "3750,33600,12550,35000"
st "sendStatus"
blo "3750,34800"
tm "WireNameMgr"
)
)
on &43
)
*277 (Wire
uid 24732,0
shape (OrthoPolyLine
uid 24733,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,31000,48250,31000"
pts [
"48250,31000"
"33750,31000"
]
)
start &179
end &82
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24735,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,29600,47400,31000"
st "busDataIn"
blo "40000,30800"
tm "WireNameMgr"
)
)
on &38
)
*278 (Wire
uid 24754,0
shape (OrthoPolyLine
uid 24755,0
va (VaSet
vasetType 3
)
xt "-19000,37000,-15750,37000"
pts [
"-19000,37000"
"-15750,37000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24759,0
va (VaSet
font "Verdana,12,0"
)
xt "-20000,35800,-16200,37200"
st "clock"
blo "-20000,37000"
tm "WireNameMgr"
)
)
on &2
)
*279 (Wire
uid 24760,0
shape (OrthoPolyLine
uid 24761,0
va (VaSet
vasetType 3
)
xt "-19000,39000,-15750,39000"
pts [
"-19000,39000"
"-15750,39000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24765,0
va (VaSet
font "Verdana,12,0"
)
xt "-20000,37800,-15900,39200"
st "reset"
blo "-20000,39000"
tm "WireNameMgr"
)
)
on &1
)
*280 (Wire
uid 24766,0
shape (OrthoPolyLine
uid 24767,0
va (VaSet
vasetType 3
)
xt "1000,37000,11000,71000"
pts [
"1750,37000"
"11000,37000"
"11000,71000"
"1000,71000"
]
)
start &97
end &34
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24769,0
va (VaSet
font "Verdana,12,0"
)
xt "3750,35600,13150,37000"
st "bt_reset_int"
blo "3750,36800"
tm "WireNameMgr"
)
)
on &174
)
*281 (Wire
uid 24776,0
shape (OrthoPolyLine
uid 24777,0
va (VaSet
vasetType 3
)
xt "45000,15000,48250,15000"
pts [
"45000,15000"
"48250,15000"
]
)
end &161
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24781,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,13600,49100,15000"
st "reset"
blo "45000,14800"
tm "WireNameMgr"
)
)
on &1
)
*282 (Wire
uid 24782,0
shape (OrthoPolyLine
uid 24783,0
va (VaSet
vasetType 3
)
xt "45000,13000,48250,13000"
pts [
"45000,13000"
"48250,13000"
]
)
end &160
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24787,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,11600,48800,13000"
st "clock"
blo "45000,12800"
tm "WireNameMgr"
)
)
on &2
)
*283 (Wire
uid 24788,0
shape (OrthoPolyLine
uid 24789,0
va (VaSet
vasetType 3
)
xt "33750,-3000,48250,-3000"
pts [
"33750,-3000"
"48250,-3000"
]
)
start &52
end &162
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24793,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,-4400,43500,-3000"
st "addressEn"
blo "36000,-3200"
tm "WireNameMgr"
)
)
on &39
)
*284 (Wire
uid 24794,0
shape (OrthoPolyLine
uid 24795,0
va (VaSet
vasetType 3
)
xt "33750,-1000,48250,-1000"
pts [
"33750,-1000"
"48250,-1000"
]
)
start &56
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24799,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,-2400,42200,-1000"
st "dataHEn"
blo "36000,-1200"
tm "WireNameMgr"
)
)
on &40
)
*285 (Wire
uid 24800,0
shape (OrthoPolyLine
uid 24801,0
va (VaSet
vasetType 3
)
xt "33750,1000,48250,1000"
pts [
"33750,1000"
"48250,1000"
]
)
start &57
end &164
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24805,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,-400,42000,1000"
st "dataLEn"
blo "36000,800"
tm "WireNameMgr"
)
)
on &41
)
*286 (Wire
uid 24806,0
shape (OrthoPolyLine
uid 24807,0
va (VaSet
vasetType 3
)
xt "33750,5000,48250,5000"
pts [
"33750,5000"
"48250,5000"
]
)
start &58
end &168
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24811,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,3600,46600,5000"
st "commandValid"
blo "36000,4800"
tm "WireNameMgr"
)
)
on &42
)
*287 (Wire
uid 24812,0
optionalChildren [
*288 (BdJunction
uid 28741,0
ps "OnConnectorStrategy"
shape (Circle
uid 28742,0
va (VaSet
vasetType 1
)
xt "74600,-3399,75400,-2599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 24813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,-3000,80250,-3000"
pts [
"80250,-3000"
"65750,-3000"
]
)
start &134
end &166
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24815,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-4400,74300,-3000"
st "regRxAddr"
blo "67000,-3200"
tm "WireNameMgr"
)
)
on &69
)
*289 (Wire
uid 24816,0
shape (OrthoPolyLine
uid 24817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,3000,48250,3000"
pts [
"33750,3000"
"48250,3000"
]
)
start &59
end &165
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24821,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,1600,45200,3000"
st "busDataOut"
blo "36000,2800"
tm "WireNameMgr"
)
)
on &44
)
*290 (Wire
uid 24838,0
shape (OrthoPolyLine
uid 24839,0
va (VaSet
vasetType 3
)
xt "1000,59000,9000,59000"
pts [
"9000,59000"
"1000,59000"
]
)
end &34
sat 16
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24845,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,57600,8500,59000"
st "ctlRxd"
blo "4000,58800"
tm "WireNameMgr"
)
)
on &47
)
*291 (Wire
uid 24846,0
shape (OrthoPolyLine
uid 24847,0
va (VaSet
vasetType 3
)
xt "1000,61000,9000,61000"
pts [
"9000,61000"
"1000,61000"
]
)
end &34
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24853,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,59600,8400,61000"
st "ctlTxd"
blo "4000,60800"
tm "WireNameMgr"
)
)
on &48
)
*292 (Wire
uid 24854,0
shape (OrthoPolyLine
uid 24855,0
va (VaSet
vasetType 3
)
xt "13000,41000,16250,41000"
pts [
"13000,41000"
"16250,41000"
]
)
end &76
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24859,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,39600,17100,41000"
st "reset"
blo "13000,40800"
tm "WireNameMgr"
)
)
on &1
)
*293 (Wire
uid 24860,0
shape (OrthoPolyLine
uid 24861,0
va (VaSet
vasetType 3
)
xt "13000,39000,16250,39000"
pts [
"13000,39000"
"16250,39000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24865,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,37600,16800,39000"
st "clock"
blo "13000,38800"
tm "WireNameMgr"
)
)
on &2
)
*294 (Wire
uid 24866,0
shape (OrthoPolyLine
uid 24867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,29000,48250,29000"
pts [
"48250,29000"
"33750,29000"
]
)
start &178
end &81
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24869,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,27600,44900,29000"
st "txAddr"
blo "40000,28800"
tm "WireNameMgr"
)
)
on &45
)
*295 (Wire
uid 24942,0
shape (OrthoPolyLine
uid 24943,0
va (VaSet
vasetType 3
)
xt "-23000,3000,-15750,3000"
pts [
"-23000,3000"
"-15750,3000"
]
)
end &248
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24949,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,1600,-18600,3000"
st "ctlTxd"
blo "-23000,2800"
tm "WireNameMgr"
)
)
on &48
)
*296 (Wire
uid 24950,0
shape (OrthoPolyLine
uid 24951,0
va (VaSet
vasetType 3
)
xt "-23000,-3000,-15750,-3000"
pts [
"-23000,-3000"
"-15750,-3000"
]
)
end &245
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24957,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,-4400,-18500,-3000"
st "ctlRxd"
blo "-23000,-3200"
tm "WireNameMgr"
)
)
on &47
)
*297 (Wire
uid 25377,0
shape (OrthoPolyLine
uid 25378,0
va (VaSet
vasetType 3
)
xt "109000,15000,112250,15000"
pts [
"109000,15000"
"112250,15000"
]
)
end &118
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25384,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,13600,113100,15000"
st "reset"
blo "109000,14800"
tm "WireNameMgr"
)
)
on &1
)
*298 (Wire
uid 25385,0
shape (OrthoPolyLine
uid 25386,0
va (VaSet
vasetType 3
)
xt "109000,13000,112250,13000"
pts [
"109000,13000"
"112250,13000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25392,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,11600,112800,13000"
st "clock"
blo "109000,12800"
tm "WireNameMgr"
)
)
on &2
)
*299 (Wire
uid 25395,0
shape (OrthoPolyLine
uid 25396,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97750,-3000,112250,-3000"
pts [
"112250,-3000"
"97750,-3000"
]
)
start &125
end &136
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25400,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,-4400,105000,-3000"
st "txData"
blo "100000,-3200"
tm "WireNameMgr"
)
)
on &63
)
*300 (Wire
uid 25411,0
shape (OrthoPolyLine
uid 25412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97750,5000,112250,5000"
pts [
"112250,5000"
"97750,5000"
]
)
start &124
end &139
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25416,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,3600,105000,5000"
st "rxData"
blo "100000,4800"
tm "WireNameMgr"
)
)
on &64
)
*301 (Wire
uid 25419,0
shape (OrthoPolyLine
uid 25420,0
va (VaSet
vasetType 3
)
xt "97750,-1000,112250,-1000"
pts [
"112250,-1000"
"97750,-1000"
]
)
start &121
end &137
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25424,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,-2400,104100,-1000"
st "txFull"
blo "100000,-1200"
tm "WireNameMgr"
)
)
on &65
)
*302 (Wire
uid 25427,0
optionalChildren [
*303 (BdJunction
uid 28747,0
ps "OnConnectorStrategy"
shape (Circle
uid 28748,0
va (VaSet
vasetType 1
)
xt "100600,600,101400,1400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 25428,0
va (VaSet
vasetType 3
)
xt "97750,1000,112250,1000"
pts [
"97750,1000"
"112250,1000"
]
)
start &138
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25432,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,-400,103800,1000"
st "txWr"
blo "100000,800"
tm "WireNameMgr"
)
)
on &66
)
*304 (Wire
uid 25435,0
shape (OrthoPolyLine
uid 25436,0
va (VaSet
vasetType 3
)
xt "97750,7000,112250,7000"
pts [
"112250,7000"
"97750,7000"
]
)
start &120
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25440,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,5600,105900,7000"
st "rxEmpty"
blo "100000,6800"
tm "WireNameMgr"
)
)
on &67
)
*305 (Wire
uid 25443,0
shape (OrthoPolyLine
uid 25444,0
va (VaSet
vasetType 3
)
xt "97750,9000,112250,9000"
pts [
"97750,9000"
"112250,9000"
]
)
start &140
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25448,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,7600,103600,9000"
st "rxRd"
blo "100000,8800"
tm "WireNameMgr"
)
)
on &68
)
*306 (Wire
uid 25529,0
shape (OrthoPolyLine
uid 25530,0
va (VaSet
vasetType 3
)
xt "77000,15000,80250,15000"
pts [
"77000,15000"
"80250,15000"
]
)
end &133
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25536,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,13600,81100,15000"
st "reset"
blo "77000,14800"
tm "WireNameMgr"
)
)
on &1
)
*307 (Wire
uid 25537,0
shape (OrthoPolyLine
uid 25538,0
va (VaSet
vasetType 3
)
xt "77000,13000,80250,13000"
pts [
"77000,13000"
"80250,13000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25544,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,11600,80800,13000"
st "clock"
blo "77000,12800"
tm "WireNameMgr"
)
)
on &2
)
*308 (Wire
uid 25553,0
shape (OrthoPolyLine
uid 25554,0
va (VaSet
vasetType 3
)
xt "77000,1000,80250,1000"
pts [
"80250,1000"
"77000,1000"
]
)
start &142
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25560,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,-400,81800,1000"
st "sendI2c"
blo "76000,800"
tm "WireNameMgr"
)
)
on &86
)
*309 (Wire
uid 25921,0
shape (OrthoPolyLine
uid 25922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,5000,80250,29000"
pts [
"80250,5000"
"67000,5000"
"67000,29000"
"65750,29000"
]
)
start &143
end &180
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25926,0
va (VaSet
font "Verdana,12,0"
)
xt "72250,3600,79450,5000"
st "regTxAddr"
blo "72250,4800"
tm "WireNameMgr"
)
)
on &71
)
*310 (Wire
uid 25929,0
shape (OrthoPolyLine
uid 25930,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,7000,80250,30000"
pts [
"80250,7000"
"69000,7000"
"69000,30000"
"69000,30000"
]
)
start &144
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25934,0
va (VaSet
font "Verdana,12,0"
)
xt "72250,5600,81150,7000"
st "regTxData1"
blo "72250,6800"
tm "WireNameMgr"
)
)
on &194
)
*311 (Wire
uid 25937,0
shape (OrthoPolyLine
uid 25938,0
va (VaSet
vasetType 3
)
xt "65750,9000,80250,33000"
pts [
"80250,9000"
"71000,9000"
"71000,33000"
"65750,33000"
]
)
start &145
end &182
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25942,0
va (VaSet
font "Verdana,12,0"
)
xt "69250,7600,79150,9000"
st "updateTxReg"
blo "69250,8800"
tm "WireNameMgr"
)
)
on &73
)
*312 (Wire
uid 26157,0
shape (OrthoPolyLine
uid 26158,0
va (VaSet
vasetType 3
)
xt "45000,37000,48250,37000"
pts [
"45000,37000"
"48250,37000"
]
)
end &177
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26164,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,35600,49100,37000"
st "reset"
blo "45000,36800"
tm "WireNameMgr"
)
)
on &1
)
*313 (Wire
uid 26165,0
shape (OrthoPolyLine
uid 26166,0
va (VaSet
vasetType 3
)
xt "45000,35000,48250,35000"
pts [
"45000,35000"
"48250,35000"
]
)
end &176
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26172,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,33600,48800,35000"
st "clock"
blo "45000,34800"
tm "WireNameMgr"
)
)
on &2
)
*314 (Wire
uid 26821,0
shape (OrthoPolyLine
uid 26822,0
va (VaSet
vasetType 3
)
xt "1750,23000,3000,33000"
pts [
"1750,33000"
"3000,33000"
"3000,23000"
]
)
start &98
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26826,0
va (VaSet
font "Verdana,12,0"
)
xt "0,21600,5800,23000"
st "sendI2c"
blo "0,22800"
tm "WireNameMgr"
)
)
on &86
)
*315 (Wire
uid 27488,0
shape (OrthoPolyLine
uid 27489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,-3000,213000,-3000"
pts [
"205000,-3000"
"213000,-3000"
]
)
start &89
end &87
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27493,0
va (VaSet
font "Verdana,12,0"
)
xt "208000,-4400,213600,-3000"
st "testOut"
blo "208000,-3200"
tm "WireNameMgr"
)
)
on &88
)
*316 (Wire
uid 27585,0
shape (OrthoPolyLine
uid 27586,0
va (VaSet
vasetType 3
)
xt "181000,-1000,189000,-1000"
pts [
"181000,-1000"
"189000,-1000"
]
)
end &89
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27592,0
va (VaSet
font "Verdana,12,0"
)
xt "180000,-2400,188800,-1000"
st "sendStatus"
blo "180000,-1200"
tm "WireNameMgr"
)
)
on &43
)
*317 (Wire
uid 27593,0
shape (OrthoPolyLine
uid 27594,0
va (VaSet
vasetType 3
)
xt "181000,-3000,189000,-3000"
pts [
"189000,-3000"
"181000,-3000"
]
)
start &89
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27600,0
va (VaSet
font "Verdana,12,0"
)
xt "180000,-4400,185800,-3000"
st "sendI2c"
blo "180000,-3200"
tm "WireNameMgr"
)
)
on &86
)
*318 (Wire
uid 28278,0
shape (OrthoPolyLine
uid 28279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-23000,33000,101000,49000"
pts [
"-15750,33000"
"-23000,33000"
"-23000,49000"
"101000,49000"
"101000,33000"
"97750,33000"
]
)
start &100
end &111
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28283,0
va (VaSet
font "Verdana,12,0"
)
xt "-25750,31600,-16350,33000"
st "statusDivide"
blo "-25750,32800"
tm "WireNameMgr"
)
)
on &93
)
*319 (Wire
uid 28519,0
shape (OrthoPolyLine
uid 28520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,-9000,97000,-7750"
pts [
"89000,-7750"
"89000,-9000"
"97000,-9000"
]
)
start &146
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28524,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,-10400,98900,-9000"
st "seqTestOut"
blo "90000,-9200"
tm "WireNameMgr"
)
)
on &104
)
*320 (Wire
uid 28715,0
shape (OrthoPolyLine
uid 28716,0
va (VaSet
vasetType 3
)
xt "77000,41000,80250,41000"
pts [
"77000,41000"
"80250,41000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28722,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,39600,80800,41000"
st "clock"
blo "77000,40800"
tm "WireNameMgr"
)
)
on &2
)
*321 (Wire
uid 28723,0
shape (OrthoPolyLine
uid 28724,0
va (VaSet
vasetType 3
)
xt "77000,43000,80250,43000"
pts [
"77000,43000"
"80250,43000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28730,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,41600,81100,43000"
st "reset"
blo "77000,42800"
tm "WireNameMgr"
)
)
on &1
)
*322 (Wire
uid 28731,0
shape (OrthoPolyLine
uid 28732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,-998,80250,35000"
pts [
"73000,-998"
"73000,35000"
"80250,35000"
]
)
start &275
end &109
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28734,0
va (VaSet
font "Verdana,12,0"
)
xt "72250,33600,79650,35000"
st "regRxData"
blo "72250,34800"
tm "WireNameMgr"
)
)
on &70
)
*323 (Wire
uid 28737,0
shape (OrthoPolyLine
uid 28738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,-2999,80250,33000"
pts [
"75000,-2999"
"75000,33000"
"80250,33000"
]
)
start &288
end &108
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28740,0
va (VaSet
font "Verdana,12,0"
)
xt "72250,31600,79550,33000"
st "regRxAddr"
blo "72250,32800"
tm "WireNameMgr"
)
)
on &69
)
*324 (Wire
uid 28743,0
shape (OrthoPolyLine
uid 28744,0
va (VaSet
vasetType 3
)
xt "77000,1000,101000,37000"
pts [
"101000,1000"
"101000,25000"
"77000,25000"
"77000,37000"
"80250,37000"
]
)
start &303
end &110
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28746,0
va (VaSet
font "Verdana,12,0"
)
xt "75250,35600,79050,37000"
st "txWr"
blo "75250,36800"
tm "WireNameMgr"
)
)
on &66
)
*325 (Wire
uid 29682,0
shape (OrthoPolyLine
uid 29683,0
va (VaSet
vasetType 3
)
xt "189000,3000,197000,6000"
pts [
"189000,6000"
"197000,6000"
"197000,3000"
]
)
end &89
sat 16
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29689,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,4600,198100,6000"
st "updateTx15"
blo "189000,5800"
tm "WireNameMgr"
)
)
on &150
)
*326 (Wire
uid 29999,0
shape (OrthoPolyLine
uid 30000,0
va (VaSet
vasetType 3
)
xt "41000,9000,48250,9000"
pts [
"41000,9000"
"48250,9000"
]
)
start &151
end &169
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30004,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,7600,50200,9000"
st "bt_connected"
blo "40000,8800"
tm "WireNameMgr"
)
)
on &152
)
*327 (Wire
uid 30013,0
shape (OrthoPolyLine
uid 30014,0
va (VaSet
vasetType 3
)
xt "-23000,67000,-15000,67000"
pts [
"-23000,67000"
"-15000,67000"
]
)
start &153
end &34
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30018,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,65600,-16500,67000"
st "uart_TxD"
blo "-23000,66800"
tm "WireNameMgr"
)
)
on &154
)
*328 (Wire
uid 30027,0
shape (OrthoPolyLine
uid 30028,0
va (VaSet
vasetType 3
)
xt "-23000,65000,-15000,65000"
pts [
"-15000,65000"
"-23000,65000"
]
)
start &34
end &155
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30032,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,63600,-16400,65000"
st "uart_RxD"
blo "-23000,64800"
tm "WireNameMgr"
)
)
on &156
)
*329 (Wire
uid 30041,0
shape (OrthoPolyLine
uid 30042,0
va (VaSet
vasetType 3
)
xt "-23000,73000,-15000,73000"
pts [
"-15000,73000"
"-23000,73000"
]
)
start &34
end &157
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30046,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,71600,-15300,73000"
st "bt_VRegEn"
blo "-23000,72800"
tm "WireNameMgr"
)
)
on &158
)
*330 (Wire
uid 30226,0
shape (OrthoPolyLine
uid 30227,0
va (VaSet
vasetType 3
)
xt "-23000,71000,-15000,71000"
pts [
"-15000,71000"
"-23000,71000"
]
)
start &34
end &173
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30231,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,69600,-16800,71000"
st "bt_reset"
blo "-23000,70800"
tm "WireNameMgr"
)
)
on &46
)
*331 (Wire
uid 30547,0
shape (OrthoPolyLine
uid 30548,0
va (VaSet
vasetType 3
)
xt "-23000,95000,-15750,95000"
pts [
"-23000,95000"
"-15750,95000"
]
)
end &228
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30554,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,93600,-15500,95000"
st "addressEn"
blo "-23000,94800"
tm "WireNameMgr"
)
)
on &39
)
*332 (Wire
uid 30555,0
shape (OrthoPolyLine
uid 30556,0
va (VaSet
vasetType 3
)
xt "-23000,97000,-15750,97000"
pts [
"-23000,97000"
"-15750,97000"
]
)
end &229
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30562,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,95600,-16800,97000"
st "dataHEn"
blo "-23000,96800"
tm "WireNameMgr"
)
)
on &40
)
*333 (Wire
uid 30563,0
shape (OrthoPolyLine
uid 30564,0
va (VaSet
vasetType 3
)
xt "-23000,99000,-15750,99000"
pts [
"-23000,99000"
"-15750,99000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30570,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,97600,-17000,99000"
st "dataLEn"
blo "-23000,98800"
tm "WireNameMgr"
)
)
on &41
)
*334 (Wire
uid 30571,0
shape (OrthoPolyLine
uid 30572,0
va (VaSet
vasetType 3
)
xt "-23000,103000,-15750,103000"
pts [
"-23000,103000"
"-15750,103000"
]
)
end &234
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30578,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,101600,-12400,103000"
st "commandValid"
blo "-23000,102800"
tm "WireNameMgr"
)
)
on &42
)
*335 (Wire
uid 30579,0
shape (OrthoPolyLine
uid 30580,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-23000,101000,-15750,101000"
pts [
"-23000,101000"
"-15750,101000"
]
)
end &231
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30586,0
va (VaSet
font "Verdana,12,0"
)
xt "-23000,99600,-13800,101000"
st "busDataOut"
blo "-23000,100800"
tm "WireNameMgr"
)
)
on &44
)
*336 (Wire
uid 30587,0
shape (OrthoPolyLine
uid 30588,0
va (VaSet
vasetType 3
)
xt "-23000,107000,-15750,107000"
pts [
"-23000,107000"
"-15750,107000"
]
)
end &235
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30594,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,105600,-13800,107000"
st "bt_connected"
blo "-24000,106800"
tm "WireNameMgr"
)
)
on &152
)
*337 (Wire
uid 30595,0
shape (OrthoPolyLine
uid 30596,0
va (VaSet
vasetType 3
)
xt "-19000,113000,-15750,113000"
pts [
"-19000,113000"
"-15750,113000"
]
)
end &227
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30602,0
va (VaSet
font "Verdana,12,0"
)
xt "-19000,111600,-14900,113000"
st "reset"
blo "-19000,112800"
tm "WireNameMgr"
)
)
on &1
)
*338 (Wire
uid 30603,0
shape (OrthoPolyLine
uid 30604,0
va (VaSet
vasetType 3
)
xt "-19000,111000,-15750,111000"
pts [
"-19000,111000"
"-15750,111000"
]
)
end &226
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30610,0
va (VaSet
font "Verdana,12,0"
)
xt "-19000,109600,-15200,111000"
st "clock"
blo "-19000,110800"
tm "WireNameMgr"
)
)
on &2
)
*339 (Wire
uid 30809,0
shape (OrthoPolyLine
uid 30810,0
va (VaSet
vasetType 3
)
xt "1750,101000,16250,101000"
pts [
"1750,101000"
"16250,101000"
]
)
start &236
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30813,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30814,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,99600,13000,101000"
st "done"
blo "9000,100800"
tm "WireNameMgr"
)
)
on &186
)
*340 (Wire
uid 30955,0
optionalChildren [
*341 (BdJunction
uid 32859,0
ps "OnConnectorStrategy"
shape (Circle
uid 32860,0
va (VaSet
vasetType 1
)
xt "6600,94600,7400,95400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,95000,16250,95000"
pts [
"1750,95000"
"16250,95000"
]
)
start &232
end &212
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30960,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,93600,15800,95000"
st "command"
blo "9000,94800"
tm "WireNameMgr"
)
)
on &187
)
*342 (Wire
uid 30963,0
shape (OrthoPolyLine
uid 30964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,97000,16250,97000"
pts [
"1750,97000"
"16250,97000"
]
)
start &233
end &217
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30968,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,95600,15900,97000"
st "argument"
blo "9000,96800"
tm "WireNameMgr"
)
)
on &188
)
*343 (Wire
uid 31160,0
shape (OrthoPolyLine
uid 31161,0
va (VaSet
vasetType 3
)
xt "1750,99000,16250,99000"
pts [
"1750,99000"
"16250,99000"
]
)
start &237
end &215
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31162,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31163,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,97600,11700,99000"
st "act"
blo "9000,98800"
tm "WireNameMgr"
)
)
on &189
)
*344 (Wire
uid 31164,0
shape (OrthoPolyLine
uid 31165,0
va (VaSet
vasetType 3
)
xt "13000,111000,16250,111000"
pts [
"13000,111000"
"16250,111000"
]
)
end &211
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31171,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,109600,17100,111000"
st "reset"
blo "13000,110800"
tm "WireNameMgr"
)
)
on &1
)
*345 (Wire
uid 31172,0
shape (OrthoPolyLine
uid 31173,0
va (VaSet
vasetType 3
)
xt "13000,109000,16250,109000"
pts [
"13000,109000"
"16250,109000"
]
)
end &210
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31179,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,107600,16800,109000"
st "clock"
blo "13000,108800"
tm "WireNameMgr"
)
)
on &2
)
*346 (Wire
uid 31180,0
shape (OrthoPolyLine
uid 31181,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,105000,16250,105000"
pts [
"9000,105000"
"16250,105000"
]
)
end &218
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31187,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,103600,18000,105000"
st "regRxData1"
blo "9000,104800"
tm "WireNameMgr"
)
)
on &190
)
*347 (Wire
uid 31192,0
shape (OrthoPolyLine
uid 31193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,-1000,69000,-1000"
pts [
"65750,-1000"
"69000,-1000"
]
)
start &167
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31199,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,-2400,73000,-1000"
st "regRxData1"
blo "64000,-1200"
tm "WireNameMgr"
)
)
on &190
)
*348 (Wire
uid 31200,0
shape (OrthoPolyLine
uid 31201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,97000,41000,97000"
pts [
"33750,97000"
"41000,97000"
]
)
start &214
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31207,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,95600,42400,97000"
st "regRxData"
blo "35000,96800"
tm "WireNameMgr"
)
)
on &70
)
*349 (Wire
uid 31212,0
shape (OrthoPolyLine
uid 31213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,95000,41000,95000"
pts [
"41000,95000"
"33750,95000"
]
)
end &213
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31219,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,93600,42300,95000"
st "regRxAddr"
blo "35000,94800"
tm "WireNameMgr"
)
)
on &69
)
*350 (Wire
uid 31730,0
shape (OrthoPolyLine
uid 31731,0
va (VaSet
vasetType 3
)
xt "-59000,113000,-55750,113000"
pts [
"-59000,113000"
"-55750,113000"
]
)
end &197
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31735,0
va (VaSet
font "Verdana,12,0"
)
xt "-59000,111600,-54900,113000"
st "reset"
blo "-59000,112800"
tm "WireNameMgr"
)
)
on &1
)
*351 (Wire
uid 31736,0
shape (OrthoPolyLine
uid 31737,0
va (VaSet
vasetType 3
)
xt "-59000,111000,-55750,111000"
pts [
"-59000,111000"
"-55750,111000"
]
)
end &196
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31741,0
va (VaSet
font "Verdana,12,0"
)
xt "-59000,109600,-55200,111000"
st "clock"
blo "-59000,110800"
tm "WireNameMgr"
)
)
on &2
)
*352 (Wire
uid 31975,0
shape (OrthoPolyLine
uid 31976,0
va (VaSet
vasetType 3
)
xt "-38250,103000,5000,119000"
pts [
"1750,104000"
"5000,104000"
"5000,119000"
"-29000,119000"
"-29000,103000"
"-38250,103000"
]
)
start &238
end &201
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31977,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31978,0
va (VaSet
font "Verdana,12,0"
)
xt "3750,102600,9350,104000"
st "running"
blo "3750,103800"
tm "WireNameMgr"
)
)
on &191
)
*353 (Wire
uid 32243,0
shape (OrthoPolyLine
uid 32244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-38250,103000,37000,125000"
pts [
"33750,103000"
"37000,103000"
"37000,125000"
"-35000,125000"
"-35000,111000"
"-38250,111000"
]
)
start &220
end &202
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32246,0
va (VaSet
font "Verdana,12,0"
)
xt "35750,101600,46050,103000"
st "motorPosition"
blo "35750,102800"
tm "WireNameMgr"
)
)
on &192
)
*354 (Wire
uid 32249,0
shape (OrthoPolyLine
uid 32250,0
va (VaSet
vasetType 3
)
xt "-38250,101000,39000,123000"
pts [
"33750,101000"
"39000,101000"
"39000,123000"
"-33000,123000"
"-33000,109000"
"-38250,109000"
]
)
start &219
end &203
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32251,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32252,0
va (VaSet
font "Verdana,12,0"
)
xt "35750,99600,45450,101000"
st "positionStart"
blo "35750,100800"
tm "WireNameMgr"
)
)
on &193
)
*355 (Wire
uid 32402,0
shape (OrthoPolyLine
uid 32403,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,31000,69000,31000"
pts [
"69000,31000"
"65750,31000"
]
)
end &181
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32409,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,29600,72300,31000"
st "regTxData"
blo "65000,30800"
tm "WireNameMgr"
)
)
on &72
)
*356 (Wire
uid 32467,0
shape (OrthoPolyLine
uid 32468,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-38250,95000,-31000,95000"
pts [
"-31000,95000"
"-38250,95000"
]
)
end &198
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32474,0
va (VaSet
font "Verdana,12,0"
)
xt "-37000,93600,-29800,95000"
st "regTxAddr"
blo "-37000,94800"
tm "WireNameMgr"
)
)
on &71
)
*357 (Wire
uid 32475,0
shape (OrthoPolyLine
uid 32476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-38250,97000,-31000,97000"
pts [
"-31000,97000"
"-38250,97000"
]
)
end &200
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32482,0
va (VaSet
font "Verdana,12,0"
)
xt "-37000,95600,-28100,97000"
st "regTxData1"
blo "-37000,96800"
tm "WireNameMgr"
)
)
on &194
)
*358 (Wire
uid 32483,0
shape (OrthoPolyLine
uid 32484,0
va (VaSet
vasetType 3
)
xt "-38250,99000,-31000,99000"
pts [
"-31000,99000"
"-38250,99000"
]
)
end &204
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32490,0
va (VaSet
font "Verdana,12,0"
)
xt "-37000,97600,-27100,99000"
st "updateTxReg"
blo "-37000,98800"
tm "WireNameMgr"
)
)
on &73
)
*359 (Wire
uid 32491,0
shape (OrthoPolyLine
uid 32492,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-63000,97000,-55750,97000"
pts [
"-55750,97000"
"-63000,97000"
]
)
start &199
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32498,0
va (VaSet
font "Verdana,12,0"
)
xt "-64000,95600,-56700,97000"
st "regTxData"
blo "-64000,96800"
tm "WireNameMgr"
)
)
on &72
)
*360 (Wire
uid 32855,0
shape (OrthoPolyLine
uid 32856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-38250,95000,7000,121000"
pts [
"7000,95000"
"7000,121000"
"-31000,121000"
"-31000,105000"
"-38250,105000"
]
)
start &341
end &205
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32858,0
va (VaSet
font "Verdana,12,0"
)
xt "-36250,103600,-29450,105000"
st "command"
blo "-36250,104800"
tm "WireNameMgr"
)
)
on &187
)
*361 (Wire
uid 33160,0
shape (OrthoPolyLine
uid 33161,0
va (VaSet
vasetType 3
)
xt "1750,107000,35000,117000"
pts [
"33750,107000"
"35000,107000"
"35000,117000"
"9000,117000"
"9000,108000"
"1750,108000"
]
)
start &221
end &239
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33162,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33163,0
va (VaSet
font "Verdana,12,0"
)
xt "10000,115600,16000,117000"
st "flagZero"
blo "10000,116800"
tm "WireNameMgr"
)
)
on &243
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *362 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*363 (Text
uid 573,0
va (VaSet
font "arial,8,1"
)
xt "-74000,-12000,-68600,-11000"
st "Package List"
blo "-74000,-11200"
)
*364 (MLText
uid 574,0
va (VaSet
font "Verdana,8,0"
)
xt "-74000,-11000,-60400,-6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*366 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*367 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,2800,30400,5400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*368 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*369 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*370 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*371 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "140,34,1425,892"
viewArea "-37100,-10200,46403,47470"
cachedDiagramExtent "-74000,-12000,221600,125000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
numPagesTall 2
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-74000,-12000"
lastUid 33559,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "400,1000,5000,2200"
st "Panel0"
blo "400,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*372 (Text
va (VaSet
)
xt "2100,3000,6700,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*373 (Text
va (VaSet
)
xt "2100,4200,6200,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*374 (Text
va (VaSet
)
xt "2100,5400,4000,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*375 (Text
va (VaSet
)
xt "-100,3000,4100,4200"
st "Library"
blo "-100,4000"
)
*376 (Text
va (VaSet
)
xt "-100,4200,8800,5400"
st "MWComponent"
blo "-100,5200"
)
*377 (Text
va (VaSet
)
xt "-100,5400,1800,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*378 (Text
va (VaSet
)
xt "900,3000,5100,4200"
st "Library"
blo "900,4000"
tm "BdLibraryNameMgr"
)
*379 (Text
va (VaSet
)
xt "900,4200,9300,5400"
st "SaComponent"
blo "900,5200"
tm "CptNameMgr"
)
*380 (Text
va (VaSet
)
xt "900,5400,2800,6600"
st "I0"
blo "900,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*381 (Text
va (VaSet
)
xt "400,3000,4600,4200"
st "Library"
blo "400,4000"
)
*382 (Text
va (VaSet
)
xt "400,4200,9800,5400"
st "VhdlComponent"
blo "400,5200"
)
*383 (Text
va (VaSet
)
xt "400,5400,2300,6600"
st "I0"
blo "400,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*384 (Text
va (VaSet
)
xt "-100,3000,4100,4200"
st "Library"
blo "-100,4000"
)
*385 (Text
va (VaSet
)
xt "-100,4200,10600,5400"
st "VerilogComponent"
blo "-100,5200"
)
*386 (Text
va (VaSet
)
xt "-100,5400,1800,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3300,3700,5300,4700"
st "eb1"
blo "3300,4500"
tm "HdlTextNameMgr"
)
*388 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3300,4700,4300,5700"
st "1"
blo "3300,5500"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "-800,-1300,13400,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,350,1050,1350"
st "1"
blo "50,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*389 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,23200,21000"
st "Frame Declarations"
blo "13200,20800"
)
*390 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "-700,-1300,8100,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,350,1050,1350"
st "1"
blo "50,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*391 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,23200,21000"
st "Frame Declarations"
blo "13200,20800"
)
*392 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-74000,-4200,-67000,-3200"
st "Declarations"
blo "-74000,-3400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-74000,-3200,-70600,-2200"
st "Ports:"
blo "-74000,-2400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-74000,14600,-69200,15600"
st "Pre User:"
blo "-74000,15400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,9,0"
)
xt "-72000,15600,-40500,16800"
st "constant statusDivideBitNb : positive := registerDataBitNb;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-74000,16800,-65000,17800"
st "Diagram Signals:"
blo "-74000,17600"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "Verdana,8,1"
)
xt "-74000,68200,-68000,69200"
st "Post User:"
blo "-74000,69000"
)
postUserText (MLText
uid 8,0
va (VaSet
font "Arial,8,0"
)
xt "-74000,-4200,-74000,-4200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 208,0
usingSuid 1
emptyRow *393 (LEmptyRow
)
uid 10935,0
optionalChildren [
*394 (RefLabelRowHdr
)
*395 (TitleRowHdr
)
*396 (FilterRowHdr
)
*397 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*398 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*399 (GroupColHdr
tm "GroupColHdrMgr"
)
*400 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*401 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*402 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*403 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*404 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*405 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*406 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 1,0
)
)
uid 10826,0
)
*407 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 10828,0
)
*408 (LeafLogPort
port (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 1
suid 79,0
)
)
uid 17691,0
)
*409 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 8
suid 80,0
)
)
uid 17693,0
)
*410 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 11
suid 127,0
)
)
uid 23133,0
)
*411 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 12
suid 128,0
)
)
uid 23135,0
)
*412 (LeafLogPort
port (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 5
suid 129,0
)
)
uid 23137,0
)
*413 (LeafLogPort
port (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 6
suid 130,0
)
)
uid 23139,0
)
*414 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlRxEmpty"
t "std_ulogic"
o 24
suid 142,0
)
)
uid 24329,0
)
*415 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlRxData"
t "std_ulogic_vector"
b "(rs232BitNb-1 DOWNTO 0)"
o 23
suid 143,0
)
)
uid 24331,0
)
*416 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlRxRd"
t "std_ulogic"
o 25
suid 144,0
)
)
uid 24333,0
)
*417 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlTxData"
t "std_ulogic_vector"
b "(rs232BitNb-1 DOWNTO 0)"
o 27
suid 145,0
)
)
uid 24335,0
)
*418 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlTxFull"
t "std_ulogic"
o 28
suid 146,0
)
)
uid 24337,0
)
*419 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlTxWr"
t "std_ulogic"
o 29
suid 147,0
)
)
uid 24339,0
)
*420 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busDataIn"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 19
suid 150,0
)
)
uid 24910,0
)
*421 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addressEn"
t "std_ulogic"
o 16
suid 156,0
)
)
uid 24916,0
)
*422 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataHEn"
t "std_ulogic"
o 31
suid 157,0
)
)
uid 24918,0
)
*423 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataLEn"
t "std_ulogic"
o 32
suid 158,0
)
)
uid 24920,0
)
*424 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "commandValid"
t "std_ulogic"
o 22
suid 159,0
)
)
uid 24922,0
)
*425 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sendStatus"
t "std_ulogic"
o 43
suid 161,0
)
)
uid 24926,0
)
*426 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busDataOut"
t "std_ulogic_vector"
b "(rs232BitNb-1 DOWNTO 0)"
o 20
suid 162,0
)
)
uid 24928,0
)
*427 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txAddr"
t "unsigned"
b "(registerAddressBitNb-1 DOWNTO 0)"
o 46
suid 165,0
)
)
uid 24934,0
)
*428 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bt_reset"
t "std_uLogic"
o 10
suid 166,0
)
)
uid 24958,0
)
*429 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlRxd"
t "std_ulogic"
o 26
suid 167,0
)
)
uid 24960,0
)
*430 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctlTxd"
t "std_ulogic"
o 30
suid 168,0
)
)
uid 24962,0
)
*431 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(i2cBitNb-1 DOWNTO 0)"
o 47
suid 169,0
)
)
uid 25449,0
)
*432 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(i2cBitNb-1 DOWNTO 0)"
o 39
suid 171,0
)
)
uid 25451,0
)
*433 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 48
suid 172,0
)
)
uid 25453,0
)
*434 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWr"
t "std_ulogic"
o 49
suid 173,0
)
)
uid 25455,0
)
*435 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 40
suid 174,0
)
)
uid 25457,0
)
*436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 41
suid 175,0
)
)
uid 25459,0
)
*437 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regRxAddr"
t "unsigned"
b "(registerAddressBitNb-1 DOWNTO 0)"
o 34
suid 178,0
)
)
uid 25626,0
)
*438 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regRxData"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 35
suid 179,0
)
)
uid 25628,0
)
*439 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regTxAddr"
t "unsigned"
b "(registerAddressBitNb-1 DOWNTO 0)"
o 37
suid 181,0
)
)
uid 25943,0
)
*440 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regTxData"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 38
suid 182,0
)
)
uid 25945,0
)
*441 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "updateTxReg"
t "std_ulogic"
o 51
suid 183,0
)
)
uid 25947,0
)
*442 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sendI2c"
t "std_ulogic"
o 42
suid 185,0
)
)
uid 26829,0
)
*443 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 13
suid 186,0
)
)
uid 27481,0
)
*444 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "statusDivide"
t "unsigned"
b "(statusDivideBitNb-1 DOWNTO 0)"
o 45
suid 187,0
)
)
uid 28352,0
)
*445 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "seqTestOut"
t "std_ulogic_vector"
b "(testOutBitNb-1 DOWNTO 0)"
o 44
suid 189,0
)
)
uid 28527,0
)
*446 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "updateTx15"
t "std_ulogic"
o 50
suid 190,0
)
)
uid 29692,0
)
*447 (LeafLogPort
port (LogicalPort
decl (Decl
n "bt_connected"
t "std_uLogic"
o 2
suid 191,0
)
)
uid 29986,0
)
*448 (LeafLogPort
port (LogicalPort
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 7
suid 192,0
)
)
uid 29988,0
)
*449 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 14
suid 193,0
)
)
uid 29990,0
)
*450 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 9
suid 194,0
)
)
uid 29992,0
)
*451 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_reset_int"
t "std_uLogic"
o 18
suid 195,0
)
)
uid 30234,0
)
*452 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_ulogic"
o 33
suid 198,0
)
)
uid 30815,0
)
*453 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "command"
t "unsigned"
b "(sequenceCommandBitNb-1 DOWNTO 0)"
o 21
suid 199,0
)
)
uid 30969,0
)
*454 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "argument"
t "unsigned"
b "(sequenceArgumentBitNb-1 DOWNTO 0)"
o 17
suid 200,0
)
)
uid 30971,0
)
*455 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "act"
t "std_ulogic"
o 15
suid 201,0
)
)
uid 31208,0
)
*456 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regRxData1"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 36
suid 202,0
)
)
uid 31210,0
)
*457 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "running"
t "std_ulogic"
o 53
suid 204,0
)
)
uid 31979,0
)
*458 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "motorPosition"
t "unsigned"
b "(registerDataBitNb-1 DOWNTO 0)"
o 54
suid 205,0
)
)
uid 32253,0
)
*459 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "positionStart"
t "std_ulogic"
o 55
suid 206,0
)
)
uid 32255,0
)
*460 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regTxData1"
t "std_ulogic_vector"
b "(registerDataBitNb-1 DOWNTO 0)"
o 38
suid 207,0
)
)
uid 32499,0
)
*461 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "flagZero"
t "std_ulogic"
o 56
suid 208,0
)
)
uid 33164,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 10948,0
optionalChildren [
*462 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *463 (MRCItem
litem &393
pos 56
dimension 20
)
uid 10950,0
optionalChildren [
*464 (MRCItem
litem &394
pos 0
dimension 20
uid 10951,0
)
*465 (MRCItem
litem &395
pos 1
dimension 23
uid 10952,0
)
*466 (MRCItem
litem &396
pos 2
hidden 1
dimension 20
uid 10953,0
)
*467 (MRCItem
litem &406
pos 0
dimension 20
uid 10827,0
)
*468 (MRCItem
litem &407
pos 1
dimension 20
uid 10829,0
)
*469 (MRCItem
litem &408
pos 5
dimension 20
uid 17692,0
)
*470 (MRCItem
litem &409
pos 6
dimension 20
uid 17694,0
)
*471 (MRCItem
litem &410
pos 7
dimension 20
uid 23134,0
)
*472 (MRCItem
litem &411
pos 8
dimension 20
uid 23136,0
)
*473 (MRCItem
litem &412
pos 9
dimension 20
uid 23138,0
)
*474 (MRCItem
litem &413
pos 10
dimension 20
uid 23140,0
)
*475 (MRCItem
litem &414
pos 15
dimension 20
uid 24330,0
)
*476 (MRCItem
litem &415
pos 16
dimension 20
uid 24332,0
)
*477 (MRCItem
litem &416
pos 17
dimension 20
uid 24334,0
)
*478 (MRCItem
litem &417
pos 18
dimension 20
uid 24336,0
)
*479 (MRCItem
litem &418
pos 19
dimension 20
uid 24338,0
)
*480 (MRCItem
litem &419
pos 20
dimension 20
uid 24340,0
)
*481 (MRCItem
litem &420
pos 21
dimension 20
uid 24911,0
)
*482 (MRCItem
litem &421
pos 22
dimension 20
uid 24917,0
)
*483 (MRCItem
litem &422
pos 23
dimension 20
uid 24919,0
)
*484 (MRCItem
litem &423
pos 24
dimension 20
uid 24921,0
)
*485 (MRCItem
litem &424
pos 25
dimension 20
uid 24923,0
)
*486 (MRCItem
litem &425
pos 14
dimension 20
uid 24927,0
)
*487 (MRCItem
litem &426
pos 26
dimension 20
uid 24929,0
)
*488 (MRCItem
litem &427
pos 27
dimension 20
uid 24935,0
)
*489 (MRCItem
litem &428
pos 11
dimension 20
uid 24959,0
)
*490 (MRCItem
litem &429
pos 28
dimension 20
uid 24961,0
)
*491 (MRCItem
litem &430
pos 29
dimension 20
uid 24963,0
)
*492 (MRCItem
litem &431
pos 30
dimension 20
uid 25450,0
)
*493 (MRCItem
litem &432
pos 31
dimension 20
uid 25452,0
)
*494 (MRCItem
litem &433
pos 32
dimension 20
uid 25454,0
)
*495 (MRCItem
litem &434
pos 33
dimension 20
uid 25456,0
)
*496 (MRCItem
litem &435
pos 34
dimension 20
uid 25458,0
)
*497 (MRCItem
litem &436
pos 35
dimension 20
uid 25460,0
)
*498 (MRCItem
litem &437
pos 36
dimension 20
uid 25627,0
)
*499 (MRCItem
litem &438
pos 37
dimension 20
uid 25629,0
)
*500 (MRCItem
litem &439
pos 38
dimension 20
uid 25944,0
)
*501 (MRCItem
litem &440
pos 39
dimension 20
uid 25946,0
)
*502 (MRCItem
litem &441
pos 40
dimension 20
uid 25948,0
)
*503 (MRCItem
litem &442
pos 41
dimension 20
uid 26830,0
)
*504 (MRCItem
litem &443
pos 12
dimension 20
uid 27480,0
)
*505 (MRCItem
litem &444
pos 42
dimension 20
uid 28353,0
)
*506 (MRCItem
litem &445
pos 43
dimension 20
uid 28528,0
)
*507 (MRCItem
litem &446
pos 44
dimension 20
uid 29693,0
)
*508 (MRCItem
litem &447
pos 2
dimension 20
uid 29985,0
)
*509 (MRCItem
litem &448
pos 3
dimension 20
uid 29987,0
)
*510 (MRCItem
litem &449
pos 4
dimension 20
uid 29989,0
)
*511 (MRCItem
litem &450
pos 13
dimension 20
uid 29991,0
)
*512 (MRCItem
litem &451
pos 45
dimension 20
uid 30235,0
)
*513 (MRCItem
litem &452
pos 46
dimension 20
uid 30816,0
)
*514 (MRCItem
litem &453
pos 47
dimension 20
uid 30970,0
)
*515 (MRCItem
litem &454
pos 48
dimension 20
uid 30972,0
)
*516 (MRCItem
litem &455
pos 49
dimension 20
uid 31209,0
)
*517 (MRCItem
litem &456
pos 50
dimension 20
uid 31211,0
)
*518 (MRCItem
litem &457
pos 51
dimension 20
uid 31980,0
)
*519 (MRCItem
litem &458
pos 52
dimension 20
uid 32254,0
)
*520 (MRCItem
litem &459
pos 53
dimension 20
uid 32256,0
)
*521 (MRCItem
litem &460
pos 54
dimension 20
uid 32500,0
)
*522 (MRCItem
litem &461
pos 55
dimension 20
uid 33165,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 10954,0
optionalChildren [
*523 (MRCItem
litem &397
pos 0
dimension 20
uid 10955,0
)
*524 (MRCItem
litem &399
pos 1
dimension 50
uid 10956,0
)
*525 (MRCItem
litem &400
pos 2
dimension 100
uid 10957,0
)
*526 (MRCItem
litem &401
pos 3
dimension 50
uid 10958,0
)
*527 (MRCItem
litem &402
pos 4
dimension 100
uid 10959,0
)
*528 (MRCItem
litem &403
pos 5
dimension 100
uid 10960,0
)
*529 (MRCItem
litem &404
pos 6
dimension 50
uid 10961,0
)
*530 (MRCItem
litem &405
pos 7
dimension 80
uid 10962,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 10949,0
vaOverrides [
]
)
]
)
uid 10934,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *531 (LEmptyRow
)
uid 10964,0
optionalChildren [
*532 (RefLabelRowHdr
)
*533 (TitleRowHdr
)
*534 (FilterRowHdr
)
*535 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*536 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*537 (GroupColHdr
tm "GroupColHdrMgr"
)
*538 (NameColHdr
tm "GenericNameColHdrMgr"
)
*539 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*540 (InitColHdr
tm "GenericValueColHdrMgr"
)
*541 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*542 (EolColHdr
tm "GenericEolColHdrMgr"
)
*543 (LogGeneric
generic (GiElement
name "i2cFifoDepth"
type "positive"
value "64"
)
uid 23242,0
)
*544 (LogGeneric
generic (GiElement
name "rs232BitNb"
type "positive"
value "8"
)
uid 23843,0
)
*545 (LogGeneric
generic (GiElement
name "i2cBitNb"
type "positive"
value "8"
)
uid 23857,0
)
*546 (LogGeneric
generic (GiElement
name "i2cBaudRate"
type "real"
value "100.0E3"
)
uid 23859,0
)
*547 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
uid 23861,0
)
*548 (LogGeneric
generic (GiElement
name "registerAddressBitNb"
type "natural"
value "4"
)
uid 25261,0
)
*549 (LogGeneric
generic (GiElement
name "registerDataBitNb"
type "positive"
value "16"
)
uid 25263,0
)
*550 (LogGeneric
generic (GiElement
name "rs232BaudRate"
type "real"
value "9600.0"
)
uid 26376,0
)
*551 (LogGeneric
generic (GiElement
name "rs232FifoDepth"
type "positive"
value "64"
)
uid 26378,0
)
*552 (LogGeneric
generic (GiElement
name "testOutBitNb"
type "positive"
value "8"
)
uid 27402,0
)
*553 (LogGeneric
generic (GiElement
name "i2cUpdateRate"
type "real"
value "300.0"
)
uid 27689,0
)
*554 (LogGeneric
generic (GiElement
name "kartBaseAddress"
type "positive"
value "16#51#"
)
uid 29127,0
)
*555 (LogGeneric
generic (GiElement
name "sequenceCommandBitNb"
type "positive"
value "4"
)
uid 30818,0
)
*556 (LogGeneric
generic (GiElement
name "sequenceArgumentBitNb"
type "positive"
value "12"
)
uid 30820,0
)
*557 (LogGeneric
generic (GiElement
name "sequenceAddressBitNb"
type "positive"
value "8"
)
uid 30822,0
)
*558 (LogGeneric
generic (GiElement
name "clockToHectoHzCount"
type "positive"
value "100E3"
)
uid 31519,0
)
]
)
pdm (PhysicalDM
uid 10976,0
optionalChildren [
*559 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *560 (MRCItem
litem &531
pos 16
dimension 20
)
uid 10978,0
optionalChildren [
*561 (MRCItem
litem &532
pos 0
dimension 20
uid 10979,0
)
*562 (MRCItem
litem &533
pos 1
dimension 23
uid 10980,0
)
*563 (MRCItem
litem &534
pos 2
hidden 1
dimension 20
uid 10981,0
)
*564 (MRCItem
litem &543
pos 5
dimension 20
uid 23241,0
)
*565 (MRCItem
litem &544
pos 1
dimension 20
uid 23842,0
)
*566 (MRCItem
litem &545
pos 4
dimension 20
uid 23856,0
)
*567 (MRCItem
litem &546
pos 6
dimension 20
uid 23858,0
)
*568 (MRCItem
litem &547
pos 0
dimension 20
uid 23860,0
)
*569 (MRCItem
litem &548
pos 9
dimension 20
uid 25260,0
)
*570 (MRCItem
litem &549
pos 10
dimension 20
uid 25262,0
)
*571 (MRCItem
litem &550
pos 3
dimension 20
uid 26375,0
)
*572 (MRCItem
litem &551
pos 2
dimension 20
uid 26377,0
)
*573 (MRCItem
litem &552
pos 15
dimension 20
uid 27401,0
)
*574 (MRCItem
litem &553
pos 7
dimension 20
uid 27688,0
)
*575 (MRCItem
litem &554
pos 8
dimension 20
uid 29126,0
)
*576 (MRCItem
litem &555
pos 12
dimension 20
uid 30817,0
)
*577 (MRCItem
litem &556
pos 13
dimension 20
uid 30819,0
)
*578 (MRCItem
litem &557
pos 11
dimension 20
uid 30821,0
)
*579 (MRCItem
litem &558
pos 14
dimension 20
uid 31518,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 10982,0
optionalChildren [
*580 (MRCItem
litem &535
pos 0
dimension 20
uid 10983,0
)
*581 (MRCItem
litem &537
pos 1
dimension 50
uid 10984,0
)
*582 (MRCItem
litem &538
pos 2
dimension 100
uid 10985,0
)
*583 (MRCItem
litem &539
pos 3
dimension 100
uid 10986,0
)
*584 (MRCItem
litem &540
pos 4
dimension 50
uid 10987,0
)
*585 (MRCItem
litem &541
pos 5
dimension 50
uid 10988,0
)
*586 (MRCItem
litem &542
pos 6
dimension 80
uid 10989,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 10977,0
vaOverrides [
]
)
]
)
uid 10963,0
type 1
)
activeModelName "BlockDiag"
)
