V 50
K _ top_code
Y 1
D 0 0 370 600
Z 10
i 9
P 1 0 360 20 360 0 2 0
L 20 360 10 0 2 0 1 0 xa[18:0]
A 0 370 10 0 2 0 PINTYPE=IN
P 2 0 340 20 340 0 2 0
L 20 340 10 0 2 0 1 0 zcs2
A 0 350 10 0 2 0 PINTYPE=IN
P 3 0 320 20 320 0 2 0
L 20 320 10 0 2 0 1 0 xwe
A 0 330 10 0 2 0 PINTYPE=IN
P 4 0 300 20 300 0 2 0
L 20 300 10 0 2 0 1 0 xdata[15:0]
A 0 310 10 0 2 0 PINTYPE=IN
P 5 370 360 350 360 0 3 0
L 260 360 10 0 2 0 1 0 tri_state
A 350 370 10 0 2 0 PINTYPE=OUT
P 6 370 560 350 560 0 3 0
L 260 560 10 0 2 0 1 0 reset_out
A 350 570 10 0 2 0 PINTYPE=OUT
P 7 370 560 350 560 0 3 0
L 250 560 10 0 2 0 1 0 scan_start
A 350 570 10 0 2 0 PINTYPE=OUT
P 8 370 560 350 560 0 3 0
L 150 560 10 0 2 0 1 0 dds_configdata[15:0]
A 350 570 10 0 2 0 PINTYPE=OUT
P 9 370 560 350 560 0 3 0
L 270 560 10 0 2 0 1 0 dds_load
A 350 570 10 0 2 0 PINTYPE=OUT
P 10 370 560 350 560 0 3 0
L 250 560 10 0 2 0 1 0 dds_choice
A 350 570 10 0 2 0 PINTYPE=OUT
P 11 370 560 350 560 0 3 0
L 270 560 10 0 2 0 1 0 cal_load
A 350 570 10 0 2 0 PINTYPE=OUT
P 12 370 560 350 560 0 3 0
L 220 560 10 0 2 0 1 0 cal_data[5:0]
A 350 570 10 0 2 0 PINTYPE=OUT
P 13 370 200 350 200 0 3 0
L 270 200 10 0 2 0 1 0 n_rd_rst
A 350 210 10 0 2 0 PINTYPE=OUT
P 14 370 180 350 180 0 3 0
L 280 180 10 0 2 0 1 0 n_rd_en
A 350 190 10 0 2 0 PINTYPE=OUT
P 15 370 160 350 160 0 3 0
L 290 160 10 0 2 0 1 0 n_load
A 350 170 10 0 2 0 PINTYPE=OUT
P 16 370 140 350 140 0 3 0
L 220 140 10 0 2 0 1 0 n_acqnum[7:0]
A 350 150 10 0 2 0 PINTYPE=OUT
P 17 370 120 350 120 0 3 0
L 220 120 10 0 2 0 1 0 n_divnum[9:0]
A 350 130 10 0 2 0 PINTYPE=OUT
P 18 370 560 350 560 0 3 0
L 220 560 10 0 2 0 1 0 s_acqnum[9:0]
A 350 570 10 0 2 0 PINTYPE=OUT
P 19 370 560 350 560 0 3 0
L 190 560 10 0 2 0 1 0 s_periodnum[3:0]
A 350 570 10 0 2 0 PINTYPE=OUT
P 20 370 60 350 60 0 3 0
L 290 60 10 0 2 0 1 0 s_load
A 350 70 10 0 2 0 PINTYPE=OUT
P 21 370 560 350 560 0 3 0
L 190 560 10 0 2 0 1 0 s_addchoice[4:0]
A 350 570 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=top_code
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/top_code.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=top_code
U 20 -40 10 0 3 0 PINORDER=xa[18:0] zcs2 xwe xdata[15:0] tri_state reset_out scan_start dds_configdata[15:0] dds_load dds_choice cal_load cal_data[5:0] n_rd_rst n_rd_en n_load n_acqnum[7:0] n_divnum[9:0] s_acqnum[9:0] s_periodnum[3:0] s_load s_addchoice[4:0] 
b 20 20 350 580
E
