#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 23 11:14:29 2023
# Process ID: 4408
# Current directory: D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8880 D:\GitHub\VTC\book_src_sch\Chapter07\VivadoProjects\sig_control\sig_control.xpr
# Log file: D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/vivado.log
# Journal file: D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/hrach/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 779.258 ; gain = 173.480
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: sig_control
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.887 ; gain = 169.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sig_control' [D:/GitHub/VTC/book_src_sch/Chapter07/source/sig_control.v:7]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter GREEN bound to: 2'b00 
	Parameter RED bound to: 2'b01 
	Parameter YELLOW bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'sig_control' (1#1) [D:/GitHub/VTC/book_src_sch/Chapter07/source/sig_control.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.531 ; gain = 207.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.531 ; gain = 207.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.531 ; gain = 207.742
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.srcs/constrs_1/imports/source/Arty-Master.xdc]
Finished Parsing XDC File [D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.srcs/constrs_1/imports/source/Arty-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1417.789 ; gain = 345.000
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1417.789 ; gain = 610.273
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-70] Application Exception: Design checkpoint not set for synth run 'synth_1'
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-70] Application Exception: Design checkpoint not set for synth run 'synth_1'
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb 23 11:21:12 2023] Launched synth_1...
Run output will be captured here: D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.srcs/constrs_1/imports/source/Arty-Master.xdc]
Finished Parsing XDC File [D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.srcs/constrs_1/imports/source/Arty-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.727 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1522.727 ; gain = 0.000
[Thu Feb 23 11:23:33 2023] Launched impl_1...
Run output will be captured here: D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 23 11:25:41 2023] Launched impl_1...
Run output will be captured here: D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28F10A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.461 ; gain = 1080.941
set_property PROGRAM.FILE {D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.runs/impl_1/sig_control.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/VTC/book_src_sch/Chapter07/VivadoProjects/sig_control/sig_control.runs/impl_1/sig_control.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3283.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3283.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3365.238 ; gain = 748.570
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 11:47:35 2023...
