{
	"author": "Robert B. Hitchcock Sr.",
	"booktitle": "Proceedings of the Eighth Design Automation Workshop",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/1970",
	"dblpkey": "conf/dac/Sr70",
	"doi": "10.1145/800160.805112",
	"ee": "http://doi.acm.org/10.1145/800160.805112",
	"pages": "54-63",
	"publisher": "ACM",
	"stemmed": [
		"partit",
		"of",
		"logic",
		"graph",
		"a",
		"theoret",
		"analysi",
		"of",
		"pin",
		"reduct"
	],
	"tag": [
		"analysis",
		"clustering",
		"graph",
		"logic",
		"reduction"
	],
	"title": "Partitioning of logic graphs: A theoretical analysis of pin reduction",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1970
}