
*** Running vivado
    with args -log Basys3_Abacus_Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Basys3_Abacus_Top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Basys3_Abacus_Top.tcl -notrace
Command: synth_design -top Basys3_Abacus_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 297.547 ; gain = 88.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3_Abacus_Top' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:36]
INFO: [Synth 8-638] synthesizing module 'bin_to_decimal' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B_bcdout.v:21]
INFO: [Synth 8-256] done synthesizing module 'bin_to_decimal' (1#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B_bcdout.v:21]
INFO: [Synth 8-638] synthesizing module 'BIN_DEC1' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B1_bcdout1.v:23]
INFO: [Synth 8-256] done synthesizing module 'BIN_DEC1' (2#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B1_bcdout1.v:23]
INFO: [Synth 8-638] synthesizing module 'BIN_DEC2' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B2_bcdout2.v:23]
INFO: [Synth 8-256] done synthesizing module 'BIN_DEC2' (3#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B2_bcdout2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_scroll' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Segment_Scroll.v:22]
WARNING: [Synth 8-5788] Register msg_array_reg in module seg_scroll is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Segment_Scroll.v:39]
INFO: [Synth 8-256] done synthesizing module 'seg_scroll' (4#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Segment_Scroll.v:22]
INFO: [Synth 8-638] synthesizing module 'Seg_Scroll_QU' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_QU.v:23]
WARNING: [Synth 8-5788] Register msg_array_reg in module Seg_Scroll_QU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_QU.v:40]
INFO: [Synth 8-256] done synthesizing module 'Seg_Scroll_QU' (5#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_QU.v:23]
INFO: [Synth 8-638] synthesizing module 'Seg_Scroll_REM' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_REM.v:23]
WARNING: [Synth 8-5788] Register msg_array_reg in module Seg_Scroll_REM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_REM.v:40]
INFO: [Synth 8-256] done synthesizing module 'Seg_Scroll_REM' (6#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_REM.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Seg_7_Display.v:46]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (7#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Seg_7_Display.v:21]
INFO: [Synth 8-638] synthesizing module 'adder' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Adder_Subtractor.v:21]
INFO: [Synth 8-256] done synthesizing module 'adder' (8#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Adder_Subtractor.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp0' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp0.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp0' (9#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp0.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp1' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp1.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp1' (10#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp1.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp2' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp2.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp2' (11#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp2.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp3' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp3.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp3' (12#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp3.v:21]
INFO: [Synth 8-638] synthesizing module 'divider' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Divider.v:21]
INFO: [Synth 8-256] done synthesizing module 'divider' (13#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Divider.v:21]
INFO: [Synth 8-256] done synthesizing module 'Basys3_Abacus_Top' (14#1) [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 347.797 ; gain = 138.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 347.797 ; gain = 138.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:276]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:276]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:277]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/constrs_1/imports/basys3_constrain/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_Abacus_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_Abacus_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 638.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'B1_reg' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'B2_reg' [E:/Github/Programming/FPGA/Basys3/tutorial1_basys_intro/basys_intro/basys_intro.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 196   
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	               24 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 363   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Basys3_Abacus_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module bin_to_decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 65    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module BIN_DEC1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 65    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module BIN_DEC2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 65    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module seg_scroll 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module Seg_Scroll_QU 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module Seg_Scroll_REM 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module multi_4_4_pp0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module multi_4_4_pp1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module multi_4_4_pp2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module multi_4_4_pp3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.211 ; gain = 429.242

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u8/c_reg[8]' (FD) to 'u8/cout_reg'
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[6]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[5]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[4]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[2]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[1]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module adder.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 638.211 ; gain = 429.242

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 638.211 ; gain = 429.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 672.730 ; gain = 463.762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    57|
|3     |LUT1   |   107|
|4     |LUT2   |    46|
|5     |LUT3   |   124|
|6     |LUT4   |    95|
|7     |LUT5   |    90|
|8     |LUT6   |   234|
|9     |MUXF7  |     7|
|10    |MUXF8  |     3|
|11    |FDCE   |   167|
|12    |FDPE   |    46|
|13    |FDRE   |    69|
|14    |LD     |    32|
|15    |LDC    |    40|
|16    |IBUF   |    22|
|17    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  1171|
|2     |  u10    |multi_4_4_pp1  |    52|
|3     |  u11    |multi_4_4_pp2  |    32|
|4     |  u12    |multi_4_4_pp3  |    31|
|5     |  u13    |divider        |   176|
|6     |  u4     |seg_scroll     |   280|
|7     |  u5     |Seg_Scroll_QU  |   148|
|8     |  u6     |Seg_Scroll_REM |   156|
|9     |  u7     |seg7decimal    |    91|
|10    |  u8     |adder          |    56|
|11    |  u9     |multi_4_4_pp0  |    35|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 672.730 ; gain = 163.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.730 ; gain = 463.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 115 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 672.730 ; gain = 457.922
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 672.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 14:01:09 2016...
