{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625985581772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625985581772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 11 01:39:41 2021 " "Processing started: Sun Jul 11 01:39:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625985581772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985581772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8-bit_Multiplier -c 8-bit_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8-bit_Multiplier -c 8-bit_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985581772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625985582225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625985582225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593460 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593460 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_8_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_8_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_8_bit " "Found entity 1: Multiplier_8_bit" {  } { { "Multiplier_8_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593460 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1625985593460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593460 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.sv(74) " "Verilog HDL information at Control_Unit.sv(74): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "9-bit_adder_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file 9-bit_adder_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_9_bit " "Found entity 1: adder_subtractor_9_bit" {  } { { "9-bit_Adder_Subtractor.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/9-bit_Adder_Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8-bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8-bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_8_bit " "Found entity 1: register_8_bit" {  } { { "8-bit_Register.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8-bit_multiplier_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8-bit_multiplier_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8_bit_testbench " "Found entity 1: multiplier_8_bit_testbench" {  } { { "8-bit_Multiplier_testbench.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1-bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1-bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "1-bit_Register.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1-bit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1-bit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "1-bit_Full_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Full_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625985593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985593476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier_8_bit " "Elaborating entity \"Multiplier_8_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625985593522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X Multiplier_8_bit.sv(7) " "Output port \"X\" at Multiplier_8_bit.sv(7) has no driver" {  } { { "Multiplier_8_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625985593522 "|Multiplier_8_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:synchronizer0 " "Elaborating entity \"sync\" for hierarchy \"sync:synchronizer0\"" {  } { { "Multiplier_8_bit.sv" "synchronizer0" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit register_1_bit:Reg_X_1_bit " "Elaborating entity \"register_1_bit\" for hierarchy \"register_1_bit:Reg_X_1_bit\"" {  } { { "Multiplier_8_bit.sv" "Reg_X_1_bit" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593522 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "1-bit_Register.sv(8) " "Verilog HDL warning at 1-bit_Register.sv(8): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "1-bit_Register.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Register.sv" 8 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1625985593522 "|Multiplier_8_bit|register_1_bit:Reg_1_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8_bit register_8_bit:Reg_A_8_bit " "Elaborating entity \"register_8_bit\" for hierarchy \"register_8_bit:Reg_A_8_bit\"" {  } { { "Multiplier_8_bit.sv" "Reg_A_8_bit" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_9_bit adder_subtractor_9_bit:Add_Sub_9_bit " "Elaborating entity \"adder_subtractor_9_bit\" for hierarchy \"adder_subtractor_9_bit:Add_Sub_9_bit\"" {  } { { "Multiplier_8_bit.sv" "Add_Sub_9_bit" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593538 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout 9-bit_Adder_Subtractor.sv(6) " "Output port \"Cout\" at 9-bit_Adder_Subtractor.sv(6) has no driver" {  } { { "9-bit_Adder_Subtractor.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/9-bit_Adder_Subtractor.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625985593538 "|Multiplier_8_bit|adder_subtractor_9_bit:Add_Sub_9_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit adder_subtractor_9_bit:Add_Sub_9_bit\|full_adder_1_bit:FA_1_bit_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"adder_subtractor_9_bit:Add_Sub_9_bit\|full_adder_1_bit:FA_1_bit_0\"" {  } { { "9-bit_Adder_Subtractor.sv" "FA_1_bit_0" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/9-bit_Adder_Subtractor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:Control_Unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:Control_Unit\"" {  } { { "Multiplier_8_bit.sv" "Control_Unit" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexBL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexBL\"" {  } { { "Multiplier_8_bit.sv" "HexBL" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985593554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X GND " "Pin \"X\" is stuck at GND" {  } { { "Multiplier_8_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625985594351 "|Multiplier_8_bit|X"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625985594351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625985594429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625985594804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/output_files/8-bit_Multiplier.map.smsg " "Generated suppressed messages file C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/output_files/8-bit_Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985594835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625985595007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625985595007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625985595054 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625985595054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625985595054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625985595054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625985595069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 11 01:39:55 2021 " "Processing ended: Sun Jul 11 01:39:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625985595069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625985595069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625985595069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625985595069 ""}
