$comment
	File created using the following command:
		vcd file work1_5.msim.vcd -direction
$end
$date
	Mon Mar 12 10:16:42 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module top_vlg_vec_tst $end
$var reg 5 ! dp [4:0] $end
$var wire 1 " led $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) led~output_o $end
$var wire 1 * dp[1]~input_o $end
$var wire 1 + dp[2]~input_o $end
$var wire 1 , led~0_combout $end
$var wire 1 - dp[3]~input_o $end
$var wire 1 . dp[4]~input_o $end
$var wire 1 / dp[0]~input_o $end
$var wire 1 0 led~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1$
x%
1&
1'
1(
0)
0*
0+
1,
0-
0.
0/
00
$end
#30000
b1 !
1/
10
1)
1"
#60000
b11 !
b10 !
0/
1*
00
0)
0"
#90000
b11 !
1/
10
1)
1"
#120000
b111 !
b101 !
b100 !
0/
0*
1+
00
0)
0"
#150000
b101 !
1/
10
1)
1"
#180000
b111 !
b110 !
0/
1*
0,
00
0)
0"
#210000
b111 !
1/
#240000
b1111 !
b1011 !
b1001 !
b1000 !
0/
0*
0+
1-
1,
#270000
b1001 !
1/
10
1)
1"
#300000
b1011 !
b1010 !
0/
1*
00
0)
0"
#330000
b1011 !
1/
10
1)
1"
#360000
b1111 !
b1101 !
b1100 !
0/
0*
1+
00
0)
0"
#390000
b1101 !
1/
10
1)
1"
#420000
b1111 !
b1110 !
0/
1*
0,
00
0)
0"
#450000
b1111 !
1/
#480000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0/
0*
0+
0-
1.
1,
10
1)
1"
#510000
b10001 !
1/
#540000
b10011 !
b10010 !
0/
1*
#570000
b10011 !
1/
#600000
b10111 !
b10101 !
b10100 !
0/
0*
1+
#630000
b10101 !
1/
#660000
b10111 !
b10110 !
0/
1*
0,
#690000
b10111 !
1/
#720000
b11111 !
b11011 !
b11001 !
b11000 !
0/
0*
0+
1-
1,
00
0)
0"
#750000
b11001 !
1/
10
1)
1"
#780000
b11011 !
b11010 !
0/
1*
00
0)
0"
#810000
b11011 !
1/
10
1)
1"
#840000
b11111 !
b11101 !
b11100 !
0/
0*
1+
00
0)
0"
#870000
b11101 !
1/
10
1)
1"
#900000
b11111 !
b11110 !
0/
1*
0,
00
0)
0"
10
1)
1"
#930000
b11111 !
1/
#960000
b1111 !
b111 !
b11 !
b1 !
b0 !
0/
0*
0+
0-
0.
1,
00
0)
0"
#990000
b1 !
1/
10
1)
1"
#1000000
