{"id":303,"count":75,"description":"<p>\r\n    Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements. \r\n<\/p>","link":"http:\/\/coertvonk.com\/category\/hw\/logic","name":"Logic (Verilog)","slug":"logic","taxonomy":"category","parent":398,"meta":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v18.6 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Verilog HDL projects - Coert Vonk<\/title>\n<meta name=\"description\" content=\"Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/coertvonk.com\/category\/hw\/logic\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Verilog HDL projects - Coert Vonk\" \/>\n<meta property=\"og:description\" content=\"Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/coertvonk.com\/category\/hw\/logic\" \/>\n<meta property=\"og:site_name\" content=\"Coert Vonk\" \/>\n<meta name=\"twitter:card\" content=\"summary\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Person\",\"Organization\"],\"@id\":\"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\",\"name\":\"Coert Vonk\",\"image\":{\"@type\":\"ImageObject\",\"@id\":\"http:\/\/coertvonk.com\/#personlogo\",\"inLanguage\":\"en-US\",\"url\":\"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g\",\"contentUrl\":\"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g\",\"caption\":\"Coert Vonk\"},\"logo\":{\"@id\":\"http:\/\/coertvonk.com\/#personlogo\"},\"description\":\"Passionately curious and stubbornly persistent. Enjoys to inspire and consult with others to exchange the poetry of logical ideas.\",\"sameAs\":[\"https:\/\/coertvonk.com\"]},{\"@type\":\"WebSite\",\"@id\":\"http:\/\/coertvonk.com\/#website\",\"url\":\"http:\/\/coertvonk.com\/\",\"name\":\"Coert Vonk\",\"description\":\"Embedded Software Engineer\",\"publisher\":{\"@id\":\"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"http:\/\/coertvonk.com\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"CollectionPage\",\"@id\":\"https:\/\/coertvonk.com\/category\/hw\/logic#webpage\",\"url\":\"https:\/\/coertvonk.com\/category\/hw\/logic\",\"name\":\"Verilog HDL projects - Coert Vonk\",\"isPartOf\":{\"@id\":\"http:\/\/coertvonk.com\/#website\"},\"description\":\"Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements.\",\"breadcrumb\":{\"@id\":\"https:\/\/coertvonk.com\/category\/hw\/logic#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/coertvonk.com\/category\/hw\/logic\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/coertvonk.com\/category\/hw\/logic#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Vonk Family\",\"item\":\"https:\/\/coertvonk.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Hardware\",\"item\":\"https:\/\/coertvonk.com\/category\/hw\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Logic (Verilog)\"}]}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Verilog HDL projects - Coert Vonk","description":"Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/coertvonk.com\/category\/hw\/logic","og_locale":"en_US","og_type":"article","og_title":"Verilog HDL projects - Coert Vonk","og_description":"Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements.","og_url":"https:\/\/coertvonk.com\/category\/hw\/logic","og_site_name":"Coert Vonk","twitter_card":"summary","schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Person","Organization"],"@id":"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e","name":"Coert Vonk","image":{"@type":"ImageObject","@id":"http:\/\/coertvonk.com\/#personlogo","inLanguage":"en-US","url":"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g","contentUrl":"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g","caption":"Coert Vonk"},"logo":{"@id":"http:\/\/coertvonk.com\/#personlogo"},"description":"Passionately curious and stubbornly persistent. Enjoys to inspire and consult with others to exchange the poetry of logical ideas.","sameAs":["https:\/\/coertvonk.com"]},{"@type":"WebSite","@id":"http:\/\/coertvonk.com\/#website","url":"http:\/\/coertvonk.com\/","name":"Coert Vonk","description":"Embedded Software Engineer","publisher":{"@id":"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"http:\/\/coertvonk.com\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"CollectionPage","@id":"https:\/\/coertvonk.com\/category\/hw\/logic#webpage","url":"https:\/\/coertvonk.com\/category\/hw\/logic","name":"Verilog HDL projects - Coert Vonk","isPartOf":{"@id":"http:\/\/coertvonk.com\/#website"},"description":"Various projects written in Verilog HDL. Verilog is a 4-state data type called logic that can be driven in both procedural blocks and continuous assign statements.","breadcrumb":{"@id":"https:\/\/coertvonk.com\/category\/hw\/logic#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/coertvonk.com\/category\/hw\/logic"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/coertvonk.com\/category\/hw\/logic#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Vonk Family","item":"https:\/\/coertvonk.com\/"},{"@type":"ListItem","position":2,"name":"Hardware","item":"https:\/\/coertvonk.com\/category\/hw"},{"@type":"ListItem","position":3,"name":"Logic (Verilog)"}]}]}},"_links":{"self":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/categories\/303"}],"collection":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/categories"}],"about":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/taxonomies\/category"}],"up":[{"embeddable":true,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/categories\/398"}],"wp:post_type":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts?categories=303"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}