#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb  8 11:08:31 2021
# Process ID: 12200
# Current directory: C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.runs/synth_1
# Command line: vivado.exe -log TransmisorFM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TransmisorFM.tcl
# Log file: C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.runs/synth_1/TransmisorFM.vds
# Journal file: C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TransmisorFM.tcl -notrace
Command: synth_design -top TransmisorFM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.941 ; gain = 6.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TransmisorFM' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/TransmisorFM.vhd:13]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Oscilador.vhd:6' bound to instance 'RadioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/TransmisorFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Registro.vhd:4' bound to instance 'AcumuladorFase' of component 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Oscilador.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Registro.vhd:17]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Registro.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Oscilador' (2#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Multiplexor.vhd:4' bound to instance 'Mux1' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/TransmisorFM.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (3#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/Oscilador.vhd:6' bound to instance 'AudioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/TransmisorFM.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'TransmisorFM' (4#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/sources_1/imports/new/TransmisorFM.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1152.375 ; gain = 56.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.375 ; gain = 56.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.375 ; gain = 56.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1152.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-2489] -waveform contains time 1.562500 which will be rounded to 1.563 to ensure it is an integer multiple of 1 picosecond [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:8]
Finished Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TransmisorFM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TransmisorFM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1273.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 1273.887 ; gain = 177.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |    22|
|4     |LUT3   |     1|
|5     |LUT4   |    16|
|6     |LUT5   |    22|
|7     |LUT6   |    65|
|8     |FDRE   |    64|
|9     |IBUF   |    14|
|10    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1277.965 ; gain = 181.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:25 . Memory (MB): peak = 1277.965 ; gain = 60.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:33 . Memory (MB): peak = 1277.965 ; gain = 181.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1290.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:53 . Memory (MB): peak = 1292.043 ; gain = 195.727
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_4/Trabajo_SED_Version_4.runs/synth_1/TransmisorFM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TransmisorFM_utilization_synth.rpt -pb TransmisorFM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  8 11:10:36 2021...
