<stg><name>zculling_Pipeline_ZCULLING</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pixel_cntr_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixel_cntr_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %pixel_cntr_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixel_cntr_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %size_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i16 0, i16 %pixel_cntr_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %pixel_cntr_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i16 0, i16 %n_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body23:0 %n_V_1 = load i16 %n_V

]]></Node>
<StgValue><ssdm name="n_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body23:1 %icmp_ln1027 = icmp_eq  i16 %n_V_1, i16 %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body23:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body23:3 %add_ln840 = add i16 %n_V_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body23:4 %br_ln233 = br i1 %icmp_ln1027, void %for.body23.split, void %for.end70.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="16">
<![CDATA[
for.body23.split:0 %zext_ln1027 = zext i16 %n_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:3 %fragments_y_addr = getelementptr i8 %fragments_y, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="fragments_y_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="9">
<![CDATA[
for.body23.split:4 %fragments_y_load = load i9 %fragments_y_addr

]]></Node>
<StgValue><ssdm name="fragments_y_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:5 %fragments_x_addr = getelementptr i8 %fragments_x, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="fragments_x_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body23.split:6 %fragments_x_load = load i9 %fragments_x_addr

]]></Node>
<StgValue><ssdm name="fragments_x_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:10 %fragments_z_addr = getelementptr i8 %fragments_z, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="fragments_z_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
for.body23.split:11 %fragments_z_load = load i9 %fragments_z_addr

]]></Node>
<StgValue><ssdm name="fragments_z_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc68:0 %store_ln233 = store i16 %add_ln840, i16 %n_V

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc68:1 %br_ln233 = br void %for.body23

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="9">
<![CDATA[
for.body23.split:4 %fragments_y_load = load i9 %fragments_y_addr

]]></Node>
<StgValue><ssdm name="fragments_y_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body23.split:6 %fragments_x_load = load i9 %fragments_x_addr

]]></Node>
<StgValue><ssdm name="fragments_x_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body23.split:7 %tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %fragments_y_load, i8 %fragments_x_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="16">
<![CDATA[
for.body23.split:8 %zext_ln1027_1 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:9 %z_buffer_V_addr = getelementptr i8 %z_buffer_V, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="z_buffer_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
for.body23.split:11 %fragments_z_load = load i9 %fragments_z_addr

]]></Node>
<StgValue><ssdm name="fragments_z_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="16">
<![CDATA[
for.body23.split:12 %z_buffer_V_load = load i16 %z_buffer_V_addr

]]></Node>
<StgValue><ssdm name="z_buffer_V_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end70.loopexit.exitStub:0 %pixel_cntr_V_2_load = load i16 %pixel_cntr_V_2

]]></Node>
<StgValue><ssdm name="pixel_cntr_V_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end70.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %agg_result_0_out, i16 %pixel_cntr_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.end70.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body23.split:1 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body23.split:2 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="16">
<![CDATA[
for.body23.split:12 %z_buffer_V_load = load i16 %z_buffer_V_addr

]]></Node>
<StgValue><ssdm name="z_buffer_V_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body23.split:13 %icmp_ln1027_2 = icmp_ult  i8 %fragments_z_load, i8 %z_buffer_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln1027_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body23.split:14 %br_ln236 = br i1 %icmp_ln1027_2, void %for.inc68, void %if.then35

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then35:0 %pixel_cntr_V_1_load = load i16 %pixel_cntr_V_1

]]></Node>
<StgValue><ssdm name="pixel_cntr_V_1_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
if.then35:1 %zext_ln541 = zext i16 %pixel_cntr_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then35:2 %pixels_x_addr = getelementptr i8 %pixels_x, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="pixels_x_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then35:3 %store_ln238 = store i8 %fragments_x_load, i9 %pixels_x_addr

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then35:4 %pixels_y_addr = getelementptr i8 %pixels_y, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="pixels_y_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then35:5 %store_ln239 = store i8 %fragments_y_load, i9 %pixels_y_addr

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then35:6 %fragments_color_addr = getelementptr i6 %fragments_color, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="fragments_color_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="9">
<![CDATA[
if.then35:8 %fragments_color_load = load i9 %fragments_color_addr

]]></Node>
<StgValue><ssdm name="fragments_color_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then35:10 %pixel_cntr_V = add i16 %pixel_cntr_V_1_load, i16 1

]]></Node>
<StgValue><ssdm name="pixel_cntr_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then35:11 %store_ln242 = store i8 %fragments_z_load, i16 %z_buffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then35:12 %store_ln243 = store i16 %pixel_cntr_V, i16 %pixel_cntr_V_2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then35:13 %store_ln243 = store i16 %pixel_cntr_V, i16 %pixel_cntr_V_1

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then35:7 %pixels_color_addr = getelementptr i6 %pixels_color, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="pixels_color_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="9">
<![CDATA[
if.then35:8 %fragments_color_load = load i9 %fragments_color_addr

]]></Node>
<StgValue><ssdm name="fragments_color_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
if.then35:9 %store_ln240 = store i6 %fragments_color_load, i9 %pixels_color_addr

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then35:14 %br_ln243 = br void %for.inc68

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
