#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d1b000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cf6f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d1c300 .functor NOT 1, L_0x1d46bc0, C4<0>, C4<0>, C4<0>;
L_0x1d46950 .functor XOR 1, L_0x1d467f0, L_0x1d468b0, C4<0>, C4<0>;
L_0x1d46ab0 .functor XOR 1, L_0x1d46950, L_0x1d46a10, C4<0>, C4<0>;
v0x1d42b50_0 .net *"_ivl_10", 0 0, L_0x1d46a10;  1 drivers
v0x1d42c50_0 .net *"_ivl_12", 0 0, L_0x1d46ab0;  1 drivers
v0x1d42d30_0 .net *"_ivl_2", 0 0, L_0x1d456f0;  1 drivers
v0x1d42df0_0 .net *"_ivl_4", 0 0, L_0x1d467f0;  1 drivers
v0x1d42ed0_0 .net *"_ivl_6", 0 0, L_0x1d468b0;  1 drivers
v0x1d43000_0 .net *"_ivl_8", 0 0, L_0x1d46950;  1 drivers
v0x1d430e0_0 .net "a", 0 0, v0x1d3feb0_0;  1 drivers
v0x1d43180_0 .net "b", 0 0, v0x1d3ff50_0;  1 drivers
v0x1d43220_0 .net "c", 0 0, v0x1d3fff0_0;  1 drivers
v0x1d432c0_0 .var "clk", 0 0;
v0x1d43360_0 .net "d", 0 0, v0x1d40160_0;  1 drivers
v0x1d43400_0 .net "out_dut", 0 0, L_0x1d466e0;  1 drivers
v0x1d434a0_0 .net "out_ref", 0 0, L_0x1d44360;  1 drivers
v0x1d43540_0 .var/2u "stats1", 159 0;
v0x1d435e0_0 .var/2u "strobe", 0 0;
v0x1d43680_0 .net "tb_match", 0 0, L_0x1d46bc0;  1 drivers
v0x1d43740_0 .net "tb_mismatch", 0 0, L_0x1d1c300;  1 drivers
v0x1d43800_0 .net "wavedrom_enable", 0 0, v0x1d40250_0;  1 drivers
v0x1d438a0_0 .net "wavedrom_title", 511 0, v0x1d402f0_0;  1 drivers
L_0x1d456f0 .concat [ 1 0 0 0], L_0x1d44360;
L_0x1d467f0 .concat [ 1 0 0 0], L_0x1d44360;
L_0x1d468b0 .concat [ 1 0 0 0], L_0x1d466e0;
L_0x1d46a10 .concat [ 1 0 0 0], L_0x1d44360;
L_0x1d46bc0 .cmp/eeq 1, L_0x1d456f0, L_0x1d46ab0;
S_0x1cfa880 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cf6f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d0ffb0 .functor NOT 1, v0x1d3fff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1cbc0 .functor NOT 1, v0x1d3ff50_0, C4<0>, C4<0>, C4<0>;
L_0x1d43ab0 .functor AND 1, L_0x1d0ffb0, L_0x1d1cbc0, C4<1>, C4<1>;
L_0x1d43b50 .functor NOT 1, v0x1d40160_0, C4<0>, C4<0>, C4<0>;
L_0x1d43c80 .functor NOT 1, v0x1d3feb0_0, C4<0>, C4<0>, C4<0>;
L_0x1d43d80 .functor AND 1, L_0x1d43b50, L_0x1d43c80, C4<1>, C4<1>;
L_0x1d43e60 .functor OR 1, L_0x1d43ab0, L_0x1d43d80, C4<0>, C4<0>;
L_0x1d43f20 .functor AND 1, v0x1d3feb0_0, v0x1d3fff0_0, C4<1>, C4<1>;
L_0x1d43fe0 .functor AND 1, L_0x1d43f20, v0x1d40160_0, C4<1>, C4<1>;
L_0x1d440a0 .functor OR 1, L_0x1d43e60, L_0x1d43fe0, C4<0>, C4<0>;
L_0x1d44210 .functor AND 1, v0x1d3ff50_0, v0x1d3fff0_0, C4<1>, C4<1>;
L_0x1d44280 .functor AND 1, L_0x1d44210, v0x1d40160_0, C4<1>, C4<1>;
L_0x1d44360 .functor OR 1, L_0x1d440a0, L_0x1d44280, C4<0>, C4<0>;
v0x1d1c570_0 .net *"_ivl_0", 0 0, L_0x1d0ffb0;  1 drivers
v0x1d1c610_0 .net *"_ivl_10", 0 0, L_0x1d43d80;  1 drivers
v0x1d3e6a0_0 .net *"_ivl_12", 0 0, L_0x1d43e60;  1 drivers
v0x1d3e760_0 .net *"_ivl_14", 0 0, L_0x1d43f20;  1 drivers
v0x1d3e840_0 .net *"_ivl_16", 0 0, L_0x1d43fe0;  1 drivers
v0x1d3e970_0 .net *"_ivl_18", 0 0, L_0x1d440a0;  1 drivers
v0x1d3ea50_0 .net *"_ivl_2", 0 0, L_0x1d1cbc0;  1 drivers
v0x1d3eb30_0 .net *"_ivl_20", 0 0, L_0x1d44210;  1 drivers
v0x1d3ec10_0 .net *"_ivl_22", 0 0, L_0x1d44280;  1 drivers
v0x1d3ecf0_0 .net *"_ivl_4", 0 0, L_0x1d43ab0;  1 drivers
v0x1d3edd0_0 .net *"_ivl_6", 0 0, L_0x1d43b50;  1 drivers
v0x1d3eeb0_0 .net *"_ivl_8", 0 0, L_0x1d43c80;  1 drivers
v0x1d3ef90_0 .net "a", 0 0, v0x1d3feb0_0;  alias, 1 drivers
v0x1d3f050_0 .net "b", 0 0, v0x1d3ff50_0;  alias, 1 drivers
v0x1d3f110_0 .net "c", 0 0, v0x1d3fff0_0;  alias, 1 drivers
v0x1d3f1d0_0 .net "d", 0 0, v0x1d40160_0;  alias, 1 drivers
v0x1d3f290_0 .net "out", 0 0, L_0x1d44360;  alias, 1 drivers
S_0x1d3f3f0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cf6f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d3feb0_0 .var "a", 0 0;
v0x1d3ff50_0 .var "b", 0 0;
v0x1d3fff0_0 .var "c", 0 0;
v0x1d400c0_0 .net "clk", 0 0, v0x1d432c0_0;  1 drivers
v0x1d40160_0 .var "d", 0 0;
v0x1d40250_0 .var "wavedrom_enable", 0 0;
v0x1d402f0_0 .var "wavedrom_title", 511 0;
S_0x1d3f690 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d3f3f0;
 .timescale -12 -12;
v0x1d3f8f0_0 .var/2s "count", 31 0;
E_0x1d0a340/0 .event negedge, v0x1d400c0_0;
E_0x1d0a340/1 .event posedge, v0x1d400c0_0;
E_0x1d0a340 .event/or E_0x1d0a340/0, E_0x1d0a340/1;
E_0x1d0a590 .event negedge, v0x1d400c0_0;
E_0x1cf39f0 .event posedge, v0x1d400c0_0;
S_0x1d3f9f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d3f3f0;
 .timescale -12 -12;
v0x1d3fbf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d3fcd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d3f3f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d40450 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cf6f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d444c0 .functor AND 1, v0x1d3feb0_0, v0x1d3ff50_0, C4<1>, C4<1>;
L_0x1d44530 .functor NOT 1, L_0x1d444c0, C4<0>, C4<0>, C4<0>;
L_0x1d44610 .functor AND 1, v0x1d3feb0_0, v0x1d3ff50_0, C4<1>, C4<1>;
L_0x1d44680 .functor NOT 1, v0x1d3fff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d44720 .functor AND 1, L_0x1d44610, L_0x1d44680, C4<1>, C4<1>;
L_0x1d44830 .functor AND 1, L_0x1d44720, v0x1d40160_0, C4<1>, C4<1>;
L_0x1d44930 .functor NOT 1, L_0x1d44830, C4<0>, C4<0>, C4<0>;
L_0x1d449f0 .functor NOT 1, v0x1d3feb0_0, C4<0>, C4<0>, C4<0>;
L_0x1d44bc0 .functor AND 1, L_0x1d449f0, v0x1d3ff50_0, C4<1>, C4<1>;
L_0x1d44d90 .functor NOT 1, v0x1d3fff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d44f70 .functor AND 1, L_0x1d44bc0, L_0x1d44d90, C4<1>, C4<1>;
L_0x1d45030 .functor NOT 1, v0x1d40160_0, C4<0>, C4<0>, C4<0>;
L_0x1d45220 .functor AND 1, L_0x1d44f70, L_0x1d45030, C4<1>, C4<1>;
L_0x1d45330 .functor NOT 1, L_0x1d45220, C4<0>, C4<0>, C4<0>;
L_0x1d451b0 .functor NOT 1, v0x1d3ff50_0, C4<0>, C4<0>, C4<0>;
L_0x1d45470 .functor AND 1, v0x1d3feb0_0, L_0x1d451b0, C4<1>, C4<1>;
L_0x1d455c0 .functor AND 1, L_0x1d45470, v0x1d3fff0_0, C4<1>, C4<1>;
L_0x1d45680 .functor NOT 1, v0x1d40160_0, C4<0>, C4<0>, C4<0>;
L_0x1d45790 .functor AND 1, L_0x1d455c0, L_0x1d45680, C4<1>, C4<1>;
L_0x1d458a0 .functor NOT 1, L_0x1d45790, C4<0>, C4<0>, C4<0>;
L_0x1d45a10 .functor NOT 1, v0x1d3ff50_0, C4<0>, C4<0>, C4<0>;
L_0x1d45a80 .functor AND 1, v0x1d3feb0_0, L_0x1d45a10, C4<1>, C4<1>;
L_0x1d45c00 .functor NOT 1, v0x1d3fff0_0, C4<0>, C4<0>, C4<0>;
L_0x1d45c70 .functor AND 1, L_0x1d45a80, L_0x1d45c00, C4<1>, C4<1>;
L_0x1d45e50 .functor AND 1, L_0x1d45c70, v0x1d40160_0, C4<1>, C4<1>;
L_0x1d45f10 .functor NOT 1, L_0x1d45e50, C4<0>, C4<0>, C4<0>;
L_0x1d460b0 .functor OR 1, L_0x1d44530, L_0x1d44930, C4<0>, C4<0>;
L_0x1d461c0 .functor OR 1, L_0x1d460b0, L_0x1d45330, C4<0>, C4<0>;
L_0x1d463c0 .functor OR 1, L_0x1d461c0, L_0x1d458a0, C4<0>, C4<0>;
L_0x1d464d0 .functor OR 1, L_0x1d463c0, L_0x1d45f10, C4<0>, C4<0>;
L_0x1d466e0 .functor NOT 1, L_0x1d464d0, C4<0>, C4<0>, C4<0>;
v0x1d40740_0 .net *"_ivl_0", 0 0, L_0x1d444c0;  1 drivers
v0x1d40820_0 .net *"_ivl_10", 0 0, L_0x1d44830;  1 drivers
v0x1d40900_0 .net *"_ivl_14", 0 0, L_0x1d449f0;  1 drivers
v0x1d409f0_0 .net *"_ivl_16", 0 0, L_0x1d44bc0;  1 drivers
v0x1d40ad0_0 .net *"_ivl_18", 0 0, L_0x1d44d90;  1 drivers
v0x1d40c00_0 .net *"_ivl_20", 0 0, L_0x1d44f70;  1 drivers
v0x1d40ce0_0 .net *"_ivl_22", 0 0, L_0x1d45030;  1 drivers
v0x1d40dc0_0 .net *"_ivl_24", 0 0, L_0x1d45220;  1 drivers
v0x1d40ea0_0 .net *"_ivl_28", 0 0, L_0x1d451b0;  1 drivers
v0x1d40f80_0 .net *"_ivl_30", 0 0, L_0x1d45470;  1 drivers
v0x1d41060_0 .net *"_ivl_32", 0 0, L_0x1d455c0;  1 drivers
v0x1d41140_0 .net *"_ivl_34", 0 0, L_0x1d45680;  1 drivers
v0x1d41220_0 .net *"_ivl_36", 0 0, L_0x1d45790;  1 drivers
v0x1d41300_0 .net *"_ivl_4", 0 0, L_0x1d44610;  1 drivers
v0x1d413e0_0 .net *"_ivl_40", 0 0, L_0x1d45a10;  1 drivers
v0x1d414c0_0 .net *"_ivl_42", 0 0, L_0x1d45a80;  1 drivers
v0x1d415a0_0 .net *"_ivl_44", 0 0, L_0x1d45c00;  1 drivers
v0x1d41790_0 .net *"_ivl_46", 0 0, L_0x1d45c70;  1 drivers
v0x1d41870_0 .net *"_ivl_48", 0 0, L_0x1d45e50;  1 drivers
v0x1d41950_0 .net *"_ivl_52", 0 0, L_0x1d460b0;  1 drivers
v0x1d41a30_0 .net *"_ivl_54", 0 0, L_0x1d461c0;  1 drivers
v0x1d41b10_0 .net *"_ivl_56", 0 0, L_0x1d463c0;  1 drivers
v0x1d41bf0_0 .net *"_ivl_58", 0 0, L_0x1d464d0;  1 drivers
v0x1d41cd0_0 .net *"_ivl_6", 0 0, L_0x1d44680;  1 drivers
v0x1d41db0_0 .net *"_ivl_8", 0 0, L_0x1d44720;  1 drivers
v0x1d41e90_0 .net "a", 0 0, v0x1d3feb0_0;  alias, 1 drivers
v0x1d41f30_0 .net "b", 0 0, v0x1d3ff50_0;  alias, 1 drivers
v0x1d42020_0 .net "c", 0 0, v0x1d3fff0_0;  alias, 1 drivers
v0x1d42110_0 .net "d", 0 0, v0x1d40160_0;  alias, 1 drivers
v0x1d42200_0 .net "out", 0 0, L_0x1d466e0;  alias, 1 drivers
v0x1d422c0_0 .net "w1", 0 0, L_0x1d44530;  1 drivers
v0x1d42380_0 .net "w2", 0 0, L_0x1d44930;  1 drivers
v0x1d42440_0 .net "w3", 0 0, L_0x1d45330;  1 drivers
v0x1d42710_0 .net "w4", 0 0, L_0x1d458a0;  1 drivers
v0x1d427d0_0 .net "w5", 0 0, L_0x1d45f10;  1 drivers
S_0x1d42930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cf6f20;
 .timescale -12 -12;
E_0x1d0a0e0 .event anyedge, v0x1d435e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d435e0_0;
    %nor/r;
    %assign/vec4 v0x1d435e0_0, 0;
    %wait E_0x1d0a0e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d3f3f0;
T_3 ;
    %fork t_1, S_0x1d3f690;
    %jmp t_0;
    .scope S_0x1d3f690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d3f8f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d40160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3fff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3ff50_0, 0;
    %assign/vec4 v0x1d3feb0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cf39f0;
    %load/vec4 v0x1d3f8f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d3f8f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d40160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3fff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3ff50_0, 0;
    %assign/vec4 v0x1d3feb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d0a590;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d3fcd0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d0a340;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3feb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3ff50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3fff0_0, 0;
    %assign/vec4 v0x1d40160_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d3f3f0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cf6f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d432c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d435e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cf6f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d432c0_0;
    %inv;
    %store/vec4 v0x1d432c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cf6f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d400c0_0, v0x1d43740_0, v0x1d430e0_0, v0x1d43180_0, v0x1d43220_0, v0x1d43360_0, v0x1d434a0_0, v0x1d43400_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cf6f20;
T_7 ;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cf6f20;
T_8 ;
    %wait E_0x1d0a340;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d43540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d43540_0, 4, 32;
    %load/vec4 v0x1d43680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d43540_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d43540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d43540_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d434a0_0;
    %load/vec4 v0x1d434a0_0;
    %load/vec4 v0x1d43400_0;
    %xor;
    %load/vec4 v0x1d434a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d43540_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d43540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d43540_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response2/top_module.sv";
