

================================================================
== Vivado HLS Report for 'Normalize'
================================================================
* Date:           Mon Jul 10 19:12:00 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_9_Normalization
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2227207|  2227207|  2227207|  2227207|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  2227200|  2227200|        29|          -|          -|  76800|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    526|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      3|    1308|   1941|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    543|
|Register         |        -|      -|     389|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1697|   3010|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Normalize_CRTL_BUS_s_axi_U  |Normalize_CRTL_BUS_s_axi  |        0|      0|   64|   72|
    |Normalize_fdiv_32cud_U2     |Normalize_fdiv_32cud      |        0|      0|  761|  994|
    |Normalize_fmul_32bkb_U1     |Normalize_fmul_32bkb      |        0|      3|  143|  321|
    |Normalize_sitofp_dEe_U3     |Normalize_sitofp_dEe      |        0|      0|  340|  554|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      3| 1308| 1941|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_201_p2                        |     +    |      0|  0|   24|          17|           1|
    |sh_assign_fu_283_p2                  |     +    |      0|  0|   15|           8|           9|
    |tmp_1_fu_184_p2                      |     -    |      0|  0|   15|           9|           9|
    |tmp_3_fu_239_p2                      |     -    |      0|  0|   15|           9|           9|
    |tmp_5_i_i_i_fu_297_p2                |     -    |      0|  0|   15|           7|           8|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|    2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|    2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_last_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_last_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|    2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|    2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |exitcond_fu_195_p2                   |   icmp   |      0|  0|   18|          17|          17|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |tmp_8_i_i_i_fu_326_p2                |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_state8                      |    or    |      0|  0|    2|           1|           1|
    |p_Val2_4_fu_360_p3                   |  select  |      0|  0|    8|           1|           8|
    |sh_assign_1_fu_306_p3                |  select  |      0|  0|    9|           1|           9|
    |tmp_i_i_i_fu_332_p2                  |    shl   |      0|  0|  164|          55|          55|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0|  526|         206|         193|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  165|         37|    1|         37|
    |grp_fu_175_p0                  |   15|          3|   32|         96|
    |i_reg_155                      |    9|          2|   17|         34|
    |inStream_TDATA_blk_n           |    9|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |    9|          2|    8|         16|
    |inStream_V_data_V_0_state      |   15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out   |    9|          2|    6|         12|
    |inStream_V_dest_V_0_state      |   15|          3|    2|          6|
    |inStream_V_id_V_0_data_out     |    9|          2|    5|         10|
    |inStream_V_id_V_0_state        |   15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out   |    9|          2|    1|          2|
    |inStream_V_keep_V_0_state      |   15|          3|    2|          6|
    |inStream_V_last_V_0_data_out   |    9|          2|    1|          2|
    |inStream_V_last_V_0_state      |   15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out   |    9|          2|    1|          2|
    |inStream_V_strb_V_0_state      |   15|          3|    2|          6|
    |inStream_V_user_V_0_data_out   |    9|          2|    2|          4|
    |inStream_V_user_V_0_state      |   15|          3|    2|          6|
    |outStream_TDATA_blk_n          |    9|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |    9|          2|    8|         16|
    |outStream_V_data_V_1_state     |   15|          3|    2|          6|
    |outStream_V_dest_V_1_data_out  |    9|          2|    6|         12|
    |outStream_V_dest_V_1_state     |   15|          3|    2|          6|
    |outStream_V_id_V_1_data_out    |    9|          2|    5|         10|
    |outStream_V_id_V_1_state       |   15|          3|    2|          6|
    |outStream_V_keep_V_1_data_out  |    9|          2|    1|          2|
    |outStream_V_keep_V_1_state     |   15|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |    9|          2|    1|          2|
    |outStream_V_last_V_1_state     |   15|          3|    2|          6|
    |outStream_V_strb_V_1_data_out  |    9|          2|    1|          2|
    |outStream_V_strb_V_1_state     |   15|          3|    2|          6|
    |outStream_V_user_V_1_data_out  |    9|          2|    2|          4|
    |outStream_V_user_V_1_state     |   15|          3|    2|          6|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  543|        116|  128|        351|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  36|   0|   36|          0|
    |diff_reg_389                    |  32|   0|   32|          0|
    |i_1_reg_397                     |  17|   0|   17|          0|
    |i_reg_155                       |  17|   0|   17|          0|
    |inStream_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |inStream_V_id_V_0_state         |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_keep_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state       |   2|   0|    2|          0|
    |inStream_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_last_V_0_state       |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_strb_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state       |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_user_V_0_state       |   2|   0|    2|          0|
    |loc_V_1_reg_453                 |  23|   0|   23|          0|
    |loc_V_reg_447                   |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_keep_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_strb_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_4_reg_437                   |  32|   0|   32|          0|
    |tmp_5_reg_442                   |  32|   0|   32|          0|
    |tmp_cast_reg_379                |   8|   0|    9|          1|
    |tmp_dest_V_reg_427              |   6|   0|    6|          0|
    |tmp_id_V_reg_422                |   5|   0|    5|          0|
    |tmp_keep_V_reg_402              |   1|   0|    1|          0|
    |tmp_last_V_reg_417              |   1|   0|    1|          0|
    |tmp_strb_V_reg_407              |   1|   0|    1|          0|
    |tmp_user_V_reg_412              |   2|   0|    2|          0|
    |xMax_read_reg_369               |   8|   0|    8|          0|
    |xMin_read_reg_374               |   8|   0|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 389|   0|  390|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      Normalize     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      Normalize     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      Normalize     | return value |
|inStream_TDATA          |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

