// Seed: 1359439528
module module_0;
  genvar id_1;
endmodule : SymbolIdentifier
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output tri1  id_2,
    input  wand  id_3
);
  logic id_5;
  ;
  assign id_1 = id_3;
  assign id_2 = id_5;
  module_0 modCall_1 ();
  assign id_2 = id_5[1] == -1;
  wire id_6, id_7;
  if ({1, 1, 1, 1}) tri0 id_8 = 1;
  parameter id_9 = -1'b0;
  always begin : LABEL_0
    id_1 <= id_5;
  end : SymbolIdentifier
endmodule
