// Seed: 217753384
module module_0 (
    input wire id_0,
    input tri  id_1
);
  assign id_3 = id_1 !=? id_3;
  reg id_4;
  always @(posedge 1)
    if (id_0) begin
      if (1)
        if (1) begin
          assign id_3 = id_3;
        end
    end
  always @(1 == 1'b0, id_0) begin
    fork
      id_4 <= id_4;
      #1;
    join_any
  end
  initial id_3 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    output wand  id_2,
    output logic id_3
);
  assign id_3 = 1;
  module_0(
      id_0, id_0
  );
  wand id_5;
  assign id_3 = 1'b0;
  always @(posedge id_0 == 1) id_1 = id_5;
  always @(1'b0) begin
    id_3 <= 1;
  end
  not (id_2, id_0);
endmodule
