# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe RegisterFile-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module RegisterFile +define+TOP_TYPE=VRegisterFile -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VRegisterFile -include VRegisterFile.h -fPIC -shared -I'/home/justinwu/.sdkman/candidates/java/11.0.29-tem/include' -I'/home/justinwu/.sdkman/candidates/java/11.0.29-tem/include/linux' -fvisibility=hidden -Mdir /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden RegisterFile.sv"
T      4084 2251799813973408  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile.cpp"
T      3593 2533274790684063  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile.h"
T      2221 2251799814087333  1765301524   213949400  1765301524   213949400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile.mk"
T       809 4785074604343083  1765301524   196524500  1765301524   196524500 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile__Syms.cpp"
T       993 3377699720809206  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile__Syms.h"
T      3236 10977524092117377  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile___024root.h"
T    118070 2533274790797981  1765301524   213949400  1765301524   213949400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile___024root__DepSet_h6b6c3add__0.cpp"
T      9626 5066549581193813  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile___024root__DepSet_h6b6c3add__0__Slow.cpp"
T      1741 3940649674351212  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile___024root__DepSet_h6fbf810d__0.cpp"
T       937 3096224744219218  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile___024root__DepSet_h6fbf810d__0__Slow.cpp"
T      1511 3096224744219204  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile___024root__Slow.cpp"
T       729 5629499534611246  1765301524   198320100  1765301524   198320100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile__pch.h"
T      2616 2251799814087334  1765301524   213949400  1765301524   213949400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile__ver.d"
T         0        0  1765301524   213949400  1765301524   213949400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile__verFiles.dat"
T      1710 2533274790797986  1765301524   213949400  1765301524   213949400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_keep_x0_hardwired_to_zero_RISCV_compliance/verilated/VRegisterFile_classes.mk"
S  10993608    49671  1764858314   603955503  1705136080           0 "/usr/bin/verilator_bin"
S      4942    49832  1764858314   624311328  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S     41411 1970324837363786  1765301524    74925900  1765301524    74925900 "RegisterFile.sv"
