# EDA

## 子领域

* [Verilog](verilog/verilog_entry.md)
* [Circt项目](circt/circt_entry.md)