

================================================================
== Vivado HLS Report for 'sha_stream'
================================================================
* Date:           Sat Apr 23 16:59:18 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Raise_dse
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.985|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_sha_transform_fu_124  |sha_transform  |   44|   44|   44|   44|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     3|    no    |
        |- Loop 2  |   13|   13|         1|          -|          -|    13|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 6 5 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "store i32 1732584193, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:144->benchmarks/sha/sha.c:209]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 9 [1/1] (0.73ns)   --->   "store i32 -271733879, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:145->benchmarks/sha/sha.c:209]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 10 [1/1] (0.73ns)   --->   "store i32 -1732584194, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:146->benchmarks/sha/sha.c:209]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @sha_stream_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.73ns)   --->   "store i32 271733878, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:147->benchmarks/sha/sha.c:209]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 13 [1/1] (0.73ns)   --->   "store i32 -1009589776, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:148->benchmarks/sha/sha.c:209]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 14 [1/1] (0.73ns)   --->   "br label %branch0" [benchmarks/sha/sha.c:210]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.73>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %branch0 ]"   --->   Operation 15 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.39ns)   --->   "%icmp_ln210 = icmp eq i2 %j_0, -2" [benchmarks/sha/sha.c:210]   --->   Operation 16 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/1] (0.62ns)   --->   "%j = add i2 %j_0, 1" [benchmarks/sha/sha.c:210]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %sha_final.exit, label %branch0" [benchmarks/sha/sha.c:210]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.73ns)   --->   "store i32 128, i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:186->benchmarks/sha/sha.c:216]   --->   Operation 20 'store' <Predicate = (icmp_ln210)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 21 [1/1] (0.73ns)   --->   "br label %.preheader.i"   --->   Operation 21 'br' <Predicate = (icmp_ln210)> <Delay = 0.73>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%p_1_rec_i = phi i64 [ %add_ln66, %1 ], [ 0, %sha_final.exit ]" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 22 'phi' 'p_1_rec_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty_5 = trunc i64 %p_1_rec_i to i6" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 23 'trunc' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.84ns)   --->   "%sum_i = add i6 1, %empty_5" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 24 'add' 'sum_i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i6 %sum_i to i64" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 25 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr [16 x i32]* @sha_info_data, i64 0, i64 %sum_i_cast" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 26 'getelementptr' 'sha_info_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %p_1_rec_i to i32" [benchmarks/sha/sha.c:64->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 27 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.80ns)   --->   "%icmp_ln64 = icmp eq i32 %trunc_ln64, 13" [benchmarks/sha/sha.c:64->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 28 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.36ns)   --->   "%add_ln66 = add i64 1, %p_1_rec_i" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 30 'add' 'add_ln66' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %local_memset.exit, label %1" [benchmarks/sha/sha.c:64->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.73ns)   --->   "store i32 0, i32* %sha_info_data_addr, align 4" [benchmarks/sha/sha.c:66->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 32 'store' <Predicate = (!icmp_ln64)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader.i" [benchmarks/sha/sha.c:67->benchmarks/sha/sha.c:195->benchmarks/sha/sha.c:216]   --->   Operation 33 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.73ns)   --->   "store i32 0, i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 14), align 8" [benchmarks/sha/sha.c:197->benchmarks/sha/sha.c:216]   --->   Operation 34 'store' <Predicate = (icmp_ln64)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 35 [1/1] (0.73ns)   --->   "store i32 0, i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 15), align 4" [benchmarks/sha/sha.c:198->benchmarks/sha/sha.c:216]   --->   Operation 35 'store' <Predicate = (icmp_ln64)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @sha_transform() nounwind" [benchmarks/sha/sha.c:199->benchmarks/sha/sha.c:216]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @sha_transform() nounwind" [benchmarks/sha/sha.c:199->benchmarks/sha/sha.c:216]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [benchmarks/sha/sha.c:217]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sha_info_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
store_ln144        (store            ) [ 00000000]
store_ln145        (store            ) [ 00000000]
store_ln146        (store            ) [ 00000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000]
store_ln147        (store            ) [ 00000000]
store_ln148        (store            ) [ 00000000]
br_ln210           (br               ) [ 00011000]
j_0                (phi              ) [ 00001000]
icmp_ln210         (icmp             ) [ 00001000]
j                  (add              ) [ 00011000]
empty              (speclooptripcount) [ 00000000]
br_ln210           (br               ) [ 00011000]
store_ln186        (store            ) [ 00000000]
br_ln0             (br               ) [ 00001100]
p_1_rec_i          (phi              ) [ 00000100]
empty_5            (trunc            ) [ 00000000]
sum_i              (add              ) [ 00000000]
sum_i_cast         (zext             ) [ 00000000]
sha_info_data_addr (getelementptr    ) [ 00000000]
trunc_ln64         (trunc            ) [ 00000000]
icmp_ln64          (icmp             ) [ 00000100]
empty_6            (speclooptripcount) [ 00000000]
add_ln66           (add              ) [ 00001100]
br_ln64            (br               ) [ 00000000]
store_ln66         (store            ) [ 00000000]
br_ln67            (br               ) [ 00001100]
store_ln197        (store            ) [ 00000000]
store_ln198        (store            ) [ 00000000]
call_ln199         (call             ) [ 00000000]
ret_ln217          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sha_info_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sha_info_digest">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 store_ln145/2 store_ln146/2 store_ln147/3 store_ln148/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="32" slack="0"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="99" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/4 store_ln66/5 store_ln197/5 store_ln198/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sha_info_data_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_data_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1005" name="j_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="1"/>
<pin id="104" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="113" class="1005" name="p_1_rec_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_1_rec_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_1_rec_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_rec_i/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_sha_transform_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln199/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln210_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_5_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_5/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sum_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sum_i_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln64_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln64_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln66_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="j_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln66_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="94"><net_src comp="86" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="95"><net_src comp="54" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="79" pin=4"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="106" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="106" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="117" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="162"><net_src comp="117" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="117" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="138" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="189"><net_src comp="169" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_data | {4 5 }
	Port: sha_info_digest | {1 2 3 6 7 }
 - Input state : 
	Port: sha_stream : sha_info_data | {6 7 }
	Port: sha_stream : sha_info_digest | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		icmp_ln210 : 1
		j : 1
		br_ln210 : 2
	State 5
		empty_5 : 1
		sum_i : 2
		sum_i_cast : 3
		sha_info_data_addr : 4
		trunc_ln64 : 1
		icmp_ln64 : 2
		add_ln66 : 1
		br_ln64 : 3
		store_ln66 : 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   call   | grp_sha_transform_fu_124 |    2    | 12.0717 |   6250  |  25055  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          |         j_fu_138         |    0    |    0    |    0    |    9    |    0    |
|    add   |       sum_i_fu_148       |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln66_fu_169     |    0    |    0    |    0    |    71   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   icmp   |     icmp_ln210_fu_132    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln64_fu_163     |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   trunc  |      empty_5_fu_144      |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln64_fu_159    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   zext   |     sum_i_cast_fu_154    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   Total  |                          |    2    | 12.0717 |   6250  |  25178  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
| sha_info_data |    2   |    0   |    0   |    0   |
|sha_info_digest|    2   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    4   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln66_reg_186|   64   |
|   j_0_reg_102   |    2   |
|    j_reg_178    |    2   |
|p_1_rec_i_reg_113|   64   |
+-----------------+--------+
|      Total      |   132  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   3  |  32  |   96   |
| grp_access_fu_60 |  p1  |   3  |  32  |   96   |
| grp_access_fu_60 |  p2  |   2  |   0  |    0   |
| grp_access_fu_60 |  p4  |   2  |  32  |   64   |
| grp_access_fu_79 |  p0  |   3  |  32  |   96   ||    9    |
| grp_access_fu_79 |  p1  |   2  |  32  |   64   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   416  ||  4.581  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   12   |  6250  |  25178 |    0   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |    9   |    -   |
|  Register |    -   |    -   |   132  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   16   |  6382  |  25187 |    0   |
+-----------+--------+--------+--------+--------+--------+
