David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Florin Balasa , Francky Catthoor , Hugo De Man, Background memory area estimation for multidimensional signal processing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.157-172, June 1995[doi>10.1109/92.386218]
Utpal K. Banerjee, Loop Transformations for Restructuring Compilers: The Foundations, Kluwer Academic Publishers, Norwell, MA, 1993
Belady, L. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Syst. J. 5, 6, 78--101.
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation, IEEE Design & Test, v.17 n.2, p.74-85, April 2000[doi>10.1109/54.844336]
Beyls, K. and d'hollander, E. 2001. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems, T. Gonzalez, Ed. (Anaheim, CA), 617--622.
E. Brockmeyer , M. Miranda , H. Corporaal , F. Catthoor, Layer Assignment echniques for Low Energy in Multi-Layered Memory Organisations, Proceedings of the conference on Design, Automation and Test in Europe, p.11070, March 03-07, 2003
Catthoor, F., C. Kulkarni, K.D., Brockmeyer, E., Kjeldsberg, P.G., van Achteren, T., and Omnes, T. 2002. Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic, Boston, MA.
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Cohen, A., Girbal, S., and Temam, O. 2004. A polyhedral approach to ease the composition of program transformations. In Proceedings of the EuroPar Conference (Pisa, Italy). Lecture Notes in Computer Science vol. 3149. Springer, 292--303.
Danckaert, K., Catthoor, F., And De Man, H. 2000. A loop transformation approach for combined par-allelization and data transfer and storage optimization. In Proceedings of the ACM Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA), (Las Vegas, NV), 2591--2597.
Alain Darte, On the complexity of loop fusion, Parallel Computing, v.26 n.9, p.1175-1193, Aug. 2000[doi>10.1016/S0167-8191(00)00034-X]
Alain Darte , Yves Robert, Affine-by-statement scheduling of uniform and affine loop nests over parametric domains, Journal of Parallel and Distributed Computing, v.29 n.1, p.43-59, Aug. 15, 1995[doi>10.1006/jpdc.1995.1105]
Antoine Fraboulet , Guillaume Huard , Anne Mignotte, Loop Alignment for Memory Accesses Optimization, Proceedings of the 12th international symposium on System synthesis, p.71, November 01-04, 1999
Sylvain Girbal , Nicolas Vasilache , CÃ©dric Bastoul , Albert Cohen , David Parello , Marc Sigler , Olivier Temam, Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies, International Journal of Parallel Programming, v.34 n.3, p.261-317, June 2006[doi>10.1007/s10766-006-0012-3]
Peter Grun , Florin Balasa , Nikil Dutt, Memory size estimation for multimedia applications, Proceedings of the 6th international workshop on Hardware/software codesign, p.145-149, March 15-18, 1998, Seattle, Washington, USA
Q. Hu , A. Vandecappelle , P. G. Kjeldsberg , F. Catthoor , M. Palkovic, Fast memory footprint estimation based on maximal dependency vector calculation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Qubo Hu , Arnout Vandecappelle , Martin Palkovic , Per Gunnar Kjeldsberg , Erik Brockmeyer , Francky Catthoor, Hierarchical memory size estimation for loop fusion and loop shifting in data-dominated applications, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118442]
Hu, Q., Brockmeyer, E., Palkovic, M., Kjeldsberg, P.G., and Catthoor, F. 2004. Memory hierarchy usage estimation for global loop transformations. In Proceedings of the IEEE Norchip Conference (Oslo, Norway), 301--304.
IMEC. 2006. Atomium website, http://www.imec.be/design/atomium/.
Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
M. Kandemir , A. Choudhary, Compiler-directed scratch pad memory hierarchy design and management, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514077]
Wayne Kelly , William Pugh, A framework for unifying reordering transformations, University of Maryland at College Park, College Park, MD, 1993
H. S. Kim , N. Vijaykrishnan , M. Kandemir , E. Brockmeyer , F. Catthoor , M. J. Irwin, Estimating influence of data layout optimizations on SDRAM energy consumption, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871520]
P. G. Kjeldsberg , F. Catthoor , E. J. Aas, Data dependency size estimation for use in memory optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.7, p.908-921, November 2006[doi>10.1109/TCAD.2003.814257]
Kathryn S. McKinley , Steve Carr , Chau-Wen Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.4, p.424-453, July 1996[doi>10.1145/233561.233564]
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001[doi>10.1145/375977.375978]
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications, Proceedings of the 1997 European conference on Design and Test, p.7, March 17-20, 1997
Yonghong Song , Rong Xu , Cheng Wang , Zhiyuan Li, Improving Data Locality by Array Contraction, IEEE Transactions on Computers, v.53 n.9, p.1073-1084, September 2004[doi>10.1109/TC.2004.62]
S. Steinke , L. Wehmeyer , B. Lee , P. Marwedel, Assigning Program and Data Objects to Scratchpad for Energy Reduction, Proceedings of the conference on Design, automation and test in Europe, p.409, March 04-08, 2002
Sumesh Udayakumaran , Rajeev Barua, An integrated scratch-pad allocator for affine and non-affine code, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
T. Van Achteren , G. Deconinck , F. Catthoor , R. Lauwereins, Data Reuse Exploration Techniques for Loop-Dominated Applications, Proceedings of the conference on Design, automation and test in Europe, p.428, March 04-08, 2002
Verbauwhede, I., Catthoor, F., Vandewalle, J., and de Man, H. 1989. Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips. In Proceedings of the Very Large Scale Integration International Conference (Munich, Germany), 209--218.
Ingrid M. Verbauwhede , Chris J. Scheers , Jan M. Rabaey, Memory estimation for high level synthesis, Proceedings of the 31st annual Design Automation Conference, p.143-148, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196313]
Verdoolaege, S., Bruynooghe, M., Janssens, G., and Catthoor, F. 2003. Multi-Dimensional incremental loop fusion for data locality. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, andProcessors(ASAP). (Leiden, The Netherlands), 17--27.
Wilde, D.K. 1993. A library for doing polyhedral operations. M.S. thesis, Oregon State University, Corvallis, Orgon also Tech. Repo. PI-785, IRISA, Rennes, France.
M. E. Wolf , M. S. Lam, A Loop Transformation Theory and an Algorithm to Maximize Parallelism, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.452-471, October 1991[doi>10.1109/71.97902]
Sven Wuytack , Jean-Philippe Diguet , Francky V. M. Catthoor , Hugo J. De Man, Formalized methodology for data reuse exploration for low-power hierarchical memory mappings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.529-537, Dec. 1998[doi>10.1109/92.736124]
Ying Zhao , Sharad Malik, Exact memory size estimation for array computations without loop unrolling, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.811-816, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310074]
Hongwei Zhu , Ilie I. Luican , Florin Balasa, Memory size computation for multimedia processing applications, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118483]
