{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727532859654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727532859654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 11:14:19 2024 " "Processing started: Sat Sep 28 11:14:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727532859654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532859654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mrs -c mrs " "Command: quartus_map --read_settings_files=on --write_settings_files=off mrs -c mrs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532859654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727532860039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727532860039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_symbol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_symbol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_symbol-Behaviour " "Found design unit 1: shift_symbol-Behaviour" {  } { { "shift_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/shift_symbol.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867445 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_symbol " "Found entity 1: shift_symbol" {  } { { "shift_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/shift_symbol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_g-Behavour " "Found design unit 1: register_g-Behavour" {  } { { "register_g.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/register_g.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867447 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_g " "Found entity 1: register_g" {  } { { "register_g.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/register_g.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_symbol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc_symbol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_symbol-Behaviour " "Found design unit 1: proc_symbol-Behaviour" {  } { { "proc_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/proc_symbol.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867448 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc_symbol " "Found entity 1: proc_symbol" {  } { { "proc_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/proc_symbol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-Behaviour " "Found design unit 1: logic_unit-Behaviour" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867450 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_unit-Behaviour " "Found design unit 1: input_unit-Behaviour" {  } { { "input_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/input_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867451 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_unit " "Found entity 1: input_unit" {  } { { "input_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/input_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "counter.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867453 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file morse_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 morse_fpga-Behaviour " "Found design unit 1: morse_fpga-Behaviour" {  } { { "morse_fpga.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/morse_fpga.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867454 ""} { "Info" "ISGN_ENTITY_NAME" "1 morse_fpga " "Found entity 1: morse_fpga" {  } { { "morse_fpga.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/morse_fpga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727532867454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morse_fpga " "Elaborating entity \"morse_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727532867484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_unit input_unit:main_input " "Elaborating entity \"input_unit\" for hierarchy \"input_unit:main_input\"" {  } { { "morse_fpga.vhd" "main_input" { Text "C:/Users/15491959/Desktop/mrs_code/morse_fpga.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:main_logic " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:main_logic\"" {  } { { "morse_fpga.vhd" "main_logic" { Text "C:/Users/15491959/Desktop/mrs_code/morse_fpga.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867486 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable logic_unit.vhd(139) " "VHDL Process Statement warning at logic_unit.vhd(139): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727532867488 "|morse_fpga|logic_unit:main_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_of_word logic_unit.vhd(142) " "VHDL Process Statement warning at logic_unit.vhd(142): signal \"size_of_word\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727532867488 "|morse_fpga|logic_unit:main_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control_counter_number logic_unit.vhd(142) " "VHDL Process Statement warning at logic_unit.vhd(142): signal \"control_counter_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727532867488 "|morse_fpga|logic_unit:main_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proc_enable logic_unit.vhd(135) " "VHDL Process Statement warning at logic_unit.vhd(135): inferring latch(es) for signal or variable \"proc_enable\", which holds its previous value in one or more paths through the process" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727532867488 "|morse_fpga|logic_unit:main_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_enable logic_unit.vhd(135) " "Inferred latch for \"proc_enable\" at logic_unit.vhd(135)" {  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532867489 "|morse_fpga|logic_unit:main_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter logic_unit:main_logic\|counter:control_counter " "Elaborating entity \"counter\" for hierarchy \"logic_unit:main_logic\|counter:control_counter\"" {  } { { "logic_unit.vhd" "control_counter" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_g logic_unit:main_logic\|register_g:curr_proc_state " "Elaborating entity \"register_g\" for hierarchy \"logic_unit:main_logic\|register_g:curr_proc_state\"" {  } { { "logic_unit.vhd" "curr_proc_state" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_g logic_unit:main_logic\|register_g:word_size_reg " "Elaborating entity \"register_g\" for hierarchy \"logic_unit:main_logic\|register_g:word_size_reg\"" {  } { { "logic_unit.vhd" "word_size_reg" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_symbol logic_unit:main_logic\|shift_symbol:shift_word_symbols " "Elaborating entity \"shift_symbol\" for hierarchy \"logic_unit:main_logic\|shift_symbol:shift_word_symbols\"" {  } { { "logic_unit.vhd" "shift_word_symbols" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_g logic_unit:main_logic\|shift_symbol:shift_word_symbols\|register_g:reg_symbols " "Elaborating entity \"register_g\" for hierarchy \"logic_unit:main_logic\|shift_symbol:shift_word_symbols\|register_g:reg_symbols\"" {  } { { "shift_symbol.vhd" "reg_symbols" { Text "C:/Users/15491959/Desktop/mrs_code/shift_symbol.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_symbol logic_unit:main_logic\|proc_symbol:main_proc " "Elaborating entity \"proc_symbol\" for hierarchy \"logic_unit:main_logic\|proc_symbol:main_proc\"" {  } { { "logic_unit.vhd" "main_proc" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867502 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable proc_symbol.vhd(66) " "VHDL Process Statement warning at proc_symbol.vhd(66): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/proc_symbol.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727532867503 "|morse_fpga|logic_unit:main_logic|proc_symbol:main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable proc_symbol.vhd(68) " "VHDL Process Statement warning at proc_symbol.vhd(68): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/proc_symbol.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727532867503 "|morse_fpga|logic_unit:main_logic|proc_symbol:main_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter logic_unit:main_logic\|proc_symbol:main_proc\|counter:sec_counter " "Elaborating entity \"counter\" for hierarchy \"logic_unit:main_logic\|proc_symbol:main_proc\|counter:sec_counter\"" {  } { { "proc_symbol.vhd" "sec_counter" { Text "C:/Users/15491959/Desktop/mrs_code/proc_symbol.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532867504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "logic_unit:main_logic\|proc_enable " "Latch logic_unit:main_logic\|proc_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "morse_fpga.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/morse_fpga.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727532867880 ""}  } { { "logic_unit.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/logic_unit.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727532867880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727532867974 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic_unit:main_logic\|proc_symbol:main_proc\|reset_counter High " "Register logic_unit:main_logic\|proc_symbol:main_proc\|reset_counter will power up to High" {  } { { "proc_symbol.vhd" "" { Text "C:/Users/15491959/Desktop/mrs_code/proc_symbol.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1727532868084 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1727532868084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727532868228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727532868228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727532868258 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727532868258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727532868258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727532868258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727532868270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 11:14:28 2024 " "Processing ended: Sat Sep 28 11:14:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727532868270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727532868270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727532868270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727532868270 ""}
