// Seed: 756354391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output tri0 id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_12;
  always_comb disable id_13;
endmodule
module module_1 #(
    parameter id_13 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_17,
      id_12,
      id_11,
      id_4,
      id_8,
      id_15,
      id_6,
      id_11,
      id_12,
      id_11,
      id_5
  );
  input wire id_2;
  input wire id_1;
  wire id_20;
  logic [id_13 : id_13] id_21;
  wire id_22;
  id_23 :
  assert property (@(id_2, posedge id_10) -1)
  else;
  logic id_24;
  ;
  wire  id_25;
  logic id_26;
endmodule
