INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Softwares/VLSI/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/VLSI/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_top glbl -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Softwares/VLSI/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_dmem_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dmem_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_dmem_o_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dmem_o_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_kh_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kh_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_wt_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_wt_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_fixed_bucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bucud_ram
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_line_bufbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_line_bufbkb_ram
INFO: [VRFC 10-311] analyzing module bin_conv_line_bufbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_old_wordbfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_old_wordbfk_ram
INFO: [VRFC 10-311] analyzing module bin_conv_old_wordbfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_word_bufbek.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_word_bufbek_ram
INFO: [VRFC 10-311] analyzing module bin_conv_word_bufbek
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/conv3x3b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv3x3b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/conv_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_word
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/encode_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/process_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_word
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_dmem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dmem_V_ram
INFO: [VRFC 10-311] analyzing module top_dmem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_kh_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kh_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_kh_mem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mul_mul_15ns_bpm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_15ns_bpm_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mul_mul_15ns_bpm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_wt_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wt_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_wt_mem_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_dmem_V_ram
Compiling module xil_defaultlib.top_dmem_V(DataWidth=64,AddressR...
Compiling module xil_defaultlib.top_wt_mem_V_ram
Compiling module xil_defaultlib.top_wt_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.top_kh_mem_V_ram
Compiling module xil_defaultlib.top_kh_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.bin_conv_line_bufbkb_ram
Compiling module xil_defaultlib.bin_conv_line_bufbkb(DataWidth=2...
Compiling module xil_defaultlib.bin_conv_fixed_bucud_ram
Compiling module xil_defaultlib.bin_conv_fixed_bucud(DataWidth=1...
Compiling module xil_defaultlib.bin_conv_word_bufbek_ram
Compiling module xil_defaultlib.bin_conv_word_bufbek(DataWidth=2...
Compiling module xil_defaultlib.bin_conv_old_wordbfk_ram
Compiling module xil_defaultlib.bin_conv_old_wordbfk(DataWidth=2...
Compiling module xil_defaultlib.conv3x3b
Compiling module xil_defaultlib.conv_word
Compiling module xil_defaultlib.process_word
Compiling module xil_defaultlib.encode_bit
Compiling module xil_defaultlib.top_mul_mul_15ns_bpm_DSP48_0
Compiling module xil_defaultlib.top_mul_mul_15ns_bpm(ID=1,NUM_ST...
Compiling module xil_defaultlib.bin_conv
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_automem_wt_i_V
Compiling module xil_defaultlib.AESL_automem_kh_i_V
Compiling module xil_defaultlib.AESL_automem_dmem_i_V
Compiling module xil_defaultlib.AESL_automem_dmem_o_V
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top
