<stg><name>filt_Pipeline_VITIS_LOOP_77_2</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp_last = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_last"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln77_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln77_1

]]></Node>
<StgValue><ssdm name="sext_ln77_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %tmp_data_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_data_2_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln77_1_cast = sext i62 %sext_ln77_1_read

]]></Node>
<StgValue><ssdm name="sext_ln77_1_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:6 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_11

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %tmp_data_2_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:10 %store_ln77 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln77 = icmp_eq  i7 %j_1, i7 99

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %j_2 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln77 = br i1 %icmp_ln77, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc.split:6 %empty_21 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="44">
<![CDATA[
for.inc.split:7 %tmp_data = extractvalue i44 %empty_21

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="44">
<![CDATA[
for.inc.split:8 %tmp_last_1 = extractvalue i44 %empty_21

]]></Node>
<StgValue><ssdm name="tmp_last_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln88 = store i32 %tmp_data, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln77 = store i7 %j_2, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:11 %store_ln77 = store i1 %tmp_last_1, i1 %tmp_last

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1">
<![CDATA[
for.end.exitStub:0 %tmp_last_load = load i1 %tmp_last

]]></Node>
<StgValue><ssdm name="tmp_last_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_out, i1 %tmp_last_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:1 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln77_1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln77"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split:5 %write_ln86 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %p_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:12 %br_ln77 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="tmp_data_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_data_2"/></StgValue>
</port>
<port id="49" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="50" name="sext_ln77_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln77_1"/></StgValue>
</port>
<port id="51" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="52" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="53" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="54" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="55" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="56" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="57" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="58" name="p_phi_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_phi_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="tmp_last" fromId="59" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_59" to="j" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_59" to="empty" fromId="59" toId="7">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln77_1_read" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="sext_ln77_1" to="sext_ln77_1_read" fromId="50" toId="8">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i32" to="tmp_data_2_read" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="tmp_data_2" to="tmp_data_2_read" fromId="48" toId="9">
</dataflow>
<dataflow id="69" from="sext_ln77_1_read" to="sext_ln77_1_cast" fromId="8" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="input_r_V_data_V" to="specaxissidechannel_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="73" from="input_r_V_keep_V" to="specaxissidechannel_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="74" from="input_r_V_strb_V" to="specaxissidechannel_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="75" from="input_r_V_user_V" to="specaxissidechannel_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="76" from="input_r_V_last_V" to="specaxissidechannel_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="77" from="input_r_V_id_V" to="specaxissidechannel_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="78" from="input_r_V_dest_V" to="specaxissidechannel_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="80" from="empty_11" to="specaxissidechannel_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="input_r_V_dest_V" to="specinterface_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="84" from="input_r_V_id_V" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="85" from="input_r_V_last_V" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="86" from="input_r_V_user_V" to="specinterface_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="87" from="input_r_V_strb_V" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="88" from="input_r_V_keep_V" to="specinterface_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="89" from="input_r_V_data_V" to="specinterface_ln0" fromId="51" toId="12">
</dataflow>
<dataflow id="91" from="empty_3" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="96" from="empty_4" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="113" from="gmem" to="specinterface_ln0" fromId="49" toId="13">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="114" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="99" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="123" from="empty_1" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="125" from="empty_2" to="specinterface_ln0" fromId="124" toId="13">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="99" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="99" toId="13">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="99" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="136" from="tmp_data_2_read" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="137" from="empty" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln77" fromId="138" toId="15">
</dataflow>
<dataflow id="140" from="j" to="store_ln77" fromId="6" toId="15">
</dataflow>
<dataflow id="141" from="j" to="j_1" fromId="6" toId="17">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="144" from="gmem" to="specbitsmap_ln0" fromId="49" toId="18">
</dataflow>
<dataflow id="145" from="j_1" to="icmp_ln77" fromId="17" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_146" to="icmp_ln77" fromId="146" toId="19">
</dataflow>
<dataflow id="148" from="j_1" to="j_2" fromId="17" toId="20">
</dataflow>
<dataflow id="150" from="StgValue_149" to="j_2" fromId="149" toId="20">
</dataflow>
<dataflow id="151" from="icmp_ln77" to="br_ln77" fromId="19" toId="21">
</dataflow>
<dataflow id="152" from="empty" to="p_load" fromId="7" toId="22">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_21" fromId="153" toId="23">
</dataflow>
<dataflow id="155" from="input_r_V_data_V" to="empty_21" fromId="51" toId="23">
</dataflow>
<dataflow id="156" from="input_r_V_keep_V" to="empty_21" fromId="52" toId="23">
</dataflow>
<dataflow id="157" from="input_r_V_strb_V" to="empty_21" fromId="53" toId="23">
</dataflow>
<dataflow id="158" from="input_r_V_user_V" to="empty_21" fromId="54" toId="23">
</dataflow>
<dataflow id="159" from="input_r_V_last_V" to="empty_21" fromId="55" toId="23">
</dataflow>
<dataflow id="160" from="input_r_V_id_V" to="empty_21" fromId="56" toId="23">
</dataflow>
<dataflow id="161" from="input_r_V_dest_V" to="empty_21" fromId="57" toId="23">
</dataflow>
<dataflow id="162" from="empty_21" to="tmp_data" fromId="23" toId="24">
</dataflow>
<dataflow id="163" from="empty_21" to="tmp_last_1" fromId="23" toId="25">
</dataflow>
<dataflow id="164" from="tmp_data" to="store_ln88" fromId="24" toId="26">
</dataflow>
<dataflow id="165" from="empty" to="store_ln88" fromId="7" toId="26">
</dataflow>
<dataflow id="166" from="j_2" to="store_ln77" fromId="20" toId="27">
</dataflow>
<dataflow id="167" from="j" to="store_ln77" fromId="6" toId="27">
</dataflow>
<dataflow id="168" from="tmp_last_1" to="store_ln77" fromId="25" toId="28">
</dataflow>
<dataflow id="169" from="tmp_last" to="store_ln77" fromId="5" toId="28">
</dataflow>
<dataflow id="170" from="gmem" to="gmem_addr" fromId="49" toId="29">
</dataflow>
<dataflow id="171" from="sext_ln77_1_cast" to="gmem_addr" fromId="10" toId="29">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecPipeline" to="specpipeline_ln77" fromId="172" toId="30">
</dataflow>
<dataflow id="174" from="StgValue_109" to="specpipeline_ln77" fromId="109" toId="30">
</dataflow>
<dataflow id="175" from="StgValue_92" to="specpipeline_ln77" fromId="92" toId="30">
</dataflow>
<dataflow id="176" from="StgValue_92" to="specpipeline_ln77" fromId="92" toId="30">
</dataflow>
<dataflow id="177" from="StgValue_92" to="specpipeline_ln77" fromId="92" toId="30">
</dataflow>
<dataflow id="178" from="empty_0" to="specpipeline_ln77" fromId="99" toId="30">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln77" fromId="179" toId="31">
</dataflow>
<dataflow id="182" from="StgValue_181" to="speclooptripcount_ln77" fromId="181" toId="31">
</dataflow>
<dataflow id="183" from="StgValue_181" to="speclooptripcount_ln77" fromId="181" toId="31">
</dataflow>
<dataflow id="184" from="StgValue_181" to="speclooptripcount_ln77" fromId="181" toId="31">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopName" to="specloopname_ln77" fromId="185" toId="32">
</dataflow>
<dataflow id="188" from="empty_14" to="specloopname_ln77" fromId="187" toId="32">
</dataflow>
<dataflow id="190" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln86" fromId="189" toId="33">
</dataflow>
<dataflow id="191" from="gmem_addr" to="write_ln86" fromId="29" toId="33">
</dataflow>
<dataflow id="192" from="p_load" to="write_ln86" fromId="22" toId="33">
</dataflow>
<dataflow id="194" from="StgValue_193" to="write_ln86" fromId="193" toId="33">
</dataflow>
<dataflow id="195" from="tmp_last" to="tmp_last_load" fromId="5" toId="35">
</dataflow>
<dataflow id="197" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="196" toId="36">
</dataflow>
<dataflow id="198" from="p_phi_out" to="write_ln0" fromId="58" toId="36">
</dataflow>
<dataflow id="199" from="tmp_last_load" to="write_ln0" fromId="35" toId="36">
</dataflow>
<dataflow id="200" from="icmp_ln77" to="StgValue_2" fromId="19" toId="2">
</dataflow>
</dataflows>


</stg>
