

================================================================
== Vivado HLS Report for 'AXIM2Mat'
================================================================
* Date:           Tue Jun 23 00:54:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      141| 10.000 ns | 1.410 us |    1|  141|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop_pixel     |        0|      140|  3 ~ 14  |          -|          -| 0 ~ 10 |    no    |
        | + loop_pixel.1  |        0|       11|         3|          1|          1| 0 ~ 10 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    495|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|     194|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     194|    621|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln178_1_fu_231_p2             |     +    |      0|  0|    8|           8|           8|
    |add_ln178_fu_226_p2               |     +    |      0|  0|    8|           8|           8|
    |col_V_fu_216_p2                   |     +    |      0|  0|   39|          32|           1|
    |row_V_fu_169_p2                   |     +    |      0|  0|   39|          32|           1|
    |trunc_ln178_2_i1_i1_fu_255_p2     |     +    |      0|  0|   10|           2|           2|
    |sub_ln178_1_fu_309_p2             |     -    |      0|  0|   15|           6|           6|
    |sub_ln178_2_fu_339_p2             |     -    |      0|  0|   15|           5|           6|
    |sub_ln178_fu_297_p2               |     -    |      0|  0|   15|           6|           6|
    |and_ln178_fu_365_p2               |    and   |      0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln174_fu_164_p2              |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln175_fu_211_p2              |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln178_fu_273_p2              |   icmp   |      0|  0|   11|           5|           5|
    |lshr_ln178_1_fu_359_p2            |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln178_fu_353_p2              |   lshr   |      0|  0|  101|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |empty_79_fu_267_p2                |    or    |      0|  0|    5|           5|           3|
    |select_ln178_1_fu_323_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln178_2_fu_331_p3          |  select  |      0|  0|    6|           1|           6|
    |select_ln178_fu_315_p3            |  select  |      0|  0|    6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    |xor_ln178_fu_303_p2               |    xor   |      0|  0|    6|           6|           5|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  495|         254|         261|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |img_cols_V_blk_n         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |img_rows_V_blk_n         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |t_V_3_reg_145            |   9|          2|   32|         64|
    |t_V_reg_134              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|   74|        151|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |cols_V_reg_380                    |  32|   0|   32|          0|
    |fb_pix_reg_428                    |   8|   0|    8|          0|
    |icmp_ln175_reg_409                |   1|   0|    1|          0|
    |icmp_ln175_reg_409_pp0_iter1_reg  |   1|   0|    1|          0|
    |row_V_reg_389                     |  32|   0|   32|          0|
    |rows_V_reg_375                    |  32|   0|   32|          0|
    |shl_ln_reg_394                    |   5|   0|    8|          3|
    |start_once_reg                    |   1|   0|    1|          0|
    |t_V_3_reg_145                     |  32|   0|   32|          0|
    |t_V_reg_134                       |  32|   0|   32|          0|
    |tmp_s_reg_404                     |   1|   0|    2|          1|
    |trunc_ln1352_1_reg_399            |   7|   0|    8|          1|
    |trunc_ln178_2_i1_i1_reg_423       |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 194|   0|  199|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_write               | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|fb_address0               | out |    5|  ap_memory |         fb        |     array    |
|fb_ce0                    | out |    1|  ap_memory |         fb        |     array    |
|fb_q0                     |  in |   32|  ap_memory |         fb        |     array    |
|img_rows_V_dout           |  in |    5|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_cols_V_dout           |  in |    5|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_rows_V_out_din        | out |    5|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_cols_V_out_din        | out |    5|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

