# do EV21.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:39 on Sep 19,2021
# vlog -work work EV21.vo 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 18:02:39 on Sep 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:39 on Sep 19,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:
# 	CPU_vlg_vec_tst
# End time: 18:02:39 on Sep 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst 
# Start time: 18:02:39 on Sep 19,2021
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000  Instance: CPU_vlg_vec_tst.i1.\inst9|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(85)
#    Time: 20 us  Iteration: 0  Instance: /CPU_vlg_vec_tst
# End time: 18:02:40 on Sep 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
