--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/FPGA-SVN/fpga/parquimetro/parquimetro.ise -intstyle ise -v 3 -s 5 -fastpaths
-xml parquimetrotop.twx parquimetrotop.ncd -o parquimetrotop.twr
parquimetrotop.pcf -ucf s3.ucf

Design file:              parquimetrotop.ncd
Physical constraint file: parquimetrotop.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a           |    1.673(R)|    0.886(R)|clk_BUFGP         |   0.000|
b           |    1.074(R)|    0.613(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
an<0>        |   10.870(R)|clk_BUFGP         |   0.000|
an<1>        |   10.415(R)|clk_BUFGP         |   0.000|
an<2>        |    9.864(R)|clk_BUFGP         |   0.000|
an<3>        |   10.417(R)|clk_BUFGP         |   0.000|
count_sseg<0>|   10.306(R)|clk_BUFGP         |   0.000|
count_sseg<1>|   10.830(R)|clk_BUFGP         |   0.000|
count_sseg<2>|    9.978(R)|clk_BUFGP         |   0.000|
count_sseg<3>|   10.026(R)|clk_BUFGP         |   0.000|
count_sseg<4>|    9.564(R)|clk_BUFGP         |   0.000|
count_sseg<5>|   11.197(R)|clk_BUFGP         |   0.000|
count_sseg<6>|   12.052(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.564|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 05 13:13:48 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 76 MB



