# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_C10,7,B7_N0,3.3-V LVTTL,,,,,
display_1[6],Output,PIN_C17,7,B7_N0,3.3-V LVTTL,,,,,
display_1[5],Output,PIN_D17,7,B7_N0,3.3-V LVTTL,,,,,
display_1[4],Output,PIN_E16,7,B7_N0,3.3-V LVTTL,,,,,
display_1[3],Output,PIN_C16,7,B7_N0,3.3-V LVTTL,,,,,
display_1[2],Output,PIN_C15,7,B7_N0,3.3-V LVTTL,,,,,
display_1[1],Output,PIN_E15,7,B7_N0,3.3-V LVTTL,,,,,
display_1[0],Output,PIN_C14,7,B7_N0,3.3-V LVTTL,,,,,
display_2[6],Output,PIN_B17,7,B7_N0,3.3-V LVTTL,,,,,
display_2[5],Output,PIN_A18,7,B7_N0,3.3-V LVTTL,,,,,
display_2[4],Output,PIN_A17,7,B7_N0,3.3-V LVTTL,,,,,
display_2[3],Output,PIN_B16,7,B7_N0,3.3-V LVTTL,,,,,
display_2[2],Output,PIN_E18,6,B6_N0,3.3-V LVTTL,,,,,
display_2[1],Output,PIN_D18,6,B6_N0,3.3-V LVTTL,,,,,
display_2[0],Output,PIN_C18,7,B7_N0,3.3-V LVTTL,,,,,
display_3[6],Output,PIN_B22,6,B6_N0,3.3-V LVTTL,,,,,
display_3[5],Output,PIN_C22,6,B6_N0,3.3-V LVTTL,,,,,
display_3[4],Output,PIN_B21,6,B6_N0,3.3-V LVTTL,,,,,
display_3[3],Output,PIN_A21,6,B6_N0,3.3-V LVTTL,,,,,
display_3[2],Output,PIN_B19,7,B7_N0,3.3-V LVTTL,,,,,
display_3[1],Output,PIN_A20,7,B7_N0,3.3-V LVTTL,,,,,
display_3[0],Output,PIN_B20,6,B6_N0,3.3-V LVTTL,,,,,
display_4[6],Output,PIN_E17,6,B6_N0,3.3-V LVTTL,,,,,
display_4[5],Output,PIN_D19,6,B6_N0,3.3-V LVTTL,,,,,
display_4[4],Output,PIN_C20,6,B6_N0,3.3-V LVTTL,,,,,
display_4[3],Output,PIN_C19,7,B7_N0,3.3-V LVTTL,,,,,
display_4[2],Output,PIN_E21,6,B6_N0,3.3-V LVTTL,,,,,
display_4[1],Output,PIN_E22,6,B6_N0,3.3-V LVTTL,,,,,
display_4[0],Output,PIN_F21,6,B6_N0,3.3-V LVTTL,,,,,
display_5[6],Output,PIN_F20,6,B6_N0,3.3-V LVTTL,,,,,
display_5[5],Output,PIN_F19,6,B6_N0,3.3-V LVTTL,,,,,
display_5[4],Output,PIN_H19,6,B6_N0,3.3-V LVTTL,,,,,
display_5[3],Output,PIN_J18,6,B6_N0,3.3-V LVTTL,,,,,
display_5[2],Output,PIN_E19,6,B6_N0,3.3-V LVTTL,,,,,
display_5[1],Output,PIN_E20,6,B6_N0,3.3-V LVTTL,,,,,
display_5[0],Output,PIN_F18,6,B6_N0,3.3-V LVTTL,,,,,
display_6[6],Output,PIN_N20,6,B6_N0,3.3-V LVTTL,,,,,
display_6[5],Output,PIN_N19,6,B6_N0,3.3-V LVTTL,,,,,
display_6[4],Output,PIN_M20,6,B6_N0,3.3-V LVTTL,,,,,
display_6[3],Output,PIN_N18,6,B6_N0,3.3-V LVTTL,,,,,
display_6[2],Output,PIN_L18,6,B6_N0,3.3-V LVTTL,,,,,
display_6[1],Output,PIN_K20,6,B6_N0,3.3-V LVTTL,,,,,
display_6[0],Output,PIN_J20,6,B6_N0,3.3-V LVTTL,,,,,
leds[9],Output,PIN_B11,7,B7_N0,3.3-V LVTTL,,,,,
leds[8],Output,PIN_A11,7,B7_N0,3.3-V LVTTL,,,,,
leds[7],Output,PIN_D14,7,B7_N0,3.3-V LVTTL,,,,,
leds[6],Output,PIN_E14,7,B7_N0,3.3-V LVTTL,,,,,
leds[5],Output,PIN_C13,7,B7_N0,3.3-V LVTTL,,,,,
leds[4],Output,PIN_D13,7,B7_N0,3.3-V LVTTL,,,,,
leds[3],Output,PIN_B10,7,B7_N0,3.3-V LVTTL,,,,,
leds[2],Output,PIN_A10,7,B7_N0,3.3-V LVTTL,,,,,
leds[1],Output,PIN_A9,7,B7_N0,3.3-V LVTTL,,,,,
leds[0],Output,PIN_A8,7,B7_N0,3.3-V LVTTL,,,,,
rst,Input,PIN_C11,7,B7_N0,3.3-V LVTTL,,,,,