Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 16:28:35 2017
| Host         : DESKTOP-OAHKD4V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_module_control_sets_placed.rpt
| Design       : vga_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           25 |
| No           | No                    | Yes                    |              26 |           12 |
| No           | Yes                   | No                     |              85 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             121 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                     | DEB_But1/synch_counter[3]_i_1__14_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_But2/synch_counter[3]_i_1__15_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw0/synch_counter[3]_i_1_n_0      |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw4/synch_counter[3]_i_1__3_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw5/synch_counter[3]_i_1__4_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw6/synch_counter[3]_i_1__5_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw7/synch_counter[3]_i_1__6_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw11/synch_counter[3]_i_1__10_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw1/synch_counter[3]_i_1__0_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw12/synch_counter[3]_i_1__11_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw9/synch_counter[3]_i_1__8_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw14/synch_counter[3]_i_1__13_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw8/synch_counter[3]_i_1__7_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw10/synch_counter[3]_i_1__9_n_0  |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw2/synch_counter[3]_i_1__1_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw3/synch_counter[3]_i_1__2_n_0   |                1 |              5 |
|  clk_IBUF_BUFG |                                                     | DEB_Sw13/synch_counter[3]_i_1__12_n_0 |                1 |              5 |
|  clk_IBUF_BUFG | STRIPES_DFF/q                                       | buttons_IBUF[0]                       |                3 |              8 |
|  clk_IBUF_BUFG | DEB_But1/E[0]                                       | buttons_IBUF[0]                       |                3 |              9 |
|  clk_IBUF_BUFG | BOX/Letter_loc_x                                    | buttons_IBUF[0]                       |                4 |             10 |
|  clk_IBUF_BUFG | BOX/Letter_loc_y                                    | buttons_IBUF[0]                       |                4 |             10 |
|  clk_IBUF_BUFG | BOX/box_loc_x                                       | buttons_IBUF[0]                       |                4 |             10 |
|  clk_IBUF_BUFG | BOX/box_loc_y                                       | buttons_IBUF[0]                       |                4 |             10 |
|  clk_IBUF_BUFG | DIVIDER/kiloHzClock/E[0]                            | buttons_IBUF[0]                       |                3 |             10 |
|  clk_IBUF_BUFG | DIVIDER/megaHzClock_25MHz/i_pixel_clk               | buttons_IBUF[0]                       |                2 |             11 |
|  clk_IBUF_BUFG | DIVIDER/megaHzClock_25MHz/current_ver_pos_reg[0][0] | buttons_IBUF[0]                       |                4 |             11 |
|  clk_IBUF_BUFG |                                                     | buttons_IBUF[0]                       |               12 |             26 |
|  clk_IBUF_BUFG | DIVIDER/megaHzClock_25MHz/count_pixels_reg[0]       | buttons_IBUF[0]                       |                8 |             32 |
|  clk_IBUF_BUFG |                                                     |                                       |               25 |             34 |
+----------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                    17 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     5 |
| 11     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


