// Seed: 420659848
module module_0 (
    input id_2,
    input logic id_3,
    output reg id_4,
    input id_5,
    output id_6,
    output logic id_7
);
  if (id_4) begin
    always id_4 <= 1;
  end
  type_11(
      .id_0(id_5), .id_1(id_6), .id_2({id_4, 1, 1}), .id_3(1)
  ); type_12(
      .id_0(id_5), .id_1(1)
  );
endmodule
module module_1;
  logic id_1, id_2;
  type_11 id_3 (
      'b0,
      1'b0,
      id_2
  );
  logic id_4, id_5;
  logic id_6, id_7, id_8;
  assign id_4 = id_6;
  assign id_4 = id_8;
  initial id_5 = id_8 <= 1;
  logic id_9;
endmodule
