//
// File created by:  xrun
// Do not modify this file
//
/home/IC/Study-Verilog-step-by-step/cad_study/lab6-ctrl/controller.v
/home/IC/Study-Verilog-step-by-step/cad_study/lab6-ctrl/controller_test.v
