<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../dvid_serdes.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dvid_serdes.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dvid_serdes.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dvid_serdes.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dvid_serdes.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dvid_serdes.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dvid_serdes.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dvid_serdes.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dvid_serdes.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dvid_serdes.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dvid_serdes.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dvid_serdes.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dvid_serdes.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dvid_serdes.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dvid_serdes.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dvid_serdes.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dvid_serdes.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dvid_serdes.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dvid_serdes.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dvid_serdes.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dvid_serdes.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dvid_serdes.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dvid_serdes.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dvid_serdes.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dvid_serdes_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dvid_serdes_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dvid_serdes_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dvid_serdes_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dvid_serdes_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dvid_serdes_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvid_serdes_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvid_serdes_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dvid_serdes_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dvid_serdes_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvid_serdes_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dvid_serdes_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dvid_serdes_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dvid_serdes_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvid_serdes_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1413134029" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413134029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413134029" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6964245664592015725" xil_pn:start_ts="1413134029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415725223" xil_pn:in_ck="-4381255620038374759" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7469373546603078140" xil_pn:start_ts="1415725223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/tmds_out_fifo.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/tmds_out_fifo.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413134030" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8424003530486257583" xil_pn:start_ts="1413134030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415725223" xil_pn:in_ck="2992517128410052648" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1415725223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415725223" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5533100025342799950" xil_pn:start_ts="1415725223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415725239" xil_pn:in_ck="1221819930950353462" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4602915582262508317" xil_pn:start_ts="1415725223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dvid_serdes.lso"/>
      <outfile xil_pn:name="dvid_serdes.ngc"/>
      <outfile xil_pn:name="dvid_serdes.ngr"/>
      <outfile xil_pn:name="dvid_serdes.prj"/>
      <outfile xil_pn:name="dvid_serdes.stx"/>
      <outfile xil_pn:name="dvid_serdes.syr"/>
      <outfile xil_pn:name="dvid_serdes.xst"/>
      <outfile xil_pn:name="dvid_serdes_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1415724803" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5290477940158271228" xil_pn:start_ts="1415724803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415725244" xil_pn:in_ck="-6930677964352653935" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1296999606510074449" xil_pn:start_ts="1415725239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dvid_serdes.bld"/>
      <outfile xil_pn:name="dvid_serdes.ngd"/>
      <outfile xil_pn:name="dvid_serdes_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1415725264" xil_pn:in_ck="4562005077288232075" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4970266387953126887" xil_pn:start_ts="1415725244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dvid_serdes.pcf"/>
      <outfile xil_pn:name="dvid_serdes_map.map"/>
      <outfile xil_pn:name="dvid_serdes_map.mrp"/>
      <outfile xil_pn:name="dvid_serdes_map.ncd"/>
      <outfile xil_pn:name="dvid_serdes_map.ngm"/>
      <outfile xil_pn:name="dvid_serdes_map.xrpt"/>
      <outfile xil_pn:name="dvid_serdes_summary.xml"/>
      <outfile xil_pn:name="dvid_serdes_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1415725284" xil_pn:in_ck="5840862844708798756" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1415725264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dvid_serdes.ncd"/>
      <outfile xil_pn:name="dvid_serdes.pad"/>
      <outfile xil_pn:name="dvid_serdes.par"/>
      <outfile xil_pn:name="dvid_serdes.ptwx"/>
      <outfile xil_pn:name="dvid_serdes.unroutes"/>
      <outfile xil_pn:name="dvid_serdes.xpi"/>
      <outfile xil_pn:name="dvid_serdes_pad.csv"/>
      <outfile xil_pn:name="dvid_serdes_pad.txt"/>
      <outfile xil_pn:name="dvid_serdes_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1415725298" xil_pn:in_ck="2053755334698797057" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1415725284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dvid_serdes.bgn"/>
      <outfile xil_pn:name="dvid_serdes.bit"/>
      <outfile xil_pn:name="dvid_serdes.drc"/>
      <outfile xil_pn:name="dvid_serdes.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1415724989" xil_pn:in_ck="2053755334698784203" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1415724858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1415725284" xil_pn:in_ck="4562005077288231943" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1415725278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dvid_serdes.twr"/>
      <outfile xil_pn:name="dvid_serdes.twx"/>
    </transform>
  </transforms>

</generated_project>
