{"name":"Info","rows":[
{"classes":["info-table"],"data":["hpl_torus_IEC"],"name":"Project Name"},
{"data":["Stratix 10, 1SG280LU3F50E1VGS1, bitt_s10_pcie:p520_max_sg280h"],"name":"Target Family, Device, Board"},
{"data":["19.4.0 Build 64"],"name":"AOC Version"},
{"data":["19.4.0 Build 64 Pro"],"name":"Quartus Version"},
{"data":["aoc /work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_IEC_B9_SB3_R5_s1_ni/src/device/hpl_torus_IEC_replicated_intel.cl -DINTEL_FPGA -I/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_IEC_B9_SB3_R5_s1_ni/src/common/ -I/work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/HPCC_FPGA/LINPACK/src/device -fpc -fp-relaxed -global-ring -no-interleaving=default -seed=1 -board=p520_max_sg280h -o /work/CCUSC/mellich/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/19.4-Nallatech_520N_IEC_B9_SB3_R5_s1_ni/src/device/hpl_torus_IEC.aocx"],"name":"Command"},
{"data":["Fri Nov  5 05:37:05 2021"],"name":"Reports Generated At"}
]}