// Seed: 1307985584
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  logic id_3;
  defparam id_4.id_5 = 1;
  always @(posedge 1) begin
    if (id_1) begin
      id_4 = id_4;
    end
  end
endmodule
