#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Sep 17 16:36:34 2025
# Process ID         : 1166462
# Current directory  : /home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.runs/design_1_top_FPMult_Test_0_1_synth_1
# Command line       : vivado -log design_1_top_FPMult_Test_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_FPMult_Test_0_1.tcl
# Log file           : /home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.runs/design_1_top_FPMult_Test_0_1_synth_1/design_1_top_FPMult_Test_0_1.vds
# Journal file       : /home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.runs/design_1_top_FPMult_Test_0_1_synth_1/vivado.jou
# Running On         : OASIS2
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Xeon(R) CPU E5-1620 v4 @ 3.50GHz
# CPU Frequency      : 2993.461 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 33573 MB
# Swap memory        : 8589 MB
# Total Virtual      : 42163 MB
# Available Virtual  : 25654 MB
#-----------------------------------------------------------
source design_1_top_FPMult_Test_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_top_FPMult_Test_0_1 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1166594
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.926 ; gain = 440.797 ; free physical = 5453 ; free virtual = 23119
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_FPMult_Test_0_1' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/bd/design_1/ip/design_1_top_FPMult_Test_0_1/synth/design_1_top_FPMult_Test_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'top_FPMult_Test' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:41]
	Parameter EXP_WIDTH bound to: 5 - type: integer 
	Parameter MANT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FPMult16' declared at '/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:208' bound to instance 'uut' of component 'FPMult16' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FPMult16' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:215]
INFO: [Synth 8-3491] module 'IntMultiplier_11x11_22_Freq100_uid5' declared at '/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:118' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_11x11_22_Freq100_uid5' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:282]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_11x11_22_Freq100_uid5' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_11x11_22_Freq100_uid5' (0#1) [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:125]
INFO: [Synth 8-3491] module 'IntAdder_17_Freq100_uid9' declared at '/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:168' bound to instance 'RoundingAdder' of component 'IntAdder_17_Freq100_uid9' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:303]
INFO: [Synth 8-638] synthesizing module 'IntAdder_17_Freq100_uid9' [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_17_Freq100_uid9' (0#1) [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'FPMult16' (0#1) [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'top_FPMult_Test' (0#1) [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/new/Top_FPMult_100MHZ.vhd:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_FPMult_Test_0_1' (0#1) [/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.srcs/sources_1/bd/design_1/ip/design_1_top_FPMult_Test_0_1/synth/design_1_top_FPMult_Test_0_1.v:53]
WARNING: [Synth 8-7129] Port clk in module IntAdder_17_Freq100_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplier_11x11_22_Freq100_uid5 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.863 ; gain = 517.734 ; free physical = 5352 ; free virtual = 23019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.676 ; gain = 535.547 ; free physical = 5352 ; free virtual = 23019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.676 ; gain = 535.547 ; free physical = 5352 ; free virtual = 23019
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.676 ; gain = 0.000 ; free physical = 5352 ; free virtual = 23019
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.414 ; gain = 0.000 ; free physical = 5360 ; free virtual = 23026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2420.449 ; gain = 0.000 ; free physical = 5359 ; free virtual = 23026
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2420.449 ; gain = 653.320 ; free physical = 5422 ; free virtual = 23089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.418 ; gain = 661.289 ; free physical = 5422 ; free virtual = 23089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.418 ; gain = 661.289 ; free physical = 5422 ; free virtual = 23089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.418 ; gain = 661.289 ; free physical = 5440 ; free virtual = 23108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   4 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/uut/SignificandMultiplication/RR, operation Mode is: A*B.
DSP Report: operator inst/uut/SignificandMultiplication/RR is absorbed into DSP inst/uut/SignificandMultiplication/RR.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2428.418 ; gain = 661.289 ; free physical = 5461 ; free virtual = 23128
---------------------------------------------------------------------------------
 Sort Area is  inst/uut/SignificandMultiplication/RR_0 : 0 0 : 863 863 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|IntMultiplier_11x11_22_Freq100_uid5 | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2505.418 ; gain = 738.289 ; free physical = 5259 ; free virtual = 22927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2505.418 ; gain = 738.289 ; free physical = 5259 ; free virtual = 22927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2514.434 ; gain = 747.305 ; free physical = 5251 ; free virtual = 22919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|IntMultiplier_11x11_22_Freq100_uid5 | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     1|
|3     |LUT2    |     5|
|4     |LUT3    |    11|
|5     |LUT4    |     2|
|6     |LUT5    |     2|
|7     |LUT6    |     5|
|8     |FDCE    |    49|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.246 ; gain = 923.117 ; free physical = 4780 ; free virtual = 22448
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2690.246 ; gain = 805.344 ; free physical = 4772 ; free virtual = 22440
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2690.254 ; gain = 923.117 ; free physical = 4772 ; free virtual = 22440
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.254 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22432
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.273 ; gain = 0.000 ; free physical = 4670 ; free virtual = 22338
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 29e9d077
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2746.309 ; gain = 1138.297 ; free physical = 4670 ; free virtual = 22338
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1869.912; main = 1869.912; forked = 274.877
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3392.332; main = 2746.277; forked = 963.910
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.285 ; gain = 0.000 ; free physical = 4670 ; free virtual = 22338
INFO: [Common 17-1381] The checkpoint '/home/intern/Downloads/Nexys-A7-100T-DMA-Audio-2018.2-1/vivado_proj_debug/Nexys-A7-100T-DMA-Audio.runs/design_1_top_FPMult_Test_0_1_synth_1/design_1_top_FPMult_Test_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_top_FPMult_Test_0_1_utilization_synth.rpt -pb design_1_top_FPMult_Test_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 17 16:37:18 2025...
