Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: generazione_valori_RSA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "generazione_valori_RSA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "generazione_valori_RSA"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : generazione_valori_RSA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/RSA/half_adder.vhd" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/full_adder.vhd" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/ripple_carry_adder.vhd" in Library work.
Architecture structural of Entity ripple_carry_adder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/latch_d_en.vhd" in Library work.
Architecture behavioral of Entity latch_d_en is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/serial_div_restoring.vhd" in Library work.
Architecture behavioral of Entity serial_div_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/shifter_a_sinistra.vhd" in Library work.
Architecture structural of Entity shifter_a_sinistra is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/add_sub.vhd" in Library work.
Architecture structural of Entity add_sub is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/Serial_Booth_PC_Moore.vhd" in Library work.
Architecture behavioral of Entity serial_booth_pc_moore is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/boundary_scan_chain.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/counter_2n_down.vhd" in Library work.
Architecture behavioral of Entity counter_2n_down is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/Booth_multiplier.vhd" in Library work.
Architecture structural of Entity booth_multiplier is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/divisore_restoring.vhd" in Library work.
Architecture structural of Entity divisore_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/mod_exp_gestore.vhd" in Library work.
Architecture behavioral of Entity mod_exp_gestore is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/funzione_hash_moltiplicazione.vhd" in Library work.
Architecture behavioral of Entity funzione_hash_moltiplicazione is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/mod_exp.vhd" in Library work.
Architecture behavioral of Entity mod_exp is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/gestore_generatore_valori_RSA.vhd" in Library work.
Architecture behavioral of Entity gestore_generatore_valori_rsa is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/generazione_valori_RSA.vhd" in Library work.
Architecture behavioral of Entity generazione_valori_rsa is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <generazione_valori_RSA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <funzione_hash_moltiplicazione> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mod_exp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gestore_generatore_valori_RSA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <counter_2n_down> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <divisore_restoring> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <mod_exp_gestore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <serial_div_restoring> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 6

Analyzing hierarchy for entity <shifter_a_sinistra> in library <work> (architecture <structural>) with generics.
	n = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 128

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <generazione_valori_RSA> in library <work> (Architecture <behavioral>).
Entity <generazione_valori_RSA> analyzed. Unit <generazione_valori_RSA> generated.

Analyzing generic Entity <edge_triggered_d_n.1> in library <work> (Architecture <behavioral>).
	width = 8
Entity <edge_triggered_d_n.1> analyzed. Unit <edge_triggered_d_n.1> generated.

Analyzing generic Entity <Booth_multiplier> in library <work> (Architecture <structural>).
	width = 32
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 111: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 112: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 115: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 115: Unconnected output port 'overflow' of component 'add_sub'.
Entity <Booth_multiplier> analyzed. Unit <Booth_multiplier> generated.

Analyzing Entity <Serial_Booth_PC_Moore> in library <work> (Architecture <behavioral>).
Entity <Serial_Booth_PC_Moore> analyzed. Unit <Serial_Booth_PC_Moore> generated.

Analyzing generic Entity <contatore_modulo_2n.1> in library <work> (Architecture <behavioral>).
	width = 5
Entity <contatore_modulo_2n.1> analyzed. Unit <contatore_modulo_2n.1> generated.

Analyzing generic Entity <boundary_scan_chain.1> in library <work> (Architecture <structural>).
	n = 33
Entity <boundary_scan_chain.1> analyzed. Unit <boundary_scan_chain.1> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <boundary_scan_chain.2> in library <work> (Architecture <structural>).
	n = 32
Entity <boundary_scan_chain.2> analyzed. Unit <boundary_scan_chain.2> generated.

Analyzing generic Entity <add_sub.1> in library <work> (Architecture <structural>).
	width = 32
Entity <add_sub.1> analyzed. Unit <add_sub.1> generated.

Analyzing generic Entity <ripple_carry_adder.1> in library <work> (Architecture <structural>).
	width = 32
Entity <ripple_carry_adder.1> analyzed. Unit <ripple_carry_adder.1> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing generic Entity <latch_d_en.3> in library <work> (Architecture <behavioral>).
	width = 64
Entity <latch_d_en.3> analyzed. Unit <latch_d_en.3> generated.

Analyzing generic Entity <latch_d_en.1> in library <work> (Architecture <behavioral>).
	width = 32
Entity <latch_d_en.1> analyzed. Unit <latch_d_en.1> generated.

Analyzing Entity <funzione_hash_moltiplicazione> in library <work> (Architecture <behavioral>).
Entity <funzione_hash_moltiplicazione> analyzed. Unit <funzione_hash_moltiplicazione> generated.

Analyzing generic Entity <edge_triggered_d_n.2> in library <work> (Architecture <behavioral>).
	width = 32
Entity <edge_triggered_d_n.2> analyzed. Unit <edge_triggered_d_n.2> generated.

Analyzing generic Entity <latch_d_en.2> in library <work> (Architecture <behavioral>).
	width = 1
Entity <latch_d_en.2> analyzed. Unit <latch_d_en.2> generated.

Analyzing Entity <mod_exp> in library <work> (Architecture <behavioral>).
Entity <mod_exp> analyzed. Unit <mod_exp> generated.

Analyzing generic Entity <counter_2n_down> in library <work> (Architecture <behavioral>).
	width = 5
Entity <counter_2n_down> analyzed. Unit <counter_2n_down> generated.

Analyzing generic Entity <latch_d_en.4> in library <work> (Architecture <behavioral>).
	width = 64
Entity <latch_d_en.4> analyzed. Unit <latch_d_en.4> generated.

Analyzing generic Entity <latch_d_en.5> in library <work> (Architecture <behavioral>).
	width = 2
Entity <latch_d_en.5> analyzed. Unit <latch_d_en.5> generated.

Analyzing generic Entity <divisore_restoring> in library <work> (Architecture <structural>).
	width = 64
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 112: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 113: Unconnected output port 'scan_out' of component 'shifter_a_sinistra'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 116: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 116: Unconnected output port 'overflow' of component 'add_sub'.
Entity <divisore_restoring> analyzed. Unit <divisore_restoring> generated.

Analyzing Entity <serial_div_restoring> in library <work> (Architecture <behavioral>).
Entity <serial_div_restoring> analyzed. Unit <serial_div_restoring> generated.

Analyzing generic Entity <contatore_modulo_2n.2> in library <work> (Architecture <behavioral>).
	width = 6
Entity <contatore_modulo_2n.2> analyzed. Unit <contatore_modulo_2n.2> generated.

Analyzing generic Entity <shifter_a_sinistra> in library <work> (Architecture <structural>).
	n = 64
Entity <shifter_a_sinistra> analyzed. Unit <shifter_a_sinistra> generated.

Analyzing generic Entity <add_sub.2> in library <work> (Architecture <structural>).
	width = 64
Entity <add_sub.2> analyzed. Unit <add_sub.2> generated.

Analyzing generic Entity <ripple_carry_adder.2> in library <work> (Architecture <structural>).
	width = 64
Entity <ripple_carry_adder.2> analyzed. Unit <ripple_carry_adder.2> generated.

Analyzing generic Entity <latch_d_en.7> in library <work> (Architecture <behavioral>).
	width = 128
Entity <latch_d_en.7> analyzed. Unit <latch_d_en.7> generated.

Analyzing Entity <mod_exp_gestore> in library <work> (Architecture <behavioral>).
Entity <mod_exp_gestore> analyzed. Unit <mod_exp_gestore> generated.

Analyzing generic Entity <latch_d_en.6> in library <work> (Architecture <behavioral>).
	width = 32
Entity <latch_d_en.6> analyzed. Unit <latch_d_en.6> generated.

Analyzing Entity <gestore_generatore_valori_RSA> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <en_correct> in unit <gestore_generatore_valori_RSA> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <gestore_generatore_valori_RSA> analyzed. Unit <gestore_generatore_valori_RSA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <edge_triggered_d_n_1>.
    Related source file is "/media/sf_ASE/RSA/edge_triggered_d_n.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <edge_triggered_d_n_1> synthesized.


Synthesizing Unit <latch_d_en_1>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <latch_d_en_1> synthesized.


Synthesizing Unit <funzione_hash_moltiplicazione>.
    Related source file is "/media/sf_ASE/RSA/funzione_hash_moltiplicazione.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <number_of_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <shifted_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shifted_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <result_product> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <product<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <product<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <moltiplicatore<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <finished>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <dato_hashed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 64-bit latch for signal <product>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x32-bit multiplier for signal <product$mult0000> created at line 123.
    Summary:
	inferred   1 Multiplier(s).
Unit <funzione_hash_moltiplicazione> synthesized.


Synthesizing Unit <edge_triggered_d_n_2>.
    Related source file is "/media/sf_ASE/RSA/edge_triggered_d_n.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <edge_triggered_d_n_2> synthesized.


Synthesizing Unit <latch_d_en_2>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <latch_d_en_2> synthesized.


Synthesizing Unit <gestore_generatore_valori_RSA>.
    Related source file is "/media/sf_ASE/RSA/gestore_generatore_valori_RSA.vhd".
WARNING:Xst:1305 - Output <correct> is never assigned. Tied to value 0.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <en_h>.
    Found 1-bit register for signal <en_n>.
    Found 1-bit register for signal <check_exp<0>>.
    Found 1-bit register for signal <reset_exp>.
    Found 1-bit register for signal <check_hash<0>>.
    Found 1-bit register for signal <en_pr>.
    Found 1-bit register for signal <en_pu>.
    Found 1-bit register for signal <reset_hash>.
    Found 1-bit register for signal <en_exp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
Unit <gestore_generatore_valori_RSA> synthesized.


Synthesizing Unit <Serial_Booth_PC_Moore>.
    Related source file is "/media/sf_ASE/RSA/Serial_Booth_PC_Moore.vhd".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Serial_Booth_PC_Moore> synthesized.


Synthesizing Unit <contatore_modulo_2n_1>.
    Related source file is "/media/sf_ASE/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_1> synthesized.


Synthesizing Unit <latch_d_en_3>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d_en_3> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/RSA/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/RSA/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <counter_2n_down>.
    Related source file is "/media/sf_ASE/RSA/counter_2n_down.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit down counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_2n_down> synthesized.


Synthesizing Unit <latch_d_en_4>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d_en_4> synthesized.


Synthesizing Unit <latch_d_en_5>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <latch_d_en_5> synthesized.


Synthesizing Unit <mod_exp_gestore>.
    Related source file is "/media/sf_ASE/RSA/mod_exp_gestore.vhd".
WARNING:Xst:647 - Input <base> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <finish> equivalent to <en_res> has been removed
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <reset_m>.
    Found 2-bit register for signal <val_mul>.
    Found 1-bit register for signal <en_res>.
    Found 1-bit register for signal <reset_div>.
    Found 1-bit register for signal <en_v_m>.
    Found 1-bit register for signal <en_div>.
    Found 64-bit register for signal <d_res>.
    Found 1-bit register for signal <en_d>.
    Found 1-bit register for signal <en_m>.
    Found 1-bit register for signal <en_o>.
    Found 64-bit comparator greatequal for signal <current_state$cmp_ge0000> created at line 106.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mod_exp_gestore> synthesized.


Synthesizing Unit <latch_d_en_6>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <latch_d_en_6> synthesized.


Synthesizing Unit <serial_div_restoring>.
    Related source file is "/media/sf_ASE/RSA/serial_div_restoring.vhd".
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <serial_div_restoring> synthesized.


Synthesizing Unit <contatore_modulo_2n_2>.
    Related source file is "/media/sf_ASE/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_2> synthesized.


Synthesizing Unit <latch_d_en_7>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 128-bit register for signal <q>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <latch_d_en_7> synthesized.


Synthesizing Unit <boundary_scan_chain_1>.
    Related source file is "/media/sf_ASE/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <scelta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q<32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_1> synthesized.


Synthesizing Unit <boundary_scan_chain_2>.
    Related source file is "/media/sf_ASE/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <scelta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_2> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/RSA/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <shifter_a_sinistra>.
    Related source file is "/media/sf_ASE/RSA/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<63>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shifter_a_sinistra> synthesized.


Synthesizing Unit <ripple_carry_adder_1>.
    Related source file is "/media/sf_ASE/RSA/ripple_carry_adder.vhd".
Unit <ripple_carry_adder_1> synthesized.


Synthesizing Unit <ripple_carry_adder_2>.
    Related source file is "/media/sf_ASE/RSA/ripple_carry_adder.vhd".
Unit <ripple_carry_adder_2> synthesized.


Synthesizing Unit <add_sub_1>.
    Related source file is "/media/sf_ASE/RSA/add_sub.vhd".
    Found 32-bit xor2 for signal <b_add_sub>.
Unit <add_sub_1> synthesized.


Synthesizing Unit <add_sub_2>.
    Related source file is "/media/sf_ASE/RSA/add_sub.vhd".
    Found 64-bit xor2 for signal <b_add_sub>.
Unit <add_sub_2> synthesized.


Synthesizing Unit <Booth_multiplier>.
    Related source file is "/media/sf_ASE/RSA/Booth_multiplier.vhd".
Unit <Booth_multiplier> synthesized.


Synthesizing Unit <divisore_restoring>.
    Related source file is "/media/sf_ASE/RSA/divisore_restoring.vhd".
WARNING:Xst:646 - Signal <quoz<63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <divisore_restoring> synthesized.


Synthesizing Unit <mod_exp>.
    Related source file is "/media/sf_ASE/RSA/mod_exp.vhd".
WARNING:Xst:1780 - Signal <rema> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <module<63:32>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <hit_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_v<127:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 32-to-1 multiplexer for signal <exp_bit>.
    Found 32-bit 4-to-1 multiplexer for signal <val_mul1>.
    Found 32-bit 4-to-1 multiplexer for signal <val_mul2>.
    Summary:
	inferred  65 Multiplexer(s).
Unit <mod_exp> synthesized.


Synthesizing Unit <generazione_valori_RSA>.
    Related source file is "/media/sf_ASE/RSA/generazione_valori_RSA.vhd".
WARNING:Xst:653 - Signal <qval<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:653 - Signal <pval<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <n_prod<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <msg_1<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <m_e_e<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <en_correct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <e_val<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <d_val<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <correct1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator equal for signal <correct_0$cmp_eq0000> created at line 162.
    Summary:
	inferred   1 Comparator(s).
Unit <generazione_valori_RSA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Counters                                             : 4
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 303
 1-bit register                                        : 285
 128-bit register                                      : 1
 2-bit register                                        : 2
 32-bit register                                       : 8
 64-bit register                                       : 5
 8-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 1
 32-bit latch                                          : 1
 64-bit latch                                          : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 64-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 384
 1-bit xor2                                            : 384

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <m_e_exp/div/cu/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 init   | 001
 sub    | 010
 set_1  | 110
 shift  | 011
 shift1 | 111
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <m_e_exp/m_e_g/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 mol_d         | 0001
 wait_mol      | 0011
 modular       | 0010
 wait_modular  | 0110
 check_exp     | 0111
 mol_base      | 0101
 wait_mol_base | 1101
 modular1      | 1111
 wait_modular1 | 1110
 count         | 0100
 wait_d        | 1100
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <m_e_exp/mul/cu/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
Optimizing FSM <n_calc/cu/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 getseq | 011
 init   | 001
 inits  | 010
 shift  | 110
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <g_g_v_rsa/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000
 calc_n       | 0001
 wait_n       | 0011
 hashing      | 0010
 wait_hashing | 0110
 calc_pr      | 0111
 wait_pr      | 0101
 calc_pu      | 1100
 wait_pu      | 1101
 res_exp      | 0100
 check_msg    | 1110
 wait_check   | 1010
 check        | 1011
 res_h        | 1111
--------------------------
WARNING:Xst:1710 - FF/Latch <q_37> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_36> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_35> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_34> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_33> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_32> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_14> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_13> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_12> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_11> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_10> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_8> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_1> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_14> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_13> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_12> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_63> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_62> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_61> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_60> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_59> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_58> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_57> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_56> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_55> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_54> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_53> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_52> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_51> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_50> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_49> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_48> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_47> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_46> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_45> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_44> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_43> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_42> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_41> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_40> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_39> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_38> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_31> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_30> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_29> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_28> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_27> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_26> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_25> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_24> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_23> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_22> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_21> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_20> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_19> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_18> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_17> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_16> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_14> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_13> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_12> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_11> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_10> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_8> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_11> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_10> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_8> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_1> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_32> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_33> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_34> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_35> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_36> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_37> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_38> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_39> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_40> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_41> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_42> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_43> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_44> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_45> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_46> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_47> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_48> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_49> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_50> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_51> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_52> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_53> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_54> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_55> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_56> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_57> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_58> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_59> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_60> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_61> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_62> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_63> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_8> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_9> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_10> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_11> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_12> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_13> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_14> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_15> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_16> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_17> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_18> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_19> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_20> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_21> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_22> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_23> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_24> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_25> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_26> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_27> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_28> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_29> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_30> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_31> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_64> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_65> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_66> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_67> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_68> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_69> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_70> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_71> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_72> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_73> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_74> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_75> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_76> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_77> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_78> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_79> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_80> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_81> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_82> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_83> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_84> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_85> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_86> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_87> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_88> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_89> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_90> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_91> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_92> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_93> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_94> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_95> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_96> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_97> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_98> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_99> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_100> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_101> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_102> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_103> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_104> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_105> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_106> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_107> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_108> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_109> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_110> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_111> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_112> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_113> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_114> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_115> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_116> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_117> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_118> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_119> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_120> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_121> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_122> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_123> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_124> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_125> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_126> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_127> of sequential type is unconnected in block <q_r_l>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Multipliers                                          : 1
 9x32-bit multiplier                                   : 1
# Counters                                             : 4
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 1009
 Flip-Flops                                            : 1009
# Latches                                              : 3
 1-bit latch                                           : 1
 32-bit latch                                          : 1
 64-bit latch                                          : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 64-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 384
 1-bit xor2                                            : 384

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <63> in Unit <LPM_LATCH_3> is equivalent to the following 23 FFs/Latches, which will be removed : <62> <61> <60> <59> <58> <57> <56> <55> <54> <53> <52> <51> <50> <49> <48> <47> <46> <45> <44> <43> <42> <41> <40> 
INFO:Xst:2261 - The FF/Latch <15> in Unit <LPM_LATCH_2> is equivalent to the following 15 FFs/Latches, which will be removed : <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 0 in block <LPM_LATCH_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_o/hit> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:1293 - FF/Latch <hash/product_16> has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hash/dato_hashed_16> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hash/product_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_1> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_2> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_3> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_4> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_5> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_6> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_7> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_8> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_9> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_10> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_11> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_12> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_13> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_14> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_15> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_32> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_33> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_34> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_35> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_36> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_37> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_38> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_39> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_63> of sequential type is unconnected in block <generazione_valori_RSA>.

Optimizing unit <generazione_valori_RSA> ...

Optimizing unit <edge_triggered_d_n_1> ...

Optimizing unit <latch_d_en_1> ...

Optimizing unit <edge_triggered_d_n_2> ...

Optimizing unit <gestore_generatore_valori_RSA> ...

Optimizing unit <latch_d_en_3> ...

Optimizing unit <latch_d_en_4> ...

Optimizing unit <mod_exp_gestore> ...

Optimizing unit <latch_d_en_6> ...

Optimizing unit <latch_d_en_7> ...

Optimizing unit <boundary_scan_chain_1> ...

Optimizing unit <boundary_scan_chain_2> ...

Optimizing unit <shifter_a_sinistra> ...

Optimizing unit <ripple_carry_adder_1> ...

Optimizing unit <ripple_carry_adder_2> ...

Optimizing unit <add_sub_1> ...

Optimizing unit <add_sub_2> ...

Optimizing unit <Booth_multiplier> ...

Optimizing unit <divisore_restoring> ...

Optimizing unit <mod_exp> ...
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/q_55> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_56> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_57> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_58> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_59> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_60> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_61> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_62> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_63> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_31> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_30> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_29> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_28> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_27> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_26> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_25> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_24> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_23> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_22> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_21> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_20> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_19> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_32> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_33> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_34> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_35> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_36> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_37> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_38> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_39> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_40> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_41> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_42> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_43> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_44> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_45> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_46> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_47> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_48> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_49> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_50> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_51> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_52> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_53> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_e_exp/div/divisor/q_54> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_12> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_13> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_14> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_15> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_16> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_0> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_1> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_2> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_3> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_4> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_5> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_6> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_7> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_8> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_9> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_10> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_11> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_12> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_13> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_14> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_15> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed_1/q_16> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_18> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_17> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_16> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_15> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_14> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_13> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_12> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_11> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_10> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_9> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_calc/m/q_8> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_0> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_1> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_2> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_3> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_4> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_5> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_6> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_7> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_8> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_9> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_10> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msg_hashed/q_11> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pu/q_31> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_30> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_29> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_28> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_27> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_26> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_25> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_24> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_23> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_22> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_21> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_20> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_19> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_18> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_17> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_16> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_15> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_14> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_13> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_12> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_11> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_10> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_9> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <pu/q_8> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_32> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_33> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_34> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_35> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_36> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_37> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_38> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_39> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_40> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_41> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_42> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_43> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_44> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_45> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_46> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_47> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_48> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_49> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_50> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_51> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_52> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_53> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_54> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_55> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_56> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_57> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_58> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_59> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_60> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_61> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_62> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <n_calc/prod1/q_63> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_127> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_126> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_125> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_124> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_123> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_122> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_121> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_120> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_119> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_118> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_117> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_116> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_115> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_114> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_113> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_112> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_111> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_110> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_109> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_108> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_107> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_106> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_105> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_104> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_103> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_102> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_101> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_100> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_99> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_98> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_97> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_96> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_95> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_94> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_93> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_92> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_91> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_90> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_89> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_88> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_87> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_86> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_85> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_84> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_83> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_82> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_81> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_80> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_79> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_78> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_77> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_76> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_75> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_74> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_73> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_72> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_71> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_70> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_69> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_68> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_67> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_66> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_65> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/div/q_r_l/q_64> of sequential type is unconnected in block <generazione_valori_RSA>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block generazione_valori_RSA, actual ratio is 79.
FlipFlop m_e_exp/div/cu/current_state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop m_e_exp/div/cu/current_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop m_e_exp/div/cu/current_state_FSM_FFd3 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 844
 Flip-Flops                                            : 844

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : generazione_valori_RSA.ngr
Top Level Output File Name         : generazione_valori_RSA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 1922
#      GND                         : 1
#      INV                         : 10
#      LUT2                        : 75
#      LUT2_D                      : 1
#      LUT3                        : 396
#      LUT3_D                      : 37
#      LUT3_L                      : 8
#      LUT4                        : 975
#      LUT4_D                      : 55
#      LUT4_L                      : 42
#      MUXCY                       : 48
#      MUXF5                       : 269
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 875
#      FDC                         : 72
#      FDCE                        : 684
#      FDE                         : 83
#      FDPE                        : 5
#      LDC                         : 31
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 58
#      OBUF                        : 17
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      908  out of    960    94%  
 Number of Slice Flip Flops:            875  out of   1920    45%  
 Number of 4 input LUTs:               1599  out of   1920    83%  
 Number of IOs:                          76
 Number of bonded IOBs:                  76  out of    108    70%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 844   |
g_g_v_rsa/en_h1                    | BUFG                   | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Control Signal                                                                                                                           | Buffer(FF name)                                                | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
m_e_exp/div/cu/current_state_FSM_Acst_FSM_inv(m_e_exp/div/remainder/chain_gen[0].sc_in.inst_edge_triggered/reset_inv1_INV_0:O)           | NONE(m_e_exp/div/cu/current_state_FSM_FFd1)                    | 243   |
c_e/reset_inv(q_val/reset_n_inv1_INV_0:O)                                                                                                | NONE(c_e/q_0)                                                  | 239   |
m_e_exp/mul/a/chain_gen[0].sc_out.inst_edge_triggered/reset_inv(m_e_exp/mul/q/chain_gen[0].sc_out.inst_edge_triggered/reset_inv1_INV_0:O)| NONE(m_e_exp/mul/a/chain_gen[0].sc_out.inst_edge_triggered/q_0)| 171   |
m_e_exp/counter_o/reset_inv(m_e_exp/m_exp/reset_inv1_INV_0:O)                                                                            | NONE(m_e_exp/counter_o/count_0)                                | 108   |
hash/dato_hashed_0_0_not0000(hash/dato_hashed_0_0_not00001_INV_0:O)                                                                      | NONE(hash/dato_hashed_17)                                      | 31    |
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.528ns (Maximum Frequency: 79.818MHz)
   Minimum input arrival time before clock: 8.296ns
   Maximum output required time after clock: 7.243ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.528ns (frequency: 79.818MHz)
  Total number of paths / destination ports: 253582 / 1303
-------------------------------------------------------------------------
Delay:               12.528ns (Levels of Logic = 9)
  Source:            m_e_exp/div/cu/current_state_FSM_FFd2_2 (FF)
  Destination:       m_e_exp/div/q_r_l/q_58 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m_e_exp/div/cu/current_state_FSM_FFd2_2 to m_e_exp/div/q_r_l/q_58
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             31   0.514   1.076  m_e_exp/div/cu/current_state_FSM_FFd2_2 (m_e_exp/div/cu/current_state_FSM_FFd2_2)
     LUT4_D:I3->O          3   0.612   0.481  m_e_exp/div/gestore_shift/Mxor_b_add_sub<5>_Result1 (m_e_exp/div/gestore_shift/b_add_sub<5>)
     LUT4:I2->O            2   0.612   0.532  m_e_exp/div/gestore_shift/rca/rca[4].fa/c1_SW0 (N936)
     LUT3:I0->O            1   0.612   0.509  m_e_exp/div/gestore_shift/rca/rca[5].fa/c1_SW0 (N988)
     LUT3:I0->O            8   0.612   0.673  m_e_exp/div/gestore_shift/rca/rca[7].fa/c1 (m_e_exp/div/gestore_shift/rca/carry<8>)
     LUT3:I2->O            9   0.612   0.697  m_e_exp/div/gestore_shift/rca/rca[15].fa/c1 (m_e_exp/div/gestore_shift/rca/carry<16>)
     MUXF5:S->O           21   0.641   0.962  m_e_exp/div/gestore_shift/rca/rca[37].fa/c1 (m_e_exp/div/gestore_shift/rca/carry<38>)
     LUT4_D:I3->O          2   0.612   0.383  m_e_exp/div/gestore_shift/rca/rca[63].fa/ha2/Mxor_s_Result1_1 (m_e_exp/div/gestore_shift/rca/rca[63].fa/ha2/Mxor_s_Result1)
     LUT4_D:I3->O         17   0.612   0.896  m_e_exp/div/rest<54>1_SW2 (N1309)
     LUT4:I3->O            1   0.612   0.000  m_e_exp/div/rest<56>1 (m_e_exp/div/rest<56>)
     FDCE:D                    0.268          m_e_exp/div/q_r_l/q_56
    ----------------------------------------
    Total                     12.528ns (6.319ns logic, 6.209ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'g_g_v_rsa/en_h1'
  Clock period: 1.213ns (frequency: 824.402MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.213ns (Levels of Logic = 0)
  Source:            hash/product_17 (LATCH)
  Destination:       hash/dato_hashed_17 (LATCH)
  Source Clock:      g_g_v_rsa/en_h1 falling
  Destination Clock: g_g_v_rsa/en_h1 falling

  Data Path: hash/product_17 to hash/dato_hashed_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.357  hash/product_17 (hash/product_17)
     LDC:D                     0.268          hash/dato_hashed_17
    ----------------------------------------
    Total                      1.213ns (0.856ns logic, 0.357ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g_g_v_rsa/en_h1'
  Total number of paths / destination ports: 92 / 15
-------------------------------------------------------------------------
Offset:              7.423ns (Levels of Logic = 3)
  Source:            msg<4> (PAD)
  Destination:       hash/product_31 (LATCH)
  Destination Clock: g_g_v_rsa/en_h1 falling

  Data Path: msg<4> to hash/product_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  msg_4_IBUF (msg_4_IBUF)
     LUT3:I1->O            1   0.612   0.357  msg_t_b_h<4>1 (msg_t_b_h<4>)
     MULT18X18SIO:A4->P14    1   4.274   0.357  hash/Mmult_product_mult0000_submult_1 (hash/product_mult0000<31>)
     LDC:D                     0.268          hash/product_31
    ----------------------------------------
    Total                      7.423ns (6.260ns logic, 1.163ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 131 / 38
-------------------------------------------------------------------------
Offset:              8.296ns (Levels of Logic = 10)
  Source:            d<0> (PAD)
  Destination:       m_e_exp/m_e_g/current_state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: d<0> to m_e_exp/m_e_g/current_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  d_0_IBUF (d_0_IBUF)
     LUT3:I1->O            1   0.612   0.426  exp<0>1 (exp<0>)
     LUT3:I1->O            1   0.612   0.000  m_e_exp/Mmux_exp_bit_11 (m_e_exp/Mmux_exp_bit_11)
     MUXF5:I0->O           1   0.278   0.000  m_e_exp/Mmux_exp_bit_9_f5 (m_e_exp/Mmux_exp_bit_9_f5)
     MUXF6:I0->O           1   0.451   0.000  m_e_exp/Mmux_exp_bit_7_f6 (m_e_exp/Mmux_exp_bit_7_f6)
     MUXF7:I0->O           2   0.451   0.449  m_e_exp/Mmux_exp_bit_5_f7 (m_e_exp/Mmux_exp_bit_5_f7)
     LUT2_D:I1->LO         1   0.612   0.130  m_e_exp/counter<4>1 (N1898)
     LUT4:I2->O            1   0.612   0.509  m_e_exp/m_e_g/current_state_FSM_FFd4-In21 (m_e_exp/m_e_g/current_state_FSM_FFd4-In21)
     LUT4_L:I0->LO         1   0.612   0.130  m_e_exp/m_e_g/current_state_FSM_FFd4-In70 (m_e_exp/m_e_g/current_state_FSM_FFd4-In70)
     LUT4:I2->O            1   0.612   0.000  m_e_exp/m_e_g/current_state_FSM_FFd4-In103 (m_e_exp/m_e_g/current_state_FSM_FFd4-In)
     FDC:D                     0.268          m_e_exp/m_e_g/current_state_FSM_FFd4
    ----------------------------------------
    Total                      8.296ns (6.226ns logic, 2.070ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 46 / 17
-------------------------------------------------------------------------
Offset:              7.243ns (Levels of Logic = 11)
  Source:            msg_hashed/q_17 (FF)
  Destination:       correct<0> (PAD)
  Source Clock:      clk rising

  Data Path: msg_hashed/q_17 to correct<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.509  msg_hashed/q_17 (msg_hashed/q_17)
     LUT2:I0->O            1   0.612   0.000  Mcompar_correct_0_cmp_eq0000_lut<8>1 (Mcompar_correct_0_cmp_eq0000_lut<8>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_correct_0_cmp_eq0000_cy<8> (Mcompar_correct_0_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_correct_0_cmp_eq0000_cy<9> (Mcompar_correct_0_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_correct_0_cmp_eq0000_cy<10> (Mcompar_correct_0_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_correct_0_cmp_eq0000_cy<11> (Mcompar_correct_0_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_correct_0_cmp_eq0000_cy<12> (Mcompar_correct_0_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_correct_0_cmp_eq0000_cy<13> (Mcompar_correct_0_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_correct_0_cmp_eq0000_cy<14> (Mcompar_correct_0_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_correct_0_cmp_eq0000_cy<15> (Mcompar_correct_0_cmp_eq0000_cy<15>)
     INV:I->O              1   0.612   0.357  correct_0_mux00001_INV_0 (correct_0_OBUF)
     OBUF:I->O                 3.169          correct_0_OBUF (correct<0>)
    ----------------------------------------
    Total                      7.243ns (6.020ns logic, 1.223ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 16.05 secs
 
--> 


Total memory usage is 586560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  505 (   0 filtered)
Number of infos    :    3 (   0 filtered)

