-- Project:   C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj
-- Generated: 12/16/2023 02:14:20
-- PSoC Creator  3.3 CP3

ENTITY trash_can IS
    PORT(
        RC_Ch2(0)_PAD : IN std_ulogic;
        RC_Ch1(0)_PAD : IN std_ulogic;
        RC_Ch4(0)_PAD : IN std_ulogic;
        RC_Ch3(0)_PAD : IN std_ulogic;
        Left_Drive_DC_Motor_Speed(0)_PAD : OUT std_ulogic;
        Left_Drive_DC_Motor_Direction(0)_PAD : OUT std_ulogic;
        Status_LED(0)_PAD : OUT std_ulogic;
        Right_Drive_DC_Motor_Speed(0)_PAD : OUT std_ulogic;
        Right_Drive_DC_Motor_Direction(0)_PAD : OUT std_ulogic;
        Center_Lift_DC_Motor_Direction_1(0)_PAD : OUT std_ulogic;
        Center_Lift_DC_Motor_Direction_2(0)_PAD : OUT std_ulogic;
        Shoulder_Cam_DC_Motor_Direction_2(0)_PAD : OUT std_ulogic;
        Shoulder_Cam_DC_Motor_Direction_1(0)_PAD : OUT std_ulogic;
        RC_Ch5(0)_PAD : IN std_ulogic;
        Head_Servo(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END trash_can;

ARCHITECTURE __DEFAULT__ OF trash_can IS
    SIGNAL Center_Lift_DC_Motor_Direction_1(0)__PA : bit;
    SIGNAL Center_Lift_DC_Motor_Direction_2(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Head_Servo(0)__PA : bit;
    SIGNAL Left_Drive_DC_Motor_Direction(0)__PA : bit;
    SIGNAL Left_Drive_DC_Motor_Speed(0)__PA : bit;
    SIGNAL MODIN10_0 : bit;
    ATTRIBUTE placement_force OF MODIN10_0 : SIGNAL IS "U(1,3,B)2";
    SIGNAL MODIN10_1 : bit;
    ATTRIBUTE placement_force OF MODIN10_1 : SIGNAL IS "U(1,4,A)2";
    SIGNAL MODIN11_0 : bit;
    SIGNAL MODIN11_1 : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(1,2,A)1";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(1,2,A)0";
    SIGNAL MODIN2_0 : bit;
    SIGNAL MODIN2_1 : bit;
    SIGNAL MODIN4_0 : bit;
    ATTRIBUTE placement_force OF MODIN4_0 : SIGNAL IS "U(3,1,A)0";
    SIGNAL MODIN4_1 : bit;
    ATTRIBUTE placement_force OF MODIN4_1 : SIGNAL IS "U(3,1,B)2";
    SIGNAL MODIN5_0 : bit;
    SIGNAL MODIN5_1 : bit;
    SIGNAL MODIN7_0 : bit;
    ATTRIBUTE placement_force OF MODIN7_0 : SIGNAL IS "U(3,2,B)0";
    SIGNAL MODIN7_1 : bit;
    ATTRIBUTE placement_force OF MODIN7_1 : SIGNAL IS "U(3,2,A)0";
    SIGNAL MODIN8_0 : bit;
    SIGNAL MODIN8_1 : bit;
    SIGNAL Net_1049 : bit;
    SIGNAL Net_11 : bit;
    SIGNAL Net_1143 : bit;
    ATTRIBUTE global_signal OF Net_1143 : SIGNAL IS true;
    SIGNAL Net_1143_local : bit;
    SIGNAL Net_1164 : bit;
    SIGNAL Net_1188 : bit;
    SIGNAL Net_1195 : bit;
    SIGNAL Net_12 : bit;
    ATTRIBUTE GROUND OF Net_12 : SIGNAL IS true;
    SIGNAL Net_1219 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1219 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1219 : SIGNAL IS true;
    SIGNAL Net_1219_local : bit;
    SIGNAL Net_140 : bit;
    ATTRIBUTE placement_force OF Net_140 : SIGNAL IS "U(1,0,A)0";
    SIGNAL Net_16 : bit;
    SIGNAL Net_1982 : bit;
    SIGNAL Net_1984 : bit;
    SIGNAL Net_2 : bit;
    SIGNAL Net_3157 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3157 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3157 : SIGNAL IS true;
    SIGNAL Net_3157_local : bit;
    SIGNAL Net_3319 : bit;
    ATTRIBUTE placement_force OF Net_3319 : SIGNAL IS "U(0,5,B)0";
    SIGNAL Net_6 : bit;
    SIGNAL Net_887 : bit;
    SIGNAL Net_978 : bit;
    ATTRIBUTE placement_force OF Net_978 : SIGNAL IS "U(0,1,B)3";
    SIGNAL RC_Ch1(0)__PA : bit;
    SIGNAL RC_Ch2(0)__PA : bit;
    SIGNAL RC_Ch3(0)__PA : bit;
    SIGNAL RC_Ch4(0)__PA : bit;
    SIGNAL RC_Ch5(0)__PA : bit;
    SIGNAL Right_Drive_DC_Motor_Direction(0)__PA : bit;
    SIGNAL Right_Drive_DC_Motor_Speed(0)__PA : bit;
    SIGNAL Shoulder_Cam_DC_Motor_Direction_1(0)__PA : bit;
    SIGNAL Shoulder_Cam_DC_Motor_Direction_2(0)__PA : bit;
    SIGNAL Status_LED(0)__PA : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Head_Servo_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \Head_Servo_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Head_Servo_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \Head_Servo_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Head_Servo_PWM:PWMUDB:status_0\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \Head_Servo_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Head_Servo_PWM:PWMUDB:status_2\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \Head_Servo_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,0,A)2";
    ATTRIBUTE soft OF \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \RC_Ch1_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \RC_Ch1_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \RC_Ch1_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \RC_Ch1_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(1,1,A)2";
    ATTRIBUTE soft OF \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \RC_Ch2_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \RC_Ch2_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \RC_Ch2_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \RC_Ch2_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(1,3,A)2";
    ATTRIBUTE soft OF \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \RC_Ch3_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \RC_Ch3_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \RC_Ch3_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \RC_Ch3_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,3,A)2";
    ATTRIBUTE soft OF \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \RC_Ch4_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \RC_Ch4_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \RC_Ch4_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \RC_Ch4_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,5,A)2";
    ATTRIBUTE soft OF \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \RC_Ch5_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \RC_Ch5_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \RC_Ch5_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \RC_Ch5_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \RC_Ch5_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \RC_Ch5_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \RC_Ch5_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF RC_Ch2(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF RC_Ch2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF RC_Ch1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF RC_Ch1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF RC_Ch4(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RC_Ch4(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF RC_Ch3(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF RC_Ch3(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Left_Drive_DC_Motor_Speed(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Left_Drive_DC_Motor_Speed(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Left_Drive_DC_Motor_Direction(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Left_Drive_DC_Motor_Direction(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Status_LED(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Status_LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Right_Drive_DC_Motor_Speed(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Right_Drive_DC_Motor_Speed(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Right_Drive_DC_Motor_Direction(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Right_Drive_DC_Motor_Direction(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Center_Lift_DC_Motor_Direction_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Center_Lift_DC_Motor_Direction_1(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Center_Lift_DC_Motor_Direction_2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Center_Lift_DC_Motor_Direction_2(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Shoulder_Cam_DC_Motor_Direction_2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Shoulder_Cam_DC_Motor_Direction_2(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Shoulder_Cam_DC_Motor_Direction_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Shoulder_Cam_DC_Motor_Direction_1(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF RC_Ch5(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF RC_Ch5(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Head_Servo(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Head_Servo(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:status_tc\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:trig_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:trig_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:trig_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:status_tc\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:trig_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:trig_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:status_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF RC_Ch2_Timer_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF RC_Ch1_Timer_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF RC_Ch4_Timer_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF RC_Ch3_Timer_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF Clock_Millis_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF RC_Ch5_Timer_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:capture_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:capture_last\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF MODIN4_1 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF MODIN4_1 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF MODIN4_0 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF MODIN4_0 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:capture_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF MODIN7_1 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF MODIN7_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF MODIN7_0 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF MODIN7_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:capture_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF MODIN10_1 : LABEL IS "macrocell38";
    ATTRIBUTE Location OF MODIN10_1 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF MODIN10_0 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF MODIN10_0 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_140 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Net_140 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_978 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_978 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:capture_last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RC_Ch5_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \RC_Ch5_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Head_Servo_PWM:PWMUDB:status_0\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Head_Servo_PWM:PWMUDB:status_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_3319 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF Net_3319 : LABEL IS "U(0,5)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1219,
            dclk_0 => Net_1219_local,
            dclk_glb_1 => Net_3157,
            dclk_1 => Net_3157_local,
            dclk_glb_2 => Net_1143,
            dclk_2 => Net_1143_local);

    RC_Ch2:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "65c37a14-b020-409d-8793-bccaa6a550ab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RC_Ch2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RC_Ch2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RC_Ch2(0)__PA,
            oe => open,
            fb => Net_1049,
            pad_in => RC_Ch2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RC_Ch1:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "17eff6c9-5227-43d9-8962-90a0b89e9ef4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RC_Ch1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RC_Ch1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RC_Ch1(0)__PA,
            oe => open,
            fb => Net_1164,
            pad_in => RC_Ch1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RC_Ch4:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "71170c2f-8956-4da1-9345-e086ddb03c94",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RC_Ch4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RC_Ch4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RC_Ch4(0)__PA,
            oe => open,
            fb => Net_1188,
            pad_in => RC_Ch4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RC_Ch3:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "cfa21f5c-92b5-41ea-a4ab-d463666be88b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RC_Ch3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RC_Ch3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RC_Ch3(0)__PA,
            oe => open,
            fb => Net_1195,
            pad_in => RC_Ch3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Drive_DC_Motor_Speed:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Drive_DC_Motor_Speed(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Drive_DC_Motor_Speed",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Drive_DC_Motor_Speed(0)__PA,
            oe => open,
            pin_input => Net_140,
            pad_out => Left_Drive_DC_Motor_Speed(0)_PAD,
            pad_in => Left_Drive_DC_Motor_Speed(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Drive_DC_Motor_Direction:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ddaa27cd-195f-4177-9b15-4ebcfc487cd1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Drive_DC_Motor_Direction(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Drive_DC_Motor_Direction",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Left_Drive_DC_Motor_Direction(0)__PA,
            oe => open,
            pad_in => Left_Drive_DC_Motor_Direction(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Status_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cc884856-58a3-46a0-a3e6-96b9ff6f26b2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Status_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Status_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Status_LED(0)__PA,
            oe => open,
            pad_in => Status_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Drive_DC_Motor_Speed:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5aa7a917-a01f-4b63-995f-0c37ee442cfe",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Drive_DC_Motor_Speed(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Drive_DC_Motor_Speed",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Drive_DC_Motor_Speed(0)__PA,
            oe => open,
            pin_input => Net_978,
            pad_out => Right_Drive_DC_Motor_Speed(0)_PAD,
            pad_in => Right_Drive_DC_Motor_Speed(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Drive_DC_Motor_Direction:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5753fbeb-a982-4ac4-9e10-b27a72388717",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Drive_DC_Motor_Direction(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Drive_DC_Motor_Direction",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Right_Drive_DC_Motor_Direction(0)__PA,
            oe => open,
            pad_in => Right_Drive_DC_Motor_Direction(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Center_Lift_DC_Motor_Direction_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52cc2518-8e3f-4bd2-bab8-971ab4fdcb3e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Center_Lift_DC_Motor_Direction_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Center_Lift_DC_Motor_Direction_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Center_Lift_DC_Motor_Direction_1(0)__PA,
            oe => open,
            pad_in => Center_Lift_DC_Motor_Direction_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Center_Lift_DC_Motor_Direction_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "66d17b55-38b5-46d6-a1f2-2858d86a7931",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Center_Lift_DC_Motor_Direction_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Center_Lift_DC_Motor_Direction_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Center_Lift_DC_Motor_Direction_2(0)__PA,
            oe => open,
            pad_in => Center_Lift_DC_Motor_Direction_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Shoulder_Cam_DC_Motor_Direction_2:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "3d71850e-d9f9-4aee-b61c-6998ae0b3840",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Shoulder_Cam_DC_Motor_Direction_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Shoulder_Cam_DC_Motor_Direction_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Shoulder_Cam_DC_Motor_Direction_2(0)__PA,
            oe => open,
            pad_in => Shoulder_Cam_DC_Motor_Direction_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Shoulder_Cam_DC_Motor_Direction_1:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "9f127528-2b80-449d-8fb7-177b3524614e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Shoulder_Cam_DC_Motor_Direction_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Shoulder_Cam_DC_Motor_Direction_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Shoulder_Cam_DC_Motor_Direction_1(0)__PA,
            oe => open,
            pad_in => Shoulder_Cam_DC_Motor_Direction_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RC_Ch5:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "efb266b3-8d6e-492b-8524-46221b2de8c6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RC_Ch5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RC_Ch5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RC_Ch5(0)__PA,
            oe => open,
            fb => Net_1984,
            pad_in => RC_Ch5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Head_Servo:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "88993bb1-8e07-4142-bbb9-de5c48fbcb00",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Head_Servo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Head_Servo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Head_Servo(0)__PA,
            oe => open,
            pin_input => Net_3319,
            pad_out => Head_Servo(0)_PAD,
            pad_in => Head_Servo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \RC_Ch2_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \RC_Ch2_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch2_Timer:TimerUDB:control_4\,
            main_2 => Net_1049,
            main_3 => \RC_Ch2_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch2_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch2_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:status_tc\,
            main_0 => \RC_Ch2_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch2_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch2_Timer:TimerUDB:per_zero\,
            main_3 => \RC_Ch2_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch2_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:trig_reg\,
            main_0 => \RC_Ch2_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch2_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch2_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch1_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \RC_Ch1_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch1_Timer:TimerUDB:control_4\,
            main_2 => Net_1164,
            main_3 => \RC_Ch1_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch1_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch1_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:status_tc\,
            main_0 => \RC_Ch1_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch1_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch1_Timer:TimerUDB:per_zero\,
            main_3 => \RC_Ch1_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch1_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:trig_reg\,
            main_0 => \RC_Ch1_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch1_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch1_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch4_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \RC_Ch4_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch4_Timer:TimerUDB:control_4\,
            main_2 => Net_1188,
            main_3 => \RC_Ch4_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch4_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch4_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:status_tc\,
            main_0 => \RC_Ch4_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch4_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch4_Timer:TimerUDB:per_zero\,
            main_3 => \RC_Ch4_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch4_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:trig_reg\,
            main_0 => \RC_Ch4_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch4_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch4_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch3_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \RC_Ch3_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch3_Timer:TimerUDB:control_4\,
            main_2 => Net_1195,
            main_3 => \RC_Ch3_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch3_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch3_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:status_tc\,
            main_0 => \RC_Ch3_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch3_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch3_Timer:TimerUDB:per_zero\,
            main_3 => \RC_Ch3_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch3_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:trig_reg\,
            main_0 => \RC_Ch3_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch3_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch3_Timer:TimerUDB:trig_rise_detected\);

    \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\,
            main_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            main_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\);

    \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\,
            main_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            main_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\);

    \RC_Ch5_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_4\,
            main_2 => Net_1984,
            main_3 => \RC_Ch5_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch5_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch5_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:status_tc\,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch5_Timer:TimerUDB:per_zero\,
            main_3 => \RC_Ch5_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch5_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:trig_reg\,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_4\,
            main_2 => \RC_Ch5_Timer:TimerUDB:trig_rise_detected\);

    \Head_Servo_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Head_Servo_PWM:PWMUDB:status_2\,
            main_0 => \Head_Servo_PWM:PWMUDB:runmode_enable\,
            main_1 => \Head_Servo_PWM:PWMUDB:tc_i\);

    \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RC_Ch2_Timer:TimerUDB:control_7\,
            control_6 => \RC_Ch2_Timer:TimerUDB:control_6\,
            control_5 => \RC_Ch2_Timer:TimerUDB:control_5\,
            control_4 => \RC_Ch2_Timer:TimerUDB:control_4\,
            control_3 => \RC_Ch2_Timer:TimerUDB:control_3\,
            control_2 => \RC_Ch2_Timer:TimerUDB:control_2\,
            control_1 => MODIN2_1,
            control_0 => MODIN2_0,
            busclk => ClockBlock_BUS_CLK);

    \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RC_Ch2_Timer:TimerUDB:status_3\,
            status_2 => \RC_Ch2_Timer:TimerUDB:status_2\,
            status_1 => \RC_Ch2_Timer:TimerUDB:capt_int_temp\,
            status_0 => \RC_Ch2_Timer:TimerUDB:status_tc\,
            interrupt => Net_2);

    \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \RC_Ch2_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \RC_Ch2_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \RC_Ch2_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    RC_Ch2_Timer_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2,
            clock => ClockBlock_BUS_CLK);

    \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RC_Ch1_Timer:TimerUDB:control_7\,
            control_6 => \RC_Ch1_Timer:TimerUDB:control_6\,
            control_5 => \RC_Ch1_Timer:TimerUDB:control_5\,
            control_4 => \RC_Ch1_Timer:TimerUDB:control_4\,
            control_3 => \RC_Ch1_Timer:TimerUDB:control_3\,
            control_2 => \RC_Ch1_Timer:TimerUDB:control_2\,
            control_1 => MODIN5_1,
            control_0 => MODIN5_0,
            busclk => ClockBlock_BUS_CLK);

    \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RC_Ch1_Timer:TimerUDB:status_3\,
            status_2 => \RC_Ch1_Timer:TimerUDB:status_2\,
            status_1 => \RC_Ch1_Timer:TimerUDB:capt_int_temp\,
            status_0 => \RC_Ch1_Timer:TimerUDB:status_tc\,
            interrupt => Net_6);

    \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \RC_Ch1_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \RC_Ch1_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \RC_Ch1_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    RC_Ch1_Timer_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6,
            clock => ClockBlock_BUS_CLK);

    \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RC_Ch4_Timer:TimerUDB:control_7\,
            control_6 => \RC_Ch4_Timer:TimerUDB:control_6\,
            control_5 => \RC_Ch4_Timer:TimerUDB:control_5\,
            control_4 => \RC_Ch4_Timer:TimerUDB:control_4\,
            control_3 => \RC_Ch4_Timer:TimerUDB:control_3\,
            control_2 => \RC_Ch4_Timer:TimerUDB:control_2\,
            control_1 => MODIN8_1,
            control_0 => MODIN8_0,
            busclk => ClockBlock_BUS_CLK);

    \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RC_Ch4_Timer:TimerUDB:status_3\,
            status_2 => \RC_Ch4_Timer:TimerUDB:status_2\,
            status_1 => \RC_Ch4_Timer:TimerUDB:capt_int_temp\,
            status_0 => \RC_Ch4_Timer:TimerUDB:status_tc\,
            interrupt => Net_11);

    \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \RC_Ch4_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \RC_Ch4_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \RC_Ch4_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    RC_Ch4_Timer_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_11,
            clock => ClockBlock_BUS_CLK);

    \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RC_Ch3_Timer:TimerUDB:control_7\,
            control_6 => \RC_Ch3_Timer:TimerUDB:control_6\,
            control_5 => \RC_Ch3_Timer:TimerUDB:control_5\,
            control_4 => \RC_Ch3_Timer:TimerUDB:control_4\,
            control_3 => \RC_Ch3_Timer:TimerUDB:control_3\,
            control_2 => \RC_Ch3_Timer:TimerUDB:control_2\,
            control_1 => MODIN11_1,
            control_0 => MODIN11_0,
            busclk => ClockBlock_BUS_CLK);

    \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RC_Ch3_Timer:TimerUDB:status_3\,
            status_2 => \RC_Ch3_Timer:TimerUDB:status_2\,
            status_1 => \RC_Ch3_Timer:TimerUDB:capt_int_temp\,
            status_0 => \RC_Ch3_Timer:TimerUDB:status_tc\,
            interrupt => Net_16);

    \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \RC_Ch3_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \RC_Ch3_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \RC_Ch3_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    RC_Ch3_Timer_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_16,
            clock => ClockBlock_BUS_CLK);

    \Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1219,
            control_7 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\,
            control_6 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_6\,
            control_5 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_5\,
            control_4 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_4\,
            control_3 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_3\,
            control_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_2\,
            control_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_1\,
            control_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1219,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\,
            status_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\);

    \Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1219,
            cs_addr_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            cl0_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\,
            z0_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    Clock_Millis_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1143_local,
            clock => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_887,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_887,
            clock => ClockBlock_BUS_CLK);

    \Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1219,
            control_7 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\,
            control_6 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_6\,
            control_5 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_5\,
            control_4 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_4\,
            control_3 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_3\,
            control_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_2\,
            control_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_1\,
            control_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1219,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\,
            status_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\);

    \Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1219,
            cs_addr_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            cl0_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\,
            z0_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RC_Ch5_Timer:TimerUDB:control_7\,
            control_6 => \RC_Ch5_Timer:TimerUDB:control_6\,
            control_5 => \RC_Ch5_Timer:TimerUDB:control_5\,
            control_4 => \RC_Ch5_Timer:TimerUDB:control_4\,
            control_3 => \RC_Ch5_Timer:TimerUDB:control_3\,
            control_2 => \RC_Ch5_Timer:TimerUDB:control_2\,
            control_1 => \RC_Ch5_Timer:TimerUDB:control_1\,
            control_0 => \RC_Ch5_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \RC_Ch5_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RC_Ch5_Timer:TimerUDB:status_3\,
            status_2 => \RC_Ch5_Timer:TimerUDB:status_2\,
            status_1 => \RC_Ch5_Timer:TimerUDB:capt_int_temp\,
            status_0 => \RC_Ch5_Timer:TimerUDB:status_tc\,
            interrupt => Net_1982);

    \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\,
            f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \RC_Ch5_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \RC_Ch5_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \RC_Ch5_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    RC_Ch5_Timer_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1982,
            clock => ClockBlock_BUS_CLK);

    \Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3157,
            control_7 => \Head_Servo_PWM:PWMUDB:control_7\,
            control_6 => \Head_Servo_PWM:PWMUDB:control_6\,
            control_5 => \Head_Servo_PWM:PWMUDB:control_5\,
            control_4 => \Head_Servo_PWM:PWMUDB:control_4\,
            control_3 => \Head_Servo_PWM:PWMUDB:control_3\,
            control_2 => \Head_Servo_PWM:PWMUDB:control_2\,
            control_1 => \Head_Servo_PWM:PWMUDB:control_1\,
            control_0 => \Head_Servo_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Head_Servo_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3157,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Head_Servo_PWM:PWMUDB:status_3\,
            status_2 => \Head_Servo_PWM:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \Head_Servo_PWM:PWMUDB:status_0\);

    \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3157,
            cs_addr_2 => \Head_Servo_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Head_Servo_PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3157,
            cs_addr_2 => \Head_Servo_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Head_Servo_PWM:PWMUDB:runmode_enable\,
            cl0_comb => \Head_Servo_PWM:PWMUDB:cmp1_less\,
            z0_comb => \Head_Servo_PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \Head_Servo_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RC_Ch2_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1049);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_3 * !main_4) + (main_0 * main_2 * main_3) + (main_0 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0,
            main_3 => MODIN2_1,
            main_4 => MODIN2_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2 * !main_3 * !main_4) + (main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0,
            main_3 => MODIN2_1,
            main_4 => MODIN2_0);

    \RC_Ch2_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0,
            main_3 => MODIN2_1,
            main_4 => MODIN2_0);

    \RC_Ch2_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch2_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch2_Timer:TimerUDB:control_4\,
            main_2 => Net_1049,
            main_3 => \RC_Ch2_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch2_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch2_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch2_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch2_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch2_Timer:TimerUDB:control_4\,
            main_2 => Net_1049,
            main_3 => \RC_Ch2_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch2_Timer:TimerUDB:trig_fall_detected\);

    \RC_Ch1_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1164);

    MODIN4_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_3 * !main_4) + (main_0 * main_2 * main_3) + (main_0 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN4_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN4_1,
            main_2 => MODIN4_0,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN4_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2 * !main_3 * !main_4) + (main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN4_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN4_1,
            main_2 => MODIN4_0,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    \RC_Ch1_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN4_1,
            main_2 => MODIN4_0,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    \RC_Ch1_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch1_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch1_Timer:TimerUDB:control_4\,
            main_2 => Net_1164,
            main_3 => \RC_Ch1_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch1_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch1_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch1_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch1_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch1_Timer:TimerUDB:control_4\,
            main_2 => Net_1164,
            main_3 => \RC_Ch1_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch1_Timer:TimerUDB:trig_fall_detected\);

    \RC_Ch4_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1188);

    MODIN7_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_3 * !main_4) + (main_0 * main_2 * main_3) + (main_0 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN7_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN7_1,
            main_2 => MODIN7_0,
            main_3 => MODIN8_1,
            main_4 => MODIN8_0);

    MODIN7_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2 * !main_3 * !main_4) + (main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN7_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN7_1,
            main_2 => MODIN7_0,
            main_3 => MODIN8_1,
            main_4 => MODIN8_0);

    \RC_Ch4_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN7_1,
            main_2 => MODIN7_0,
            main_3 => MODIN8_1,
            main_4 => MODIN8_0);

    \RC_Ch4_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch4_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch4_Timer:TimerUDB:control_4\,
            main_2 => Net_1188,
            main_3 => \RC_Ch4_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch4_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch4_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch4_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch4_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch4_Timer:TimerUDB:control_4\,
            main_2 => Net_1188,
            main_3 => \RC_Ch4_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch4_Timer:TimerUDB:trig_fall_detected\);

    \RC_Ch3_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1195);

    MODIN10_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_3 * !main_4) + (main_0 * main_2 * main_3) + (main_0 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN10_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN10_1,
            main_2 => MODIN10_0,
            main_3 => MODIN11_1,
            main_4 => MODIN11_0);

    MODIN10_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2 * !main_3 * !main_4) + (main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN10_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN10_1,
            main_2 => MODIN10_0,
            main_3 => MODIN11_1,
            main_4 => MODIN11_0);

    \RC_Ch3_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
            main_1 => MODIN10_1,
            main_2 => MODIN10_0,
            main_3 => MODIN11_1,
            main_4 => MODIN11_0);

    \RC_Ch3_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch3_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch3_Timer:TimerUDB:control_4\,
            main_2 => Net_1195,
            main_3 => \RC_Ch3_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch3_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch3_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch3_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch3_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch3_Timer:TimerUDB:control_4\,
            main_2 => Net_1195,
            main_3 => \RC_Ch3_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch3_Timer:TimerUDB:trig_fall_detected\);

    \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_1219,
            main_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\);

    \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_1219,
            main_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

    \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\,
            clock_0 => Net_1219,
            main_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\,
            main_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

    Net_140:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_140,
            clock_0 => Net_1219,
            main_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            main_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

    \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_1219,
            main_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\);

    \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_1219,
            main_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

    \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\,
            clock_0 => Net_1219,
            main_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\,
            main_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

    Net_978:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_978,
            clock_0 => Net_1219,
            main_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\,
            main_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

    \RC_Ch5_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1984);

    \RC_Ch5_Timer:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3) + (main_0 * main_2 * main_4) + (!main_1 * main_2 * main_4) + (main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:int_capt_count_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_1\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_0\,
            main_2 => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            main_3 => \RC_Ch5_Timer:TimerUDB:int_capt_count_1\,
            main_4 => \RC_Ch5_Timer:TimerUDB:int_capt_count_0\);

    \RC_Ch5_Timer:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * !main_1 * main_3 * !main_4) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:int_capt_count_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_1\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_0\,
            main_2 => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            main_3 => \RC_Ch5_Timer:TimerUDB:int_capt_count_1\,
            main_4 => \RC_Ch5_Timer:TimerUDB:int_capt_count_0\);

    \RC_Ch5_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_1\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_0\,
            main_2 => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\,
            main_3 => \RC_Ch5_Timer:TimerUDB:int_capt_count_1\,
            main_4 => \RC_Ch5_Timer:TimerUDB:int_capt_count_0\);

    \RC_Ch5_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_4\,
            main_2 => Net_1984,
            main_3 => \RC_Ch5_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch5_Timer:TimerUDB:trig_rise_detected\);

    \RC_Ch5_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RC_Ch5_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RC_Ch5_Timer:TimerUDB:control_7\,
            main_1 => \RC_Ch5_Timer:TimerUDB:control_4\,
            main_2 => Net_1984,
            main_3 => \RC_Ch5_Timer:TimerUDB:capture_last\,
            main_4 => \RC_Ch5_Timer:TimerUDB:trig_fall_detected\);

    \Head_Servo_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Head_Servo_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_3157,
            main_0 => \Head_Servo_PWM:PWMUDB:control_7\);

    \Head_Servo_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Head_Servo_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_3157,
            main_0 => \Head_Servo_PWM:PWMUDB:cmp1_less\);

    \Head_Servo_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Head_Servo_PWM:PWMUDB:status_0\,
            clock_0 => Net_3157,
            main_0 => \Head_Servo_PWM:PWMUDB:prevCompare1\,
            main_1 => \Head_Servo_PWM:PWMUDB:cmp1_less\);

    Net_3319:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3319,
            clock_0 => Net_3157,
            main_0 => \Head_Servo_PWM:PWMUDB:runmode_enable\,
            main_1 => \Head_Servo_PWM:PWMUDB:cmp1_less\);

END __DEFAULT__;
