USZ signal is not really used for write control. So it will not be used in a logic design and will be left as inactive.
Maybe all 74123 delays in design should be made edge triggered?
Maybe every delay should have its own part?
50ms SDWN time - isn't it too much?
BUS ERROR on setting a PWR CLR bit in MTC register
MPCLR in TU10 are several inverters with same function
