// Seed: 1849776178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10, id_11 = id_8;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    inout uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input wand id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  assign id_2 = id_5 & ~id_1;
endmodule
