0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v,1541678132,verilog,,,,Register_with_synch_reset_load_behavior_tb,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/GenerateClock.v,1541677725,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v,,GenerateClock,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v,1541675841,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v,,Register_with_synch_reset_load_behavior,,,,,,,,
