library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;



--===================================================
--=============== Top-Level Entity ==================
--===================================================
entity cpen312_lab2_a is 
	port
	(
		input_l				: in std_logic_vector(3 downto 0);
		input_r				: in std_logic_vector(3 downto 0);
		toggle_a 			: in std_logic;
		toggle_b 			: in std_logic;
		sub  				: in std_logic;
		carry_in			: in std_logic;
		res					: out std_logic_vector(7 downto 0);
		carry				: out std_logic;
		a_7seg_l			: out std_logic_vector(6 downto 0);
		a_7seg_r			: out std_logic_vector(6 downto 0);
		b_7seg_l			: out std_logic_vector(6 downto 0);
		b_7seg_r			: out std_logic_vector(6 downto 0)

	);
	end cpen312_lab2_a;

architecture Behavioral of cpen312_lab2_a is


	--===================================================
	--============ Define Input Signals =================
	--===================================================

	signal a_stored : std_logic_vector(7 downto 0) := "00000000";
	signal b_stored : std_logic_vector(7 downto 0) := "00000000";
	signal a_stored_l : std_logic_vector(3 downto 0) := "0000";
	signal a_stored_r : std_logic_vector(3 downto 0) := "0000";
	signal b_stored_l : std_logic_vector(3 downto 0) := "0000";
	signal b_stored_r : std_logic_vector(3 downto 0) := "0000";
	
	
	
	
	

	--===================================================
	--============== Component Templates ================
	--===================================================

	--================== 8-bit latch ====================
	component latch_4bit is
	port(
		enable 		: in std_logic;
		data		: in std_logic_vector(3 downto 0);
		q			: out std_logic_vector(3 downto 0)
	);
	end component;

	--=========== BCD to 7 Segment Display ==============
	component bcdto7seg is 
	port(
		bcd			: in std_logic_vector(3 downto 0);
		display		: out std_logic_vector(6 downto 0)
	);
	end component;

	--============ 8-bit adder or subtractor ============
	component add_and_sub is
	port(
		a,b        : in   std_logic_vector(7 downto 0);
		sub        : in   std_logic; -- 1 to subtract
		carry_in   : in   std_logic;
		sum        : out  std_logic_vector(7 downto 0);
		carry	   : out  std_logic
	);
	end component;
	
	--=========== Vector to 4-bit nibbles ===============
	component vec_to_nibs is 
	port(
		data      : in STD_LOGIC_VECTOR(7 DOWNTO 0);
        l         : out STD_LOGIC_VECTOR(3 DOWNTO 0);
		r         : out STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
	end component;





	--===================================================
	--========== Instantiate components =================
	--===================================================

	begin
		-- 
		latch_a_l : latch_4bit port map(
			enable		=> toggle_a,
			data			=> input_l,
			q				=> a_stored_l
		);

		latch_a_r : latch_4bit port map(
			enable		=> toggle_a,
			data			=> input_r,
			q				=> a_stored_r
		);

		latch_b_l : latch_4bit port map(
			enable		=> toggle_b,
			data			=> input_l,
			q				=> b_stored_l
		);

		latch_b_r : latch_4bit port map(
			enable		=> toggle_b,
			data			=> input_r,
			q				=> b_stored_r
		);
	
		display_a_l : bcdto7seg port map(
			bcd		=> a_stored_l(3 downto 0),
			display		=> a_7seg_l
		);

		display_a_r : bcdto7seg port map(
			bcd		=> a_stored_r(3 downto 0),
			display		=> a_7seg_r
		);

		display_b_l : bcdto7seg port map(
			bcd		=> b_stored_l(3 downto 0),
			display		=> b_7seg_l
		);

		display_b_r : bcdto7seg port map(
			bcd		=> b_stored_r(3 downto 0),
			display		=> b_7seg_r
		);

		math_op : bcd_addsub port map(
			a				=> a_stored_l & a_stored_r,
			b				=> b_stored_l & b_stored_r,
		  sub      		=> sub,
		  carry_in 		=> carry_in,
		  sum      		=> res,
		  carry			=> carry
		);

		
end Behavioral;