{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 10:36:07 2022 " "Info: Processing started: Sat Nov 12 10:36:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off banco_registradores_8_bits -c banco_registradores_8_bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off banco_registradores_8_bits -c banco_registradores_8_bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem_reg\[1\]\[0\] regn_wr_sel\[2\] clk_in 6.031 ns register " "Info: tsu for register \"mem_reg\[1\]\[0\]\" (data pin = \"regn_wr_sel\[2\]\", clock pin = \"clk_in\") is 6.031 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.748 ns + Longest pin register " "Info: + Longest pin to register delay is 8.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns regn_wr_sel\[2\] 1 PIN PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; PIN Node = 'regn_wr_sel\[2\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_sel[2] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.592 ns) + CELL(0.398 ns) 6.840 ns Decoder0~0 2 COMB LCCOMB_X22_Y32_N24 8 " "Info: 2: + IC(5.592 ns) + CELL(0.398 ns) = 6.840 ns; Loc. = LCCOMB_X22_Y32_N24; Fanout = 8; COMB Node = 'Decoder0~0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { regn_wr_sel[2] Decoder0~0 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.660 ns) 8.748 ns mem_reg\[1\]\[0\] 3 REG LCFF_X20_Y32_N9 2 " "Info: 3: + IC(1.248 ns) + CELL(0.660 ns) = 8.748 ns; Loc. = LCFF_X20_Y32_N9; Fanout = 2; REG Node = 'mem_reg\[1\]\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { Decoder0~0 mem_reg[1][0] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 21.81 % ) " "Info: Total cell delay = 1.908 ns ( 21.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.840 ns ( 78.19 % ) " "Info: Total interconnect delay = 6.840 ns ( 78.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.748 ns" { regn_wr_sel[2] Decoder0~0 mem_reg[1][0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.748 ns" { regn_wr_sel[2] {} regn_wr_sel[2]~combout {} Decoder0~0 {} mem_reg[1][0] {} } { 0.000ns 0.000ns 5.592ns 1.248ns } { 0.000ns 0.850ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns mem_reg\[1\]\[0\] 3 REG LCFF_X20_Y32_N9 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X20_Y32_N9; Fanout = 2; REG Node = 'mem_reg\[1\]\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_in~clkctrl mem_reg[1][0] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl mem_reg[1][0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[1][0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.748 ns" { regn_wr_sel[2] Decoder0~0 mem_reg[1][0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.748 ns" { regn_wr_sel[2] {} regn_wr_sel[2]~combout {} Decoder0~0 {} mem_reg[1][0] {} } { 0.000ns 0.000ns 5.592ns 1.248ns } { 0.000ns 0.850ns 0.398ns 0.660ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl mem_reg[1][0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[1][0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in regn_do_a\[7\] mem_reg\[0\]\[7\] 11.430 ns register " "Info: tco from clock \"clk_in\" to destination pin \"regn_do_a\[7\]\" through register \"mem_reg\[0\]\[7\]\" is 11.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns mem_reg\[0\]\[7\] 3 REG LCFF_X21_Y32_N7 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X21_Y32_N7; Fanout = 2; REG Node = 'mem_reg\[0\]\[7\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl mem_reg[0][7] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][7] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][7] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.498 ns + Longest register pin " "Info: + Longest register to pin delay is 8.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[0\]\[7\] 1 REG LCFF_X21_Y32_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y32_N7; Fanout = 2; REG Node = 'mem_reg\[0\]\[7\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[0][7] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.438 ns) 1.796 ns Mux0~0 2 COMB LCCOMB_X20_Y32_N28 1 " "Info: 2: + IC(1.358 ns) + CELL(0.438 ns) = 1.796 ns; Loc. = LCCOMB_X20_Y32_N28; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { mem_reg[0][7] Mux0~0 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.420 ns) 2.658 ns Mux0~1 3 COMB LCCOMB_X21_Y32_N12 1 " "Info: 3: + IC(0.442 ns) + CELL(0.420 ns) = 2.658 ns; Loc. = LCCOMB_X21_Y32_N12; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(2.672 ns) 8.498 ns regn_do_a\[7\] 4 PIN PIN_C25 0 " "Info: 4: + IC(3.168 ns) + CELL(2.672 ns) = 8.498 ns; Loc. = PIN_C25; Fanout = 0; PIN Node = 'regn_do_a\[7\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Mux0~1 regn_do_a[7] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.530 ns ( 41.54 % ) " "Info: Total cell delay = 3.530 ns ( 41.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.968 ns ( 58.46 % ) " "Info: Total interconnect delay = 4.968 ns ( 58.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { mem_reg[0][7] Mux0~0 Mux0~1 regn_do_a[7] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.498 ns" { mem_reg[0][7] {} Mux0~0 {} Mux0~1 {} regn_do_a[7] {} } { 0.000ns 1.358ns 0.442ns 3.168ns } { 0.000ns 0.438ns 0.420ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][7] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][7] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { mem_reg[0][7] Mux0~0 Mux0~1 regn_do_a[7] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.498 ns" { mem_reg[0][7] {} Mux0~0 {} Mux0~1 {} regn_do_a[7] {} } { 0.000ns 1.358ns 0.442ns 3.168ns } { 0.000ns 0.438ns 0.420ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "regn_rd_sel_a\[0\] regn_do_a\[7\] 12.827 ns Longest " "Info: Longest tpd from source pin \"regn_rd_sel_a\[0\]\" to destination pin \"regn_do_a\[7\]\" is 12.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns regn_rd_sel_a\[0\] 1 PIN PIN_D11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D11; Fanout = 12; PIN Node = 'regn_rd_sel_a\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_a[0] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.145 ns) + CELL(0.150 ns) 6.125 ns Mux0~0 2 COMB LCCOMB_X20_Y32_N28 1 " "Info: 2: + IC(5.145 ns) + CELL(0.150 ns) = 6.125 ns; Loc. = LCCOMB_X20_Y32_N28; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { regn_rd_sel_a[0] Mux0~0 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.420 ns) 6.987 ns Mux0~1 3 COMB LCCOMB_X21_Y32_N12 1 " "Info: 3: + IC(0.442 ns) + CELL(0.420 ns) = 6.987 ns; Loc. = LCCOMB_X21_Y32_N12; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(2.672 ns) 12.827 ns regn_do_a\[7\] 4 PIN PIN_C25 0 " "Info: 4: + IC(3.168 ns) + CELL(2.672 ns) = 12.827 ns; Loc. = PIN_C25; Fanout = 0; PIN Node = 'regn_do_a\[7\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Mux0~1 regn_do_a[7] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 31.75 % ) " "Info: Total cell delay = 4.072 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.755 ns ( 68.25 % ) " "Info: Total interconnect delay = 8.755 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.827 ns" { regn_rd_sel_a[0] Mux0~0 Mux0~1 regn_do_a[7] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.827 ns" { regn_rd_sel_a[0] {} regn_rd_sel_a[0]~combout {} Mux0~0 {} Mux0~1 {} regn_do_a[7] {} } { 0.000ns 0.000ns 5.145ns 0.442ns 3.168ns } { 0.000ns 0.830ns 0.150ns 0.420ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regz_do\[0\]~reg0 regz_di\[0\] clk_in -2.576 ns register " "Info: th for register \"regz_do\[0\]~reg0\" (data pin = \"regz_di\[0\]\", clock pin = \"clk_in\") is -2.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.659 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns regz_do\[0\]~reg0 3 REG LCFF_X1_Y24_N17 1 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X1_Y24_N17; Fanout = 1; REG Node = 'regz_do\[0\]~reg0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk_in~clkctrl regz_do[0]~reg0 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_in clk_in~clkctrl regz_do[0]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} regz_do[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.501 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns regz_di\[0\] 1 PIN PIN_L6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 1; PIN Node = 'regz_di\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regz_di[0] } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(0.149 ns) 5.417 ns regz_do\[0\]~reg0feeder 2 COMB LCCOMB_X1_Y24_N16 1 " "Info: 2: + IC(4.436 ns) + CELL(0.149 ns) = 5.417 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'regz_do\[0\]~reg0feeder'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { regz_di[0] regz_do[0]~reg0feeder } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.501 ns regz_do\[0\]~reg0 3 REG LCFF_X1_Y24_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.501 ns; Loc. = LCFF_X1_Y24_N17; Fanout = 1; REG Node = 'regz_do\[0\]~reg0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { regz_do[0]~reg0feeder regz_do[0]~reg0 } "NODE_NAME" } } { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/banco_de_registradores/banco_registradores_8_bits.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 19.36 % ) " "Info: Total cell delay = 1.065 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 80.64 % ) " "Info: Total interconnect delay = 4.436 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { regz_di[0] regz_do[0]~reg0feeder regz_do[0]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { regz_di[0] {} regz_di[0]~combout {} regz_do[0]~reg0feeder {} regz_do[0]~reg0 {} } { 0.000ns 0.000ns 4.436ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_in clk_in~clkctrl regz_do[0]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} regz_do[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { regz_di[0] regz_do[0]~reg0feeder regz_do[0]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { regz_di[0] {} regz_di[0]~combout {} regz_do[0]~reg0feeder {} regz_do[0]~reg0 {} } { 0.000ns 0.000ns 4.436ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 10:36:08 2022 " "Info: Processing ended: Sat Nov 12 10:36:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
