# Bid Controller using SystemVerilog
### ECE 593 Fundamentals of Pre-Silicon Validation - Group 16 :)
#### Supreet Gulavani, Sreeja Boyina
-----------------------------------------------------

### How to run
- Assuming you have Mentor QuestaSim and Make installed, `cd` to the project directory and run

      `make setup`    : Sets up work directory
      
      `make compile`  : Compiles all *.sv files
      
      `make opt`      : Optimizes the top module

      `make build`    : builds all
      
      `make clean`    : rm -rf the builds
