

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e7a8026e2cad0e1eadf41911b2f660f8  /code/ISPASS/BFS/ispass-2009-BFS
Extracting PTX file and ptxas options    1: ispass-2009-BFS.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-BFS.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-BFS.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-BFS.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-BFS.5.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /code/ISPASS/BFS/ispass-2009-BFS
self exe links to: /code/ISPASS/BFS/ispass-2009-BFS
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /code/ISPASS/BFS/ispass-2009-BFS
Running md5sum using "md5sum /code/ISPASS/BFS/ispass-2009-BFS "
self exe links to: /code/ISPASS/BFS/ispass-2009-BFS
Extracting specific PTX file named ispass-2009-BFS.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-BFS.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-BFS.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-BFS.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-BFS.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
Reading File
Input file: graph65536.txt
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (ispass-2009-BFS.5.sm_62.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (ispass-2009-BFS.5.sm_62.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d8 (ispass-2009-BFS.5.sm_62.ptx:64) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x950 (ispass-2009-BFS.5.sm_62.ptx:82) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (ispass-2009-BFS.5.sm_62.ptx:96) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (ispass-2009-BFS.5.sm_62.ptx:100) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 7417
gpu_sim_insn = 1245363
gpu_ipc =     167.9066
gpu_tot_sim_cycle = 7417
gpu_tot_sim_insn = 1245363
gpu_tot_ipc =     167.9066
gpu_tot_issued_cta = 256
gpu_occupancy = 79.9296% 
gpu_tot_occupancy = 79.9296% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2936
partiton_level_parallism_total  =       0.2936
partiton_level_parallism_util =       2.0018
partiton_level_parallism_util_total  =       2.0018
L2_BW  =       7.0489 GB/Sec
L2_BW_total  =       7.0489 GB/Sec
gpu_total_sim_rate=415121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22626
	L1I_total_cache_misses = 1442
	L1I_total_cache_miss_rate = 0.0637
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1442
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22626

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
210, 20, 20, 20, 20, 20, 20, 20, 80, 80, 80, 80, 80, 80, 80, 80, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1316800
gpgpu_n_tot_w_icount = 41150
gpgpu_n_stall_shd_mem = 3254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13924	W0_Idle:20134	W0_Scoreboard:14138	W1:190	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20670	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 7520 {40:188,}
maxmflatency = 278 
max_icnt2mem_latency = 21 
maxmrqlatency = 12 
max_icnt2sh_latency = 8 
averagemflatency = 138 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:11 	3 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2137 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1882 	281 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2141 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0       769         0         0         0      2297         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      1368         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  8.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 24/4 = 6.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257         0         0         0       144       144       137       137       136         0         0         0       136         0         0         0
dram[1]:        136         0         0         0       144       142       137       137         0         0         0         0         0         0       136         0
dram[2]:        136         0         0         0       141       258       138       140         0       136         0       136       136         0         0         0
dram[3]:          0         0         0         0       142       145       139       278         0       136         0         0         0         0         0         0
dram[4]:          0         0         0         0       140       144       138       142         0         0       136         0         0         0       136         0
dram[5]:          0         0         0         0       145       142       137       137       136       136         0       136         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9790 n_nop=9786 n_act=1 n_pre=0 n_ref_event=37881296 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006129
n_activity=52 dram_eff=0.1154
bk0: 3a 9776i bk1: 0a 9790i bk2: 0a 9790i bk3: 0a 9790i bk4: 0a 9790i bk5: 0a 9790i bk6: 0a 9790i bk7: 0a 9790i bk8: 0a 9790i bk9: 0a 9790i bk10: 0a 9790i bk11: 0a 9790i bk12: 0a 9790i bk13: 0a 9790i bk14: 0a 9790i bk15: 0a 9790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000613 
total_CMD = 9790 
util_bw = 6 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 9771 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9790 
n_nop = 9786 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 37881296 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000306 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0011236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9790 n_nop=9785 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008172
n_activity=40 dram_eff=0.2
bk0: 0a 9790i bk1: 4a 9772i bk2: 0a 9789i bk3: 0a 9790i bk4: 0a 9790i bk5: 0a 9790i bk6: 0a 9790i bk7: 0a 9790i bk8: 0a 9790i bk9: 0a 9790i bk10: 0a 9790i bk11: 0a 9790i bk12: 0a 9790i bk13: 0a 9790i bk14: 0a 9790i bk15: 0a 9790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000817 
total_CMD = 9790 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 9767 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9790 
n_nop = 9785 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0040858
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9790 n_nop=9779 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001839
n_activity=101 dram_eff=0.1782
bk0: 0a 9790i bk1: 8a 9766i bk2: 0a 9790i bk3: 0a 9791i bk4: 0a 9791i bk5: 1a 9778i bk6: 0a 9789i bk7: 0a 9789i bk8: 0a 9789i bk9: 0a 9789i bk10: 0a 9790i bk11: 0a 9790i bk12: 0a 9790i bk13: 0a 9790i bk14: 0a 9790i bk15: 0a 9790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001839 
total_CMD = 9790 
util_bw = 18 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 9742 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9790 
n_nop = 9779 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.000919 
Either_Row_CoL_Bus_Util = 0.001124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00439224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9790 n_nop=9781 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001634
n_activity=61 dram_eff=0.2623
bk0: 0a 9790i bk1: 8a 9767i bk2: 0a 9789i bk3: 0a 9790i bk4: 0a 9790i bk5: 0a 9790i bk6: 0a 9790i bk7: 0a 9790i bk8: 0a 9790i bk9: 0a 9790i bk10: 0a 9790i bk11: 0a 9790i bk12: 0a 9790i bk13: 0a 9790i bk14: 0a 9790i bk15: 0a 9790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001634 
total_CMD = 9790 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 9756 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9790 
n_nop = 9781 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000817 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00459653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9790 n_nop=9790 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9790i bk1: 0a 9790i bk2: 0a 9790i bk3: 0a 9790i bk4: 0a 9790i bk5: 0a 9790i bk6: 0a 9790i bk7: 0a 9790i bk8: 0a 9790i bk9: 0a 9790i bk10: 0a 9790i bk11: 0a 9790i bk12: 0a 9790i bk13: 0a 9790i bk14: 0a 9790i bk15: 0a 9790i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9790 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9790 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9790 
n_nop = 9790 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9790 n_nop=9790 n_act=0 n_pre=0 n_ref_event=4562280503665652019 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9790i bk1: 0a 9790i bk2: 0a 9790i bk3: 0a 9790i bk4: 0a 9790i bk5: 0a 9790i bk6: 0a 9790i bk7: 0a 9790i bk8: 0a 9790i bk9: 0a 9790i bk10: 0a 9790i bk11: 0a 9790i bk12: 0a 9790i bk13: 0a 9790i bk14: 0a 9790i bk15: 0a 9790i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 170.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 9790 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9790 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9790 
n_nop = 9790 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 219, Miss = 3, Miss_rate = 0.014, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 231, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 259, Miss = 9, Miss_rate = 0.035, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 241, Miss = 8, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[8]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2334
L2_total_cache_misses = 24
L2_total_cache_miss_rate = 0.0103
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 188
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2334
icnt_total_pkts_simt_to_mem=2178
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.21077
	minimum = 5
	maximum = 19
Network latency average = 5.209
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.209
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0225308
	minimum = 0.0188756 (at node 1)
	maximum = 0.0349198 (at node 20)
Accepted packet rate average = 0.0225308
	minimum = 0.0202238 (at node 1)
	maximum = 0.0304705 (at node 0)
Injected flit rate average = 0.0225308
	minimum = 0.0188756 (at node 1)
	maximum = 0.0349198 (at node 20)
Accepted flit rate average= 0.0225308
	minimum = 0.0202238 (at node 1)
	maximum = 0.0304705 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.21077 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.209 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.209 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0225308 (1 samples)
	minimum = 0.0188756 (1 samples)
	maximum = 0.0349198 (1 samples)
Accepted packet rate average = 0.0225308 (1 samples)
	minimum = 0.0202238 (1 samples)
	maximum = 0.0304705 (1 samples)
Injected flit rate average = 0.0225308 (1 samples)
	minimum = 0.0188756 (1 samples)
	maximum = 0.0349198 (1 samples)
Accepted flit rate average = 0.0225308 (1 samples)
	minimum = 0.0202238 (1 samples)
	maximum = 0.0304705 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 415121 (inst/sec)
gpgpu_simulation_rate = 2472 (cycle/sec)
gpgpu_silicon_slowdown = 283171x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 8484
gpu_sim_insn = 1246384
gpu_ipc =     146.9099
gpu_tot_sim_cycle = 15901
gpu_tot_sim_insn = 2491747
gpu_tot_ipc =     156.7038
gpu_tot_issued_cta = 512
gpu_occupancy = 40.2761% 
gpu_tot_occupancy = 58.3507% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2937
partiton_level_parallism_total  =       0.2937
partiton_level_parallism_util =       1.9140
partiton_level_parallism_util_total  =       1.9540
L2_BW  =       6.6746 GB/Sec
L2_BW_total  =       6.8492 GB/Sec
gpu_total_sim_rate=415291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45816
	L1I_total_cache_misses = 1454
	L1I_total_cache_miss_rate = 0.0317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44362
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1454
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
270, 80, 80, 80, 80, 80, 80, 80, 140, 140, 140, 140, 140, 140, 140, 140, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 2668224
gpgpu_n_tot_w_icount = 83382
gpgpu_n_stall_shd_mem = 3254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4410
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19143	W0_Idle:44249	W0_Scoreboard:49234	W1:1462	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:41828	WS1:41554	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35280 {8:4410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 472 {8:59,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 176400 {40:4410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 9440 {40:236,}
maxmflatency = 278 
max_icnt2mem_latency = 21 
maxmrqlatency = 12 
max_icnt2sh_latency = 9 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:29 	3 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4602 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4281 	374 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4618 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       232         0         0         0         0         0      1854      1963         0         0         0         0         0         0         0 
dram[2]:         0       769         0         0         0      2297         0      2629         0         0         0         0         0         0         0         0 
dram[3]:         0      1368      1407         0         0      1872         0         0         0      1613         0         0      1669         0      1329         0 
dram[4]:         0         0      1840         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:      -nan  8.000000      -nan       inf      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  8.000000  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan       inf  1.000000      -nan  2.000000      -nan 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 42/13 = 3.230769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257         0       136         0       144       144       259       258       136         0         0       136       136         0       136       136
dram[1]:        136       136       136         0       144       142       137       258       258       136       136       258       136       136       136         0
dram[2]:        136       136         0       258       141       258       138       258       136       136       136       136       136         0         0         0
dram[3]:          0       136       259       136       142       259       139       278       136       258       136       259       259       136       258       136
dram[4]:          0       136       259       136       140       144       138       142       136       136       136       136       136       136       136         0
dram[5]:          0       136         0       136       259       142       137       137       136       136         0       136         0         0       136       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20988 n_nop=20980 n_act=3 n_pre=0 n_ref_event=37881296 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004765
n_activity=132 dram_eff=0.07576
bk0: 3a 20974i bk1: 0a 20988i bk2: 0a 20988i bk3: 0a 20988i bk4: 0a 20989i bk5: 0a 20989i bk6: 1a 20976i bk7: 1a 20975i bk8: 0a 20987i bk9: 0a 20987i bk10: 0a 20988i bk11: 0a 20988i bk12: 0a 20988i bk13: 0a 20988i bk14: 0a 20988i bk15: 0a 20988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 20988 
util_bw = 10 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 20941 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20988 
n_nop = 20980 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 37881296 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000524109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20988 n_nop=20976 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007623
n_activity=172 dram_eff=0.09302
bk0: 0a 20987i bk1: 4a 20969i bk2: 0a 20987i bk3: 0a 20989i bk4: 0a 20989i bk5: 0a 20989i bk6: 0a 20990i bk7: 1a 20977i bk8: 2a 20976i bk9: 0a 20988i bk10: 0a 20988i bk11: 1a 20975i bk12: 0a 20986i bk13: 0a 20987i bk14: 0a 20987i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000762 
total_CMD = 20988 
util_bw = 16 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 20921 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20988 
n_nop = 20976 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20988 n_nop=20973 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001048
n_activity=181 dram_eff=0.1215
bk0: 0a 20988i bk1: 8a 20965i bk2: 0a 20989i bk3: 1a 20977i bk4: 0a 20988i bk5: 1a 20976i bk6: 0a 20987i bk7: 1a 20975i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20987i bk11: 0a 20988i bk12: 0a 20988i bk13: 0a 20988i bk14: 0a 20988i bk15: 0a 20988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001048 
total_CMD = 20988 
util_bw = 22 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 20912 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20988 
n_nop = 20973 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.000715 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00204879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20988 n_nop=20965 n_act=7 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001525
n_activity=325 dram_eff=0.09846
bk0: 0a 20988i bk1: 8a 20965i bk2: 1a 20974i bk3: 0a 20986i bk4: 0a 20989i bk5: 1a 20976i bk6: 0a 20988i bk7: 0a 20989i bk8: 0a 20989i bk9: 2a 20976i bk10: 0a 20988i bk11: 1a 20976i bk12: 1a 20974i bk13: 0a 20986i bk14: 2a 20975i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001525 
total_CMD = 20988 
util_bw = 32 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 20866 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20988 
n_nop = 20965 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 16 
Row_Bus_Util =  0.000334 
CoL_Bus_Util = 0.000762 
Either_Row_CoL_Bus_Util = 0.001096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20988 n_nop=20986 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.529e-05
n_activity=40 dram_eff=0.05
bk0: 0a 20988i bk1: 0a 20989i bk2: 1a 20976i bk3: 0a 20987i bk4: 0a 20987i bk5: 0a 20988i bk6: 0a 20988i bk7: 0a 20988i bk8: 0a 20988i bk9: 0a 20988i bk10: 0a 20988i bk11: 0a 20988i bk12: 0a 20988i bk13: 0a 20988i bk14: 0a 20988i bk15: 0a 20988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 20988 
util_bw = 2 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 20974 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20988 
n_nop = 20986 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20988 n_nop=20986 n_act=1 n_pre=0 n_ref_event=4562280503665652019 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.529e-05
n_activity=40 dram_eff=0.05
bk0: 0a 20988i bk1: 0a 20989i bk2: 0a 20989i bk3: 0a 20989i bk4: 1a 20976i bk5: 0a 20987i bk6: 0a 20987i bk7: 0a 20987i bk8: 0a 20987i bk9: 0a 20988i bk10: 0a 20988i bk11: 0a 20988i bk12: 0a 20988i bk13: 0a 20988i bk14: 0a 20988i bk15: 0a 20988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 163.582275
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.037975 

BW Util details:
bwutil = 0.000095 
total_CMD = 20988 
util_bw = 2 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 20974 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20988 
n_nop = 20986 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 449, Miss = 4, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 349, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 370, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 430, Miss = 6, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 541, Miss = 11, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 369, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 490, Miss = 12, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[8]: Access = 388, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 363, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 377, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4862
L2_total_cache_misses = 42
L2_total_cache_miss_rate = 0.0086
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4410
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 236
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4862
icnt_total_pkts_simt_to_mem=4670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02211
	minimum = 5
	maximum = 8
Network latency average = 5.02171
	minimum = 5
	maximum = 8
Slowest packet = 6571
Flit latency average = 5.02171
	minimum = 5
	maximum = 8
Slowest flit = 6571
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0219149
	minimum = 0.0160302 (at node 0)
	maximum = 0.033239 (at node 20)
Accepted packet rate average = 0.0219149
	minimum = 0.0160302 (at node 0)
	maximum = 0.0334748 (at node 7)
Injected flit rate average = 0.0219149
	minimum = 0.0160302 (at node 0)
	maximum = 0.033239 (at node 20)
Accepted flit rate average= 0.0219149
	minimum = 0.0160302 (at node 0)
	maximum = 0.0334748 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.11644 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13.5 (2 samples)
Network latency average = 5.11536 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13.5 (2 samples)
Flit latency average = 5.11536 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0222229 (2 samples)
	minimum = 0.0174529 (2 samples)
	maximum = 0.0340794 (2 samples)
Accepted packet rate average = 0.0222229 (2 samples)
	minimum = 0.018127 (2 samples)
	maximum = 0.0319727 (2 samples)
Injected flit rate average = 0.0222229 (2 samples)
	minimum = 0.0174529 (2 samples)
	maximum = 0.0340794 (2 samples)
Accepted flit rate average = 0.0222229 (2 samples)
	minimum = 0.018127 (2 samples)
	maximum = 0.0319727 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 415291 (inst/sec)
gpgpu_simulation_rate = 2650 (cycle/sec)
gpgpu_silicon_slowdown = 264150x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 11182
gpu_sim_insn = 1252584
gpu_ipc =     112.0179
gpu_tot_sim_cycle = 27083
gpu_tot_sim_insn = 3744331
gpu_tot_ipc =     138.2539
gpu_tot_issued_cta = 768
gpu_occupancy = 20.4322% 
gpu_tot_occupancy = 37.6650% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4227
partiton_level_parallism_total  =       0.3470
partiton_level_parallism_util =       1.5030
partiton_level_parallism_util_total  =       1.6977
L2_BW  =       9.5654 GB/Sec
L2_BW_total  =       7.9706 GB/Sec
gpu_total_sim_rate=374433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72334
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0204
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0112
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 72334

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
533, 100, 100, 100, 100, 100, 100, 100, 220, 220, 220, 220, 220, 220, 220, 220, 200, 200, 200, 200, 200, 200, 200, 200, 180, 180, 180, 180, 276, 180, 180, 180, 318, 180, 180, 180, 180, 180, 180, 180, 160, 160, 160, 160, 160, 160, 160, 160, 
gpgpu_n_tot_thrd_icount = 4224064
gpgpu_n_tot_w_icount = 132002
gpgpu_n_stall_shd_mem = 3299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8140
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24419	W0_Idle:101583	W0_Scoreboard:173244	W1:8940	W2:182	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
single_issue_nums: WS0:65518	WS1:66484	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65120 {8:8140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 325600 {40:8140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 284 
max_icnt2mem_latency = 21 
maxmrqlatency = 12 
max_icnt2sh_latency = 9 
averagemflatency = 138 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:131 	3 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9237 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8801 	581 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9311 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         0         1         0         2         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         0         4         0         1         1         0         0         0         0         0         0         0         0         1         0         0 
dram[2]:         0         8         0         1         0         0         0         1         1         0         0         0         0         0         1         0 
dram[3]:         0         0         0         0         0         0         0         0         1         0         0         0         1         2         2         1 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0 
dram[5]:         0         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1751         0      3650         0      3699         0         0      1201         0         0         0      1282      1538         0         0         0 
dram[1]:         0       503      1921      1947      1951         0      1538      1854      1963         0         0         0         0      4603         0         0 
dram[2]:         0       769      1643      1804      1821      2297         0      2629      1127         0         0         0         0         0      1541      1896 
dram[3]:         0      1368      1407         0      2028      1872         0         0      1076      1613         0         0      3012      2024      1329      2306 
dram[4]:      1774         0      1840         0         0      2019         0         0         0         0         0         0      3301      5517         0         0 
dram[5]:         0      1729      1724      1735      1371      1374         0         0         0         0         0         0      1516         0         0         0 
average row accesses per activate:
dram[0]:  4.000000      -nan  1.333333      -nan  2.000000      -nan       inf  3.000000      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan       inf 
dram[1]:      -nan  2.500000  1.000000  1.000000  2.000000       inf  1.000000  1.000000  4.000000      -nan      -nan       inf       inf  1.000000      -nan      -nan 
dram[2]:      -nan  4.500000  2.000000  3.000000  3.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000 
dram[3]:      -nan  8.000000  1.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000  2.000000      -nan       inf  1.000000  3.000000  2.000000  1.000000 
dram[4]:  1.000000       inf  1.000000      -nan      -nan  3.000000      -nan      -nan      -nan       inf      -nan      -nan  1.000000  1.500000       inf      -nan 
dram[5]:      -nan  2.000000  4.000000  2.000000  3.000000  3.000000       inf      -nan      -nan       inf       inf      -nan  1.000000      -nan      -nan      -nan 
average row locality = 147/68 = 2.161765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       136       268       136       268       144       259       267       136       136       136       258       258       136       136       259
dram[1]:        136       268       259       268       267       259       259       258       258       136       136       258       259       268       136       136
dram[2]:        136       268       259       267       259       258       138       267       268       137       136       137       136       136       276       259
dram[3]:        136       136       259       136       260       259       139       278       284       258       137       259       268       268       267       268
dram[4]:        259       260       259       136       140       267       138       142       137       259       136       136       258       268       259       136
dram[5]:        136       267       268       267       270       259       259       137       137       259       259       136       258       136       136       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35747 n_nop=35699 n_act=16 n_pre=8 n_ref_event=37881296 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001343
n_activity=773 dram_eff=0.0621
bk0: 4a 35711i bk1: 0a 35750i bk2: 4a 35663i bk3: 0a 35743i bk4: 6a 35662i bk5: 0a 35741i bk6: 1a 35733i bk7: 3a 35708i bk8: 0a 35743i bk9: 0a 35746i bk10: 0a 35748i bk11: 1a 35735i bk12: 3a 35734i bk13: 0a 35748i bk14: 0a 35748i bk15: 2a 35737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.583333
Row_Buffer_Locality_read = 0.583333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026144
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001343 
total_CMD = 35747 
util_bw = 48 
Wasted_Col = 193 
Wasted_Row = 87 
Idle = 35419 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35747 
n_nop = 35699 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 8 
n_ref = 37881296 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 24 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.001343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000307718
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35747 n_nop=35699 n_act=17 n_pre=6 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001399
n_activity=738 dram_eff=0.06775
bk0: 0a 35746i bk1: 5a 35703i bk2: 1a 35733i bk3: 3a 35686i bk4: 2a 35709i bk5: 3a 35733i bk6: 1a 35734i bk7: 1a 35734i bk8: 4a 35735i bk9: 0a 35749i bk10: 0a 35749i bk11: 1a 35738i bk12: 1a 35736i bk13: 3a 35685i bk14: 0a 35743i bk15: 0a 35744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480000
Row_Buffer_Locality_read = 0.480000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037162
Bank_Level_Parallism_Col = 1.013953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013953 

BW Util details:
bwutil = 0.001399 
total_CMD = 35747 
util_bw = 50 
Wasted_Col = 202 
Wasted_Row = 64 
Idle = 35431 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35747 
n_nop = 35699 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 25 
Row_Bus_Util =  0.000643 
CoL_Bus_Util = 0.000699 
Either_Row_CoL_Bus_Util = 0.001343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35747 n_nop=35686 n_act=18 n_pre=9 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001902
n_activity=877 dram_eff=0.07754
bk0: 0a 35747i bk1: 9a 35700i bk2: 2a 35734i bk3: 3a 35710i bk4: 3a 35735i bk5: 2a 35735i bk6: 0a 35748i bk7: 4a 35661i bk8: 3a 35681i bk9: 0a 35742i bk10: 0a 35745i bk11: 0a 35747i bk12: 0a 35748i bk13: 0a 35749i bk14: 6a 35676i bk15: 2a 35733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010582
Bank_Level_Parallism_Col = 1.008264
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008264 

BW Util details:
bwutil = 0.001902 
total_CMD = 35747 
util_bw = 68 
Wasted_Col = 217 
Wasted_Row = 119 
Idle = 35343 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35747 
n_nop = 35686 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 9 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 34 
Row_Bus_Util =  0.000755 
CoL_Bus_Util = 0.000951 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35747 n_nop=35688 n_act=19 n_pre=8 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00179
n_activity=851 dram_eff=0.07521
bk0: 0a 35743i bk1: 8a 35721i bk2: 1a 35733i bk3: 0a 35745i bk4: 2a 35734i bk5: 1a 35734i bk6: 0a 35746i bk7: 0a 35748i bk8: 2a 35697i bk9: 2a 35735i bk10: 0a 35751i bk11: 2a 35740i bk12: 4a 35664i bk13: 3a 35706i bk14: 4a 35706i bk15: 3a 35680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043478
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001790 
total_CMD = 35747 
util_bw = 64 
Wasted_Col = 225 
Wasted_Row = 103 
Idle = 35355 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35747 
n_nop = 35688 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 8 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 32 
Row_Bus_Util =  0.000755 
CoL_Bus_Util = 0.000895 
Either_Row_CoL_Bus_Util = 0.001650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35747 n_nop=35720 n_act=11 n_pre=3 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007273
n_activity=488 dram_eff=0.05328
bk0: 1a 35734i bk1: 2a 35732i bk2: 1a 35734i bk3: 0a 35746i bk4: 0a 35748i bk5: 3a 35711i bk6: 0a 35745i bk7: 0a 35747i bk8: 0a 35748i bk9: 1a 35735i bk10: 0a 35747i bk11: 0a 35748i bk12: 1a 35735i bk13: 3a 35686i bk14: 1a 35731i bk15: 0a 35745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538462
Row_Buffer_Locality_read = 0.538462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000727 
total_CMD = 35747 
util_bw = 26 
Wasted_Col = 133 
Wasted_Row = 36 
Idle = 35552 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35747 
n_nop = 35720 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 13 
Row_Bus_Util =  0.000392 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000755 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000335693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35747 n_nop=35711 n_act=13 n_pre=4 n_ref_event=4562280503665652019 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001063
n_activity=429 dram_eff=0.08858
bk0: 0a 35752i bk1: 2a 35715i bk2: 4a 35715i bk3: 2a 35709i bk4: 3a 35708i bk5: 3a 35731i bk6: 2a 35733i bk7: 0a 35744i bk8: 0a 35746i bk9: 1a 35734i bk10: 1a 35732i bk11: 0a 35744i bk12: 1a 35734i bk13: 0a 35745i bk14: 0a 35748i bk15: 0a 35748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684211
Row_Buffer_Locality_read = 0.684211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368098
Bank_Level_Parallism_Col = 117.024834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.365688 

BW Util details:
bwutil = 0.001063 
total_CMD = 35747 
util_bw = 38 
Wasted_Col = 123 
Wasted_Row = 16 
Idle = 35570 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35747 
n_nop = 35711 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 4562280503665652019 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 19 
Row_Bus_Util =  0.000476 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.001007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 903, Miss = 18, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 634, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 706, Miss = 9, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 820, Miss = 16, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 734, Miss = 14, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1255, Miss = 20, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 719, Miss = 13, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 898, Miss = 19, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[8]: Access = 704, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 760, Miss = 9, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 752, Miss = 11, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 752, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9637
L2_total_cache_misses = 147
L2_total_cache_miss_rate = 0.0153
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9637
icnt_total_pkts_simt_to_mem=9397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03052
	minimum = 5
	maximum = 10
Network latency average = 5.03031
	minimum = 5
	maximum = 10
Slowest packet = 9579
Flit latency average = 5.03031
	minimum = 5
	maximum = 10
Slowest flit = 9579
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0314725
	minimum = 0.0178859 (at node 10)
	maximum = 0.0638526 (at node 20)
Accepted packet rate average = 0.0314725
	minimum = 0.0184225 (at node 10)
	maximum = 0.0617063 (at node 20)
Injected flit rate average = 0.0314725
	minimum = 0.0178859 (at node 10)
	maximum = 0.0638526 (at node 20)
Accepted flit rate average= 0.0314725
	minimum = 0.0184225 (at node 10)
	maximum = 0.0617063 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.0878 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12.3333 (3 samples)
Network latency average = 5.08701 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12.3333 (3 samples)
Flit latency average = 5.08701 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0253061 (3 samples)
	minimum = 0.0175972 (3 samples)
	maximum = 0.0440038 (3 samples)
Accepted packet rate average = 0.0253061 (3 samples)
	minimum = 0.0182255 (3 samples)
	maximum = 0.0418839 (3 samples)
Injected flit rate average = 0.0253061 (3 samples)
	minimum = 0.0175972 (3 samples)
	maximum = 0.0440038 (3 samples)
Accepted flit rate average = 0.0253061 (3 samples)
	minimum = 0.0182255 (3 samples)
	maximum = 0.0418839 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 374433 (inst/sec)
gpgpu_simulation_rate = 2708 (cycle/sec)
gpgpu_silicon_slowdown = 258493x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 22543
gpu_sim_insn = 1382700
gpu_ipc =      61.3361
gpu_tot_sim_cycle = 49626
gpu_tot_sim_insn = 5127031
gpu_tot_ipc =     103.3134
gpu_tot_issued_cta = 1024
gpu_occupancy = 29.2215% 
gpu_tot_occupancy = 32.7631% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1758
partiton_level_parallism_total  =       1.1777
partiton_level_parallism_util =       2.9055
partiton_level_parallism_util_total  =       2.6073
L2_BW  =      48.7389 GB/Sec
L2_BW_total  =      26.4899 GB/Sec
gpu_total_sim_rate=284835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 151542
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 150064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 151542

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
761, 297, 180, 180, 180, 486, 339, 180, 481, 439, 397, 608, 439, 397, 470, 577, 240, 483, 240, 652, 399, 240, 399, 240, 220, 379, 379, 389, 316, 220, 400, 601, 484, 378, 537, 747, 378, 472, 240, 357, 423, 410, 220, 442, 410, 463, 220, 379, 
gpgpu_n_tot_thrd_icount = 9022400
gpgpu_n_tot_w_icount = 281950
gpgpu_n_stall_shd_mem = 12637
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40700
gpgpu_n_mem_write_global = 17657
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 295310
gpgpu_n_store_insn = 19460
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9383
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34012	W0_Idle:134918	W0_Scoreboard:577172	W1:89857	W2:21108	W3:5849	W4:1069	W5:227	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163840
single_issue_nums: WS0:139145	WS1:142805	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 325600 {8:40700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 706280 {40:17657,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1628000 {40:40700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141256 {8:17657,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 306 
max_icnt2mem_latency = 48 
maxmrqlatency = 45 
max_icnt2sh_latency = 22 
averagemflatency = 141 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:1792 	38 	13 	43 	84 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57505 	882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	39751 	16884 	1625 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53946 	4374 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         4         3        13        12         3         3         2         2         4         1         3         5         6         7         3 
dram[1]:         5        10        10        13         4        11         1         2         4         3         6         3         4         8         4         9 
dram[2]:         2        11        13         8        12         9         3         5         3         5         5         5         6         6        10         8 
dram[3]:         9         8         5        21        16        12         0         2         3         4         3         6         5         9         6         2 
dram[4]:        18        13         9        10         3        11         5         3         4         3         1         4         6        10         8        10 
dram[5]:        12         5        12        12        15        17         5         2         2         3         1         3         3         7         9         8 
maximum service time to same row:
dram[0]:      4937      4888      5345      6074      3699      7638      5482      2628      6834      5894      9069      4046      3581      4087      2694      5644 
dram[1]:      4984      5993      5913      6900      5953      7581      5963      3617      4247      2619      4885      4669      2693      4603      3968      9588 
dram[2]:      5422      2180      6577      6512      5807      6604      3244      2681      2477      4444      4413      3772      3703      5210      3922      4668 
dram[3]:      6538      8336      5715      5508      4903      4108      8065      4581      4440     11459      3520      7521      3339      2939      4059      2306 
dram[4]:      4923      5364      6490      5995      5581      5526      1807      4596      4322      3788      3942      3587      4524      5517      4591      5092 
dram[5]:      3353      5365      5398      4928      6250      3555      8065      3875      6972      3820      3786      1689      3503      3680      4128      3470 
average row accesses per activate:
dram[0]:  3.444444  2.250000  4.285714  3.400000  2.384615  7.000000  3.250000  1.777778  4.500000  3.000000  5.000000  2.000000  2.666667  3.833333  2.000000  2.000000 
dram[1]:  8.333333  4.333333  2.600000  3.090909  4.600000  3.714286  1.750000  1.333333  1.714286  3.200000  5.500000  8.500000  3.600000  3.166667  2.272727  3.250000 
dram[2]:  5.666667  3.307692  4.285714  5.000000  3.833333  2.666667  2.500000  2.000000  2.400000  7.000000  1.888889  2.142857  2.200000  2.750000  2.500000  2.750000 
dram[3]:  4.250000  3.600000  5.000000  8.000000  2.733333  3.700000  4.000000  1.428571  3.600000  2.200000  1.636364  2.428571  1.571429  2.272727  1.909091  1.166667 
dram[4]:  4.428571  3.625000  2.818182  6.000000  3.400000  3.090909  2.750000  3.500000  2.400000  4.500000  2.500000  1.833333  2.571429  3.000000  1.818182  5.333333 
dram[5]:  2.875000  1.846154  4.571429  2.571429  6.000000  4.285714 17.000000  1.500000  3.333333  2.800000  1.666667  1.500000  1.833333  2.750000  4.666667  2.111111 
average row locality = 1973/666 = 2.962462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         0         0         0         0         0         0         1         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
total dram writes = 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none       66201    none      none      none      764224    none      none      none      none      none      none      none       35437    none      none  
dram[3]:     none      none      none      none      129827    none      none      none      none      none      none      none       46162    none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none       54472    none      none  
dram[5]:      69721    none      none      none      none      none      none      none      none      none      none      none       33522    none      none      none  
maximum mf latency per bank:
dram[0]:        270       269       272       272       277       287       268       273       285       273       281       296       300       278       272       306
dram[1]:        269       271       272       269       271       286       269       270       270       272       267       272       269       268       271       271
dram[2]:        270       274       270       273       279       290       269       272       268       269       270       278       286       271       276       276
dram[3]:        269       294       270       271       281       282       259       278       284       270       272       270       287       269       271       268
dram[4]:        268       269       272       270       270       276       274       271       268       270       269       269       299       270       272       268
dram[5]:        271       273       295       280       292       276       272       269       270       270       276       268       273       270       275       270
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65503 n_nop=64941 n_act=125 n_pre=109 n_ref_event=37881296 n_req=328 n_rd=327 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01001
n_activity=6722 dram_eff=0.09759
bk0: 30a 65254i bk1: 18a 65287i bk2: 30a 65299i bk3: 34a 65246i bk4: 31a 65154i bk5: 14a 65411i bk6: 13a 65370i bk7: 16a 65253i bk8: 18a 65356i bk9: 15a 65383i bk10: 5a 65475i bk11: 12a 65372i bk12: 24a 65291i bk13: 23a 65370i bk14: 20a 65269i bk15: 24a 65181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649390
Row_Buffer_Locality_read = 0.651376
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.089191
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.003039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010015 
total_CMD = 65503 
util_bw = 656 
Wasted_Col = 1423 
Wasted_Row = 1175 
Idle = 62249 

BW Util Bottlenecks: 
RCDc_limit = 1425 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65503 
n_nop = 64941 
Read = 327 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 125 
n_pre = 109 
n_ref = 37881296 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 328 
Row_Bus_Util =  0.003572 
CoL_Bus_Util = 0.005007 
Either_Row_CoL_Bus_Util = 0.008580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00822863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65503 n_nop=64988 n_act=106 n_pre=90 n_ref_event=0 n_req=319 n_rd=318 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.00974
n_activity=6348 dram_eff=0.1005
bk0: 25a 65402i bk1: 26a 65359i bk2: 39a 65133i bk3: 34a 65209i bk4: 23a 65343i bk5: 25a 65303i bk6: 7a 65403i bk7: 8a 65362i bk8: 12a 65341i bk9: 16a 65362i bk10: 11a 65437i bk11: 17a 65439i bk12: 18a 65367i bk13: 19a 65367i bk14: 25a 65236i bk15: 13a 65405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689655
Row_Buffer_Locality_read = 0.691824
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.043657
Bank_Level_Parallism_Col = 1.021684
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.004464
GrpLevelPara = 1.019133 

BW Util details:
bwutil = 0.009740 
total_CMD = 65503 
util_bw = 638 
Wasted_Col = 1279 
Wasted_Row = 1001 
Idle = 62585 

BW Util Bottlenecks: 
RCDc_limit = 1228 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65503 
n_nop = 64988 
Read = 318 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 319 
Row_Bus_Util =  0.002992 
CoL_Bus_Util = 0.004870 
Either_Row_CoL_Bus_Util = 0.007862 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00729738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65503 n_nop=64929 n_act=122 n_pre=106 n_ref_event=0 n_req=345 n_rd=342 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.01056
n_activity=6659 dram_eff=0.1039
bk0: 17a 65407i bk1: 42a 65162i bk2: 30a 65324i bk3: 30a 65328i bk4: 23a 65364i bk5: 31a 65204i bk6: 10a 65378i bk7: 22a 65233i bk8: 12a 65377i bk9: 14a 65438i bk10: 17a 65290i bk11: 15a 65336i bk12: 22a 65248i bk13: 10a 65388i bk14: 25a 65261i bk15: 22a 65307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660870
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.089808
Bank_Level_Parallism_Col = 1.050175
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.018670
GrpLevelPara = 1.043174 

BW Util details:
bwutil = 0.010564 
total_CMD = 65503 
util_bw = 692 
Wasted_Col = 1397 
Wasted_Row = 1134 
Idle = 62280 

BW Util Bottlenecks: 
RCDc_limit = 1366 
RCDWRc_limit = 20 
WTRc_limit = 0 
RTWc_limit = 10 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 65503 
n_nop = 64929 
Read = 342 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 345 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 346 
Row_Bus_Util =  0.003481 
CoL_Bus_Util = 0.005282 
Either_Row_CoL_Bus_Util = 0.008763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00830496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65503 n_nop=64916 n_act=131 n_pre=115 n_ref_event=0 n_req=341 n_rd=334 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.01041
n_activity=6798 dram_eff=0.1003
bk0: 17a 65379i bk1: 35a 65233i bk2: 25a 65369i bk3: 32a 65368i bk4: 40a 65112i bk5: 37a 65229i bk6: 4a 65477i bk7: 10a 65340i bk8: 18a 65348i bk9: 10a 65389i bk10: 17a 65254i bk11: 17a 65317i bk12: 20a 65150i bk13: 24a 65192i bk14: 21a 65224i bk15: 7a 65352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.630499
Row_Buffer_Locality_read = 0.643713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.099439
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.017544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010412 
total_CMD = 65503 
util_bw = 682 
Wasted_Col = 1533 
Wasted_Row = 1225 
Idle = 62063 

BW Util Bottlenecks: 
RCDc_limit = 1444 
RCDWRc_limit = 44 
WTRc_limit = 9 
RTWc_limit = 48 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 9 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 65503 
n_nop = 64916 
Read = 334 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 341 
total_req = 341 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 341 
Row_Bus_Util =  0.003756 
CoL_Bus_Util = 0.005206 
Either_Row_CoL_Bus_Util = 0.008961 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00890036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65503 n_nop=64965 n_act=113 n_pre=97 n_ref_event=0 n_req=328 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.01001
n_activity=6033 dram_eff=0.1087
bk0: 31a 65324i bk1: 29a 65283i bk2: 30a 65234i bk3: 24a 65357i bk4: 17a 65352i bk5: 34a 65208i bk6: 11a 65378i bk7: 21a 65332i bk8: 12a 65379i bk9: 18a 65381i bk10: 5a 65470i bk11: 11a 65376i bk12: 18a 65327i bk13: 29a 65231i bk14: 18a 65207i bk15: 16a 65433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682927
Row_Buffer_Locality_read = 0.691358
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.109716
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.009119
write_to_read_ratio_blp_rw_average = 0.028889
GrpLevelPara = 1.050159 

BW Util details:
bwutil = 0.010015 
total_CMD = 65503 
util_bw = 656 
Wasted_Col = 1276 
Wasted_Row = 1017 
Idle = 62554 

BW Util Bottlenecks: 
RCDc_limit = 1249 
RCDWRc_limit = 26 
WTRc_limit = 5 
RTWc_limit = 21 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 5 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 65503 
n_nop = 64965 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 113 
n_pre = 97 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 328 
Row_Bus_Util =  0.003206 
CoL_Bus_Util = 0.005007 
Either_Row_CoL_Bus_Util = 0.008213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0054654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65503 n_nop=64980 n_act=114 n_pre=98 n_ref_event=4562280503665652019 n_req=312 n_rd=309 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.009526
n_activity=5883 dram_eff=0.1061
bk0: 22a 65278i bk1: 23a 65162i bk2: 32a 65278i bk3: 36a 65105i bk4: 24a 65357i bk5: 30a 65310i bk6: 17a 65447i bk7: 6a 65389i bk8: 10a 65434i bk9: 14a 65367i bk10: 10a 65333i bk11: 6a 65413i bk12: 10a 65362i bk13: 22a 65321i bk14: 28a 65365i bk15: 19a 65298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663462
Row_Buffer_Locality_read = 0.669903
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.134529
Bank_Level_Parallism_Col = 28.513094
Bank_Level_Parallism_Ready = 1.006329
write_to_read_ratio_blp_rw_average = 0.020577
GrpLevelPara = 0.875468 

BW Util details:
bwutil = 0.009526 
total_CMD = 65503 
util_bw = 624 
Wasted_Col = 1290 
Wasted_Row = 987 
Idle = 62602 

BW Util Bottlenecks: 
RCDc_limit = 1279 
RCDWRc_limit = 19 
WTRc_limit = 0 
RTWc_limit = 22 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 65503 
n_nop = 64980 
Read = 309 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 114 
n_pre = 98 
n_ref = 4562280503665652019 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 312 
Row_Bus_Util =  0.003236 
CoL_Bus_Util = 0.004763 
Either_Row_CoL_Bus_Util = 0.007984 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001912 
queue_avg = 0.005984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00598446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594, Miss = 174, Miss_rate = 0.038, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 4246, Miss = 158, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4519, Miss = 160, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4334, Miss = 166, Miss_rate = 0.038, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 4533, Miss = 157, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9317, Miss = 192, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 4460, Miss = 171, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4806, Miss = 180, Miss_rate = 0.037, Pending_hits = 12, Reservation_fails = 101
L2_cache_bank[8]: Access = 4278, Miss = 154, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4667, Miss = 187, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4445, Miss = 156, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4488, Miss = 164, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 58687
L2_total_cache_misses = 2019
L2_total_cache_miss_rate = 0.0344
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 495
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40700
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17657
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=58687
icnt_total_pkts_simt_to_mem=58447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.7647
	minimum = 5
	maximum = 46
Network latency average = 5.7647
	minimum = 5
	maximum = 46
Slowest packet = 78570
Flit latency average = 5.7647
	minimum = 5
	maximum = 46
Slowest flit = 78570
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.161173
	minimum = 0.100519 (at node 6)
	maximum = 0.357628 (at node 20)
Accepted packet rate average = 0.161173
	minimum = 0.100519 (at node 6)
	maximum = 0.357628 (at node 20)
Injected flit rate average = 0.161173
	minimum = 0.100519 (at node 6)
	maximum = 0.357628 (at node 20)
Accepted flit rate average= 0.161173
	minimum = 0.100519 (at node 6)
	maximum = 0.357628 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.25703 (4 samples)
	minimum = 5 (4 samples)
	maximum = 20.75 (4 samples)
Network latency average = 5.25643 (4 samples)
	minimum = 5 (4 samples)
	maximum = 20.75 (4 samples)
Flit latency average = 5.25643 (4 samples)
	minimum = 5 (4 samples)
	maximum = 20.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0592729 (4 samples)
	minimum = 0.0383277 (4 samples)
	maximum = 0.12241 (4 samples)
Accepted packet rate average = 0.0592729 (4 samples)
	minimum = 0.0387989 (4 samples)
	maximum = 0.12082 (4 samples)
Injected flit rate average = 0.0592729 (4 samples)
	minimum = 0.0383277 (4 samples)
	maximum = 0.12241 (4 samples)
Accepted flit rate average = 0.0592729 (4 samples)
	minimum = 0.0387989 (4 samples)
	maximum = 0.12082 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 284835 (inst/sec)
gpgpu_simulation_rate = 2757 (cycle/sec)
gpgpu_silicon_slowdown = 253899x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 5: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 103956
gpu_sim_insn = 3759748
gpu_ipc =      36.1667
gpu_tot_sim_cycle = 153582
gpu_tot_sim_insn = 8886779
gpu_tot_ipc =      57.8634
gpu_tot_issued_cta = 1280
gpu_occupancy = 71.0949% 
gpu_tot_occupancy = 61.1207% 
max_total_param_size = 0
gpu_stall_dramfull = 17490
gpu_stall_icnt2sh    = 22769
partiton_level_parallism =       6.1483
partiton_level_parallism_total  =       4.5422
partiton_level_parallism_util =       6.6860
partiton_level_parallism_util_total  =       5.9112
L2_BW  =     137.7209 GB/Sec
L2_BW_total  =     101.7795 GB/Sec
gpu_total_sim_rate=123427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 414148
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 412670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 414148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1348, 981, 989, 957, 810, 1052, 1106, 947, 1195, 1175, 1322, 1396, 1321, 1059, 1195, 1270, 1017, 1187, 1039, 1483, 1304, 882, 1008, 976, 904, 1157, 1157, 1135, 1062, 914, 1083, 1443, 1209, 1177, 1315, 1524, 1177, 1250, 828, 1240, 906, 851, 745, 957, 915, 915, 736, 842, 
gpgpu_n_tot_thrd_icount = 25098912
gpgpu_n_tot_w_icount = 784341
gpgpu_n_stall_shd_mem = 1079725
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 478199
gpgpu_n_mem_write_global = 219306
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 912839
gpgpu_n_store_insn = 324375
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 482007
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1844837	W0_Idle:159573	W0_Scoreboard:1161831	W1:193140	W2:86620	W3:57398	W4:37947	W5:29466	W6:24458	W7:22212	W8:18003	W9:16142	W10:13570	W11:11934	W12:9825	W13:9216	W14:7839	W15:6662	W16:6083	W17:6471	W18:4933	W19:4020	W20:3697	W21:2999	W22:2374	W23:1870	W24:1089	W25:913	W26:561	W27:99	W28:0	W29:0	W30:0	W31:0	W32:204800
single_issue_nums: WS0:388863	WS1:395478	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3825592 {8:478199,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8772240 {40:219306,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19127960 {40:478199,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1754448 {8:219306,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 890 
max_icnt2mem_latency = 520 
maxmrqlatency = 472 
max_icnt2sh_latency = 145 
averagemflatency = 303 
avg_icnt2mem_latency = 133 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 24 
mrq_lat_table:37333 	2866 	2260 	4243 	13710 	3210 	952 	522 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	173730 	469400 	54405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54123 	37457 	16140 	18829 	119925 	417100 	34020 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160617 	253988 	143543 	62119 	76649 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	141 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        30        44        31        29        27        33        64        75        81        37        42        30        27        43        40 
dram[1]:        24        46        35        46        30        24        81        32        38        76        53        79        30        30        28        45 
dram[2]:        35        38        34        39        49        31        61        39        50       158        50        32        41        30        24        32 
dram[3]:        36        29        47        44        33        35        30        35        63        87        45        40        31        22        29        43 
dram[4]:        35        29        38        33        36        27        36        55        80        25        67        42        23        29        27        29 
dram[5]:        40        36        44        27        37        40        85        50        73        70        33        36        28        25        49        34 
maximum service time to same row:
dram[0]:      4937      4888      5915      7309      4894      7638     12156     24916     13887      5894      9069      8534      4453      6496      8140      5744 
dram[1]:      6077      5993      5913      6900      5953      7581     11958      5184      4247      6478      8762     10995      4073      4603      6265      9588 
dram[2]:      5422      2180      6577      6512      7053      6604     12194     10284      6450     26392      4413      4298      4415      5210      3922      4668 
dram[3]:      6538      8336      5715      7247      6556      4663      8730      5724      4440     11459      6377      7521      5865      3971      9245      6512 
dram[4]:      5688      5364      6490      5995      5581      5526      4717     10974      4322      3788      3967      4457     11561      5517      4591      5307 
dram[5]:      3556      5365      5398      4928      7054      3555     16040      9589      6972      7985     10130      4553      5293      7018     11217      3470 
average row accesses per activate:
dram[0]:  4.142857  4.336586  4.727811  4.607527  3.917127  4.168605  4.100917  4.423530  5.265957  4.320000  3.187919  3.251534  3.419048  3.324201  4.187500  3.916201 
dram[1]:  3.836364  4.699531  4.587879  4.301435  4.129412  4.417143  5.934426  4.247423  5.222222  5.408163  4.394231  4.462185  3.271493  3.103175  3.967532  4.046783 
dram[2]:  4.558659  3.910653  4.597633  3.858736  4.887324  3.655738  4.723684  3.808333  4.987500  4.542484  3.856061  3.297436  3.676136  2.831715  3.675824  3.757991 
dram[3]:  4.481865  4.208333  4.677248  4.384615  4.192983  4.036082  4.183673  3.991803  4.416667  4.174242  3.316456  3.409357  3.167382  3.076046  4.011696  3.735160 
dram[4]:  4.400000  4.000000  4.548023  5.208861  4.171779  3.668449  4.010000  4.662500  4.809917  4.388889  3.785714  3.787234  3.326087  3.122807  3.696629  3.763158 
dram[5]:  3.909483  3.778723  4.279570  4.378788  4.203390  3.961111  5.878788  4.622222  4.428571  4.732143  3.820513  3.601307  3.043478  3.348214  3.520000  3.897850 
average row locality = 65150/16323 = 3.991301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       102       109        81        96       103        98        31        21         6        12        63        67       122       116        75        86 
dram[1]:        96       122        74        87        96        91        19        26         9        12        51        64       107       130        71        88 
dram[2]:       109       139        82       122        80       119        25        37         4        15        67        83       105       146        81       115 
dram[3]:       111       119        95       100       102       102        37        46        10        12        54        78       133       131        96       105 
dram[4]:        96       106        84        95        89        75        38        24        15        18        52        67       120       126        80        90 
dram[5]:       119       110        78       103        99        92        19        31        10        13        61        68       125       107        76        92 
total dram writes = 7369
bank skew: 146/4 = 36.50
chip skew: 1331/1143 = 1.16
average mf latency per bank:
dram[0]:      18258     16529     23131     18899     19306     20284     71827    102332    484236    240948     29480     27200     11527     11605     20503     19033
dram[1]:      18601     15745     25329     22906     21162     23197    113314     83137    324202    242990     36691     28480     12715     10912     22260     18157
dram[2]:      17033     24595     22515     28465     25850    117877     86956    103656    724918    361015     28752     39795     13327     16366     19834     25913
dram[3]:      16699     15616     20200     19280     19746     21007     58777     48065    296821    244556     34172     23452     10308     10911     16601     15271
dram[4]:      19859     17316     22025     20121     21615     26769     57878     90125    199825    166101     34406     27615     12157     11364     19638     17712
dram[5]:      16070     16922     24844     17919     20484     22065    114920     70985    294092    228209     28412     27187     11008     13525     20218     18079
maximum mf latency per bank:
dram[0]:        610       560       583       595       610       601       598       655       550       583       667       607       645       604       596       591
dram[1]:        571       610       568       616       619       614       561       618       573       583       537       561       561       585       648       621
dram[2]:        825       875       725       871       570       841       629       835       604       858       607       864       549       890       581       827
dram[3]:        592       647       575       611       602       590       586       604       559       582       582       615       602       614       579       582
dram[4]:        607       652       603       563       587       694       584       569       566       560       575       565       634       622       574       585
dram[5]:        598       572       574       572       757       562       662       625       676       631       562       643       651       653       596       599
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202724 n_nop=186622 n_act=2610 n_pre=2594 n_ref_event=37881296 n_req=10454 n_rd=9481 n_rd_L2_A=0 n_write=0 n_wr_bk=1570 bw_util=0.109
n_activity=85994 dram_eff=0.257
bk0: 773a 193875i bk1: 788a 193746i bk2: 735a 195096i bk3: 765a 194240i bk4: 631a 195204i bk5: 641a 195419i bk6: 429a 197932i bk7: 363a 199249i bk8: 491a 199208i bk9: 532a 198382i bk10: 429a 196963i bk11: 475a 196704i bk12: 622a 193809i bk13: 629a 193967i bk14: 543a 196468i bk15: 635a 195179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751291
Row_Buffer_Locality_read = 0.792638
Row_Buffer_Locality_write = 0.348407
Bank_Level_Parallism = 1.891307
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109025 
total_CMD = 202724 
util_bw = 22102 
Wasted_Col = 27361 
Wasted_Row = 14063 
Idle = 139198 

BW Util Bottlenecks: 
RCDc_limit = 18883 
RCDWRc_limit = 3036 
WTRc_limit = 4366 
RTWc_limit = 9144 
CCDLc_limit = 5757 
rwq = 0 
CCDLc_limit_alone = 4579 
WTRc_limit_alone = 4170 
RTWc_limit_alone = 8162 

Commands details: 
total_CMD = 202724 
n_nop = 186622 
Read = 9481 
Write = 0 
L2_Alloc = 0 
L2_WB = 1570 
n_act = 2610 
n_pre = 2594 
n_ref = 37881296 
n_req = 10454 
total_req = 11051 

Dual Bus Interface Util: 
issued_total_row = 5204 
issued_total_col = 11051 
Row_Bus_Util =  0.025670 
CoL_Bus_Util = 0.054513 
Either_Row_CoL_Bus_Util = 0.079428 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.009502 
queue_avg = 0.711371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.711371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202724 n_nop=186637 n_act=2535 n_pre=2519 n_ref_event=0 n_req=10593 n_rd=9629 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.1102
n_activity=84843 dram_eff=0.2633
bk0: 753a 193412i bk1: 901a 193258i bk2: 700a 195652i bk3: 812a 193908i bk4: 624a 195352i bk5: 687a 194667i bk6: 352a 199758i bk7: 399a 198856i bk8: 511a 199096i bk9: 523a 199148i bk10: 419a 198220i bk11: 482a 197763i bk12: 622a 194153i bk13: 677a 192768i bk14: 551a 196321i bk15: 616a 195725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761352
Row_Buffer_Locality_read = 0.803303
Row_Buffer_Locality_write = 0.342324
Bank_Level_Parallism = 1.869498
Bank_Level_Parallism_Col = 1.651138
Bank_Level_Parallism_Ready = 1.178360
write_to_read_ratio_blp_rw_average = 0.274024
GrpLevelPara = 1.371797 

BW Util details:
bwutil = 0.110189 
total_CMD = 202724 
util_bw = 22338 
Wasted_Col = 26685 
Wasted_Row = 13882 
Idle = 139819 

BW Util Bottlenecks: 
RCDc_limit = 17816 
RCDWRc_limit = 3107 
WTRc_limit = 4132 
RTWc_limit = 9732 
CCDLc_limit = 6086 
rwq = 0 
CCDLc_limit_alone = 4753 
WTRc_limit_alone = 3910 
RTWc_limit_alone = 8621 

Commands details: 
total_CMD = 202724 
n_nop = 186637 
Read = 9629 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 2535 
n_pre = 2519 
n_ref = 0 
n_req = 10593 
total_req = 11169 

Dual Bus Interface Util: 
issued_total_row = 5054 
issued_total_col = 11169 
Row_Bus_Util =  0.024930 
CoL_Bus_Util = 0.055095 
Either_Row_CoL_Bus_Util = 0.079354 
Issued_on_Two_Bus_Simul_Util = 0.000671 
issued_two_Eff = 0.008454 
queue_avg = 0.665210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.66521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202724 n_nop=184932 n_act=2941 n_pre=2925 n_ref_event=0 n_req=11431 n_rd=10303 n_rd_L2_A=0 n_write=0 n_wr_bk=1804 bw_util=0.1194
n_activity=92998 dram_eff=0.2604
bk0: 728a 194641i bk1: 1007a 190666i bk2: 705a 194795i bk3: 927a 191776i bk4: 633a 196294i bk5: 790a 192946i bk6: 345a 198977i bk7: 435a 198224i bk8: 396a 199865i bk9: 682a 197261i bk10: 459a 197334i bk11: 577a 195343i bk12: 559a 195564i bk13: 732a 190317i bk14: 607a 195526i bk15: 721a 193321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743155
Row_Buffer_Locality_read = 0.786276
Row_Buffer_Locality_write = 0.349291
Bank_Level_Parallism = 1.886886
Bank_Level_Parallism_Col = 1.654747
Bank_Level_Parallism_Ready = 1.199332
write_to_read_ratio_blp_rw_average = 0.276544
GrpLevelPara = 1.372476 

BW Util details:
bwutil = 0.119443 
total_CMD = 202724 
util_bw = 24214 
Wasted_Col = 30803 
Wasted_Row = 15744 
Idle = 131963 

BW Util Bottlenecks: 
RCDc_limit = 20896 
RCDWRc_limit = 3625 
WTRc_limit = 5481 
RTWc_limit = 11155 
CCDLc_limit = 5883 
rwq = 0 
CCDLc_limit_alone = 4590 
WTRc_limit_alone = 5239 
RTWc_limit_alone = 10104 

Commands details: 
total_CMD = 202724 
n_nop = 184932 
Read = 10303 
Write = 0 
L2_Alloc = 0 
L2_WB = 1804 
n_act = 2941 
n_pre = 2925 
n_ref = 0 
n_req = 11431 
total_req = 12107 

Dual Bus Interface Util: 
issued_total_row = 5866 
issued_total_col = 12107 
Row_Bus_Util =  0.028936 
CoL_Bus_Util = 0.059722 
Either_Row_CoL_Bus_Util = 0.087765 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.010173 
queue_avg = 0.786690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.78669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202724 n_nop=185028 n_act=2913 n_pre=2897 n_ref_event=0 n_req=11421 n_rd=10266 n_rd_L2_A=0 n_write=0 n_wr_bk=1827 bw_util=0.1193
n_activity=89755 dram_eff=0.2695
bk0: 771a 194234i bk1: 904a 192283i bk2: 791a 194772i bk3: 923a 192750i bk4: 629a 194902i bk5: 699a 194635i bk6: 391a 198619i bk7: 462a 198003i bk8: 523a 198369i bk9: 542a 197789i bk10: 477a 197072i bk11: 526a 196007i bk12: 626a 193901i bk13: 689a 191465i bk14: 606a 195263i bk15: 707a 193437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745381
Row_Buffer_Locality_read = 0.790376
Row_Buffer_Locality_write = 0.345455
Bank_Level_Parallism = 1.938095
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.201141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119305 
total_CMD = 202724 
util_bw = 24186 
Wasted_Col = 29734 
Wasted_Row = 14546 
Idle = 134258 

BW Util Bottlenecks: 
RCDc_limit = 20000 
RCDWRc_limit = 3590 
WTRc_limit = 6072 
RTWc_limit = 10457 
CCDLc_limit = 6563 
rwq = 0 
CCDLc_limit_alone = 5226 
WTRc_limit_alone = 5808 
RTWc_limit_alone = 9384 

Commands details: 
total_CMD = 202724 
n_nop = 185028 
Read = 10266 
Write = 0 
L2_Alloc = 0 
L2_WB = 1827 
n_act = 2913 
n_pre = 2897 
n_ref = 0 
n_req = 11421 
total_req = 12093 

Dual Bus Interface Util: 
issued_total_row = 5810 
issued_total_col = 12093 
Row_Bus_Util =  0.028660 
CoL_Bus_Util = 0.059653 
Either_Row_CoL_Bus_Util = 0.087291 
Issued_on_Two_Bus_Simul_Util = 0.001021 
issued_two_Eff = 0.011698 
queue_avg = 0.771581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.771581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202724 n_nop=186431 n_act=2650 n_pre=2634 n_ref_event=0 n_req=10585 n_rd=9578 n_rd_L2_A=0 n_write=0 n_wr_bk=1596 bw_util=0.1102
n_activity=84378 dram_eff=0.2649
bk0: 789a 193804i bk1: 790a 193132i bk2: 728a 194940i bk3: 752a 195826i bk4: 591a 195688i bk5: 617a 195588i bk6: 378a 198872i bk7: 361a 199404i bk8: 571a 198082i bk9: 543a 198371i bk10: 486a 197011i bk11: 484a 197043i bk12: 657a 193014i bk13: 607a 193469i bk14: 589a 195219i bk15: 635a 194952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750496
Row_Buffer_Locality_read = 0.792650
Row_Buffer_Locality_write = 0.349553
Bank_Level_Parallism = 1.948387
Bank_Level_Parallism_Col = 1.682868
Bank_Level_Parallism_Ready = 1.200706
write_to_read_ratio_blp_rw_average = 0.266682
GrpLevelPara = 1.383936 

BW Util details:
bwutil = 0.110239 
total_CMD = 202724 
util_bw = 22348 
Wasted_Col = 26887 
Wasted_Row = 13121 
Idle = 140368 

BW Util Bottlenecks: 
RCDc_limit = 18605 
RCDWRc_limit = 3108 
WTRc_limit = 5038 
RTWc_limit = 9722 
CCDLc_limit = 5999 
rwq = 0 
CCDLc_limit_alone = 4700 
WTRc_limit_alone = 4789 
RTWc_limit_alone = 8672 

Commands details: 
total_CMD = 202724 
n_nop = 186431 
Read = 9578 
Write = 0 
L2_Alloc = 0 
L2_WB = 1596 
n_act = 2650 
n_pre = 2634 
n_ref = 0 
n_req = 10585 
total_req = 11174 

Dual Bus Interface Util: 
issued_total_row = 5284 
issued_total_col = 11174 
Row_Bus_Util =  0.026065 
CoL_Bus_Util = 0.055119 
Either_Row_CoL_Bus_Util = 0.080370 
Issued_on_Two_Bus_Simul_Util = 0.000814 
issued_two_Eff = 0.010127 
queue_avg = 0.709728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.709728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202724 n_nop=186206 n_act=2719 n_pre=2703 n_ref_event=4562280503665652019 n_req=10666 n_rd=9622 n_rd_L2_A=0 n_write=0 n_wr_bk=1621 bw_util=0.1109
n_activity=87641 dram_eff=0.2566
bk0: 809a 193231i bk1: 791a 193022i bk2: 714a 194538i bk3: 781a 194217i bk4: 650a 194648i bk5: 637a 195300i bk6: 375a 199481i bk7: 399a 199029i bk8: 552a 198298i bk9: 521a 198679i bk10: 403a 198348i bk11: 489a 196710i bk12: 654a 192761i bk13: 647a 193821i bk14: 549a 195794i bk15: 651a 194939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745922
Row_Buffer_Locality_read = 0.790168
Row_Buffer_Locality_write = 0.338123
Bank_Level_Parallism = 1.865576
Bank_Level_Parallism_Col = 2.721639
Bank_Level_Parallism_Ready = 1.210932
write_to_read_ratio_blp_rw_average = 0.262270
GrpLevelPara = 1.337487 

BW Util details:
bwutil = 0.110919 
total_CMD = 202724 
util_bw = 22486 
Wasted_Col = 28645 
Wasted_Row = 14701 
Idle = 136892 

BW Util Bottlenecks: 
RCDc_limit = 19332 
RCDWRc_limit = 3418 
WTRc_limit = 4732 
RTWc_limit = 9170 
CCDLc_limit = 5765 
rwq = 0 
CCDLc_limit_alone = 4616 
WTRc_limit_alone = 4539 
RTWc_limit_alone = 8214 

Commands details: 
total_CMD = 202724 
n_nop = 186206 
Read = 9622 
Write = 0 
L2_Alloc = 0 
L2_WB = 1621 
n_act = 2719 
n_pre = 2703 
n_ref = 4562280503665652019 
n_req = 10666 
total_req = 11243 

Dual Bus Interface Util: 
issued_total_row = 5422 
issued_total_col = 11243 
Row_Bus_Util =  0.026746 
CoL_Bus_Util = 0.055460 
Either_Row_CoL_Bus_Util = 0.081480 
Issued_on_Two_Bus_Simul_Util = 0.000725 
issued_two_Eff = 0.008899 
queue_avg = 0.693134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.693134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55832, Miss = 10914, Miss_rate = 0.195, Pending_hits = 444, Reservation_fails = 107
L2_cache_bank[1]: Access = 55593, Miss = 10887, Miss_rate = 0.196, Pending_hits = 417, Reservation_fails = 5
L2_cache_bank[2]: Access = 55498, Miss = 10364, Miss_rate = 0.187, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[3]: Access = 56628, Miss = 10832, Miss_rate = 0.191, Pending_hits = 482, Reservation_fails = 109
L2_cache_bank[4]: Access = 56399, Miss = 10165, Miss_rate = 0.180, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[5]: Access = 80437, Miss = 13104, Miss_rate = 0.163, Pending_hits = 796, Reservation_fails = 111
L2_cache_bank[6]: Access = 56053, Miss = 11405, Miss_rate = 0.203, Pending_hits = 467, Reservation_fails = 1
L2_cache_bank[7]: Access = 56812, Miss = 12665, Miss_rate = 0.223, Pending_hits = 637, Reservation_fails = 101
L2_cache_bank[8]: Access = 55720, Miss = 11202, Miss_rate = 0.201, Pending_hits = 481, Reservation_fails = 0
L2_cache_bank[9]: Access = 56391, Miss = 11119, Miss_rate = 0.197, Pending_hits = 411, Reservation_fails = 0
L2_cache_bank[10]: Access = 56060, Miss = 10789, Miss_rate = 0.192, Pending_hits = 383, Reservation_fails = 1
L2_cache_bank[11]: Access = 56412, Miss = 11109, Miss_rate = 0.197, Pending_hits = 554, Reservation_fails = 0
L2_total_cache_accesses = 697835
L2_total_cache_misses = 134555
L2_total_cache_miss_rate = 0.1928
L2_total_cache_pending_hits = 5849
L2_total_cache_reservation_fails = 435
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 413611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 35101
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 70152
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 478199
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219306
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=697835
icnt_total_pkts_simt_to_mem=697595
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.9536
	minimum = 5
	maximum = 503
Network latency average = 74.8268
	minimum = 5
	maximum = 467
Slowest packet = 142138
Flit latency average = 74.8268
	minimum = 5
	maximum = 467
Slowest flit = 142738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.455426
	minimum = 0.36629 (at node 9)
	maximum = 0.684136 (at node 20)
Accepted packet rate average = 0.455426
	minimum = 0.36629 (at node 9)
	maximum = 0.684136 (at node 20)
Injected flit rate average = 0.455426
	minimum = 0.36629 (at node 9)
	maximum = 0.684136 (at node 20)
Accepted flit rate average= 0.455426
	minimum = 0.36629 (at node 9)
	maximum = 0.684136 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7963 (5 samples)
	minimum = 5 (5 samples)
	maximum = 117.2 (5 samples)
Network latency average = 19.1705 (5 samples)
	minimum = 5 (5 samples)
	maximum = 110 (5 samples)
Flit latency average = 19.1705 (5 samples)
	minimum = 5 (5 samples)
	maximum = 110 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.138504 (5 samples)
	minimum = 0.10392 (5 samples)
	maximum = 0.234755 (5 samples)
Accepted packet rate average = 0.138504 (5 samples)
	minimum = 0.104297 (5 samples)
	maximum = 0.233483 (5 samples)
Injected flit rate average = 0.138504 (5 samples)
	minimum = 0.10392 (5 samples)
	maximum = 0.234755 (5 samples)
Accepted flit rate average = 0.138504 (5 samples)
	minimum = 0.104297 (5 samples)
	maximum = 0.233483 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 12 sec (72 sec)
gpgpu_simulation_rate = 123427 (inst/sec)
gpgpu_simulation_rate = 2133 (cycle/sec)
gpgpu_silicon_slowdown = 328176x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 123751
gpu_sim_insn = 5499427
gpu_ipc =      44.4395
gpu_tot_sim_cycle = 277333
gpu_tot_sim_insn = 14386206
gpu_tot_ipc =      51.8734
gpu_tot_issued_cta = 1536
gpu_occupancy = 86.1723% 
gpu_tot_occupancy = 73.0353% 
max_total_param_size = 0
gpu_stall_dramfull = 46618
gpu_stall_icnt2sh    = 61770
partiton_level_parallism =       6.6942
partiton_level_parallism_total  =       5.5024
partiton_level_parallism_util =       7.1192
partiton_level_parallism_util_total  =       6.5110
L2_BW  =     149.9492 GB/Sec
L2_BW_total  =     123.2737 GB/Sec
gpu_total_sim_rate=97204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 674085
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 85536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 86016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 674085

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1994, 1676, 1726, 1747, 1590, 1737, 1781, 1812, 1901, 1958, 2027, 2113, 2051, 1797, 1946, 2010, 1670, 1842, 1748, 2213, 2021, 1526, 1720, 1697, 1548, 1846, 1758, 1917, 1686, 1561, 1803, 2087, 1888, 1821, 2044, 2211, 1802, 1832, 1602, 1895, 1423, 1347, 1241, 1484, 1432, 1349, 1211, 1350, 
gpgpu_n_tot_thrd_icount = 40635584
gpgpu_n_tot_w_icount = 1269862
gpgpu_n_stall_shd_mem = 2612820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129216
gpgpu_n_mem_write_global = 396698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1797897
gpgpu_n_store_insn = 645789
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1161788
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4696484	W0_Idle:174443	W0_Scoreboard:1392663	W1:265970	W2:127051	W3:86432	W4:60865	W5:49647	W6:41607	W7:39183	W8:35014	W9:32538	W10:28495	W11:25540	W12:22859	W13:20467	W14:18029	W15:15426	W16:14214	W17:13195	W18:13281	W19:12799	W20:11441	W21:14217	W22:13605	W23:15741	W24:13827	W25:10857	W26:8943	W27:6105	W28:3916	W29:1782	W30:759	W31:297	W32:245760
single_issue_nums: WS0:631981	WS1:637881	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9033728 {8:1129216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15867920 {40:396698,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45168640 {40:1129216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3173584 {8:396698,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 2136 
max_icnt2mem_latency = 601 
maxmrqlatency = 1049 
max_icnt2sh_latency = 155 
averagemflatency = 324 
avg_icnt2mem_latency = 144 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 28 
mrq_lat_table:82521 	7330 	5988 	10734 	33372 	9460 	4843 	3404 	1227 	212 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	244214 	1140391 	139376 	1957 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60719 	46098 	21293 	24415 	272541 	1031782 	69090 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248938 	516183 	355386 	195035 	206861 	3541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	386 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       127        72        41        64        64       166       137        99        54        50        55        66        60 
dram[1]:       112       109       128       126        56        48       107        66       143       143        54        79        33        43        63        81 
dram[2]:       126       128       128       127        55        63        88        58       148       158        81        52        52        45        53        51 
dram[3]:       104       128       127       119        33        64       101        44       146       144        82        60        62        40        39        54 
dram[4]:       128       128       126       120        59        48        99        99       150       139        75        68        60        60        38        62 
dram[5]:       127       128       128       119        80        56       100       101       171       137        60        62        57        38        63        62 
maximum service time to same row:
dram[0]:      7146     11672      6327     12549      7797     12228     19822     24916     29261     32929     17191      8534      6140     10097     19053     16929 
dram[1]:      6946      8213     11699     14340      7183     12438     21300     16542     32476     28186     13847     14151     13313      8189     12975     18265 
dram[2]:     13133      5933      8491     13726      7199     11423     19759     16060     34318     26392     14243     16036     13441      6450     14790     14955 
dram[3]:      8723     11013      9706      7602     13198      6158     16158     13553     34780     28262      6377     16481      6778      7565     15793     15353 
dram[4]:     17124      6811      9334      7658      6107     15529     15672     18809     33072     28264     14712     16412     11561      5517     11319     16623 
dram[5]:      6930      5574      8801      7565     14614      6116     20640     19856     33072     32483     18775      8507      6104      7061     11453     15881 
average row accesses per activate:
dram[0]:  4.899281  4.883055  5.256131  5.015000  4.291566  4.242647  5.464912  5.652582  8.353742  7.102857  4.948339  4.345794  4.033482  3.954442  4.640118  4.420765 
dram[1]:  4.572093  4.933486  4.725926  4.682539  4.162791  4.108545  6.057591  5.044355  9.196970  8.432432  5.356557  4.665563  3.863044  3.775348  4.562682  4.611732 
dram[2]:  5.141732  4.343866  4.659524  4.216823  4.319899  3.778584  5.690476  4.892734  9.259843  7.137615  4.685513  4.188525  4.043478  3.656140  4.538462  4.151927 
dram[3]:  4.622066  4.618844  4.723557  4.784314  4.140811  3.858947  5.290598  5.025271  7.337143  7.229508  4.591362  4.463636  3.960954  3.639216  4.360111  4.181177 
dram[4]:  4.975610  4.347548  4.720482  5.110818  4.189904  3.918736  5.073171  5.268398  7.735294  7.251429  4.700000  4.598684  3.864583  3.885714  4.458213  4.290237 
dram[5]:  4.347640  4.309168  4.811594  4.767773  4.410000  4.431421  6.362694  5.232068  7.696970  8.078431  5.182879  4.664495  3.708502  3.843011  4.135417  4.610497 
average row locality = 159097/34108 = 4.664507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       240       253       217       251       261       264       113        97         6        14       133       153       267       255       214       226 
dram[1]:       237       272       235       247       258       248       101       104         9        14       121       149       257       269       208       210 
dram[2]:       256       296       237       279       247       299       116       126         4        15       139       182       242       306       203       268 
dram[3]:       255       271       256       258       254       269       121       125        10        12       134       168       282       278       228       238 
dram[4]:       242       278       250       249       232       244       116        98        15        18       133       160       266       279       217       210 
dram[5]:       264       273       238       243       257       250        96       121        10        13       143       152       265       259       211       225 
total dram writes = 18304
bank skew: 306/4 = 76.50
chip skew: 3215/2939 = 1.09
average mf latency per bank:
dram[0]:      16681     15888     17915     15112     15059     14613     47110     54178   1454443    618416     39721     31993     11571     11949     14999     14598
dram[1]:      17089     14859     16419     15634     15350     15621     52896     50464    973883    616718     43716     32576     12116     11582     15812     15341
dram[2]:      16077     23939     16449     24408     15813     86602     46282     75938   2224774   1062998     39036     47786     12977     17510     16114     21558
dram[3]:      15831     14711     15090     14750     15497     14948     44092     42427    883839    723868     39184     29179     11225     11168     14202     13471
dram[4]:      16885     14071     15284     15265     16592     16233     45352     53362    583684    484688     36137     30392     11811     10994     14658     15003
dram[5]:      15566     14788     16679     15713     15164     16039     54378     44023    875257    678850     33521     32323     11661     12183     15242     14730
maximum mf latency per bank:
dram[0]:       1359      1578      1135      1257       985      1075       738      1210       853      1007      1238      2136      1251      1572      1170      1375
dram[1]:       1323      1169      1270      1106      1052      1224      1015      1016      1089       990      1266      1292      1334      1305      1325      1019
dram[2]:       1499      1423      1206      1134      1506      1160      1000       939      1075      1055      1317      1051      1421      1287      1440      1222
dram[3]:       1347      1179      1331      1004       957      1181      1000       993      1197      1169      1604      1521      1428      1334      1287      1231
dram[4]:       1304      1206      1152      1174      1158       895       952       947      1131      1065      1082      1133      1615      1098      1258      1298
dram[5]:       1171      1294      1145      1158      1383      1186      1068       794       962       974      1335      1346      1662      1311      1424      1181
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366074 n_nop=328237 n_act=5383 n_pre=5367 n_ref_event=37881296 n_req=25927 n_rd=23610 n_rd_L2_A=0 n_write=0 n_wr_bk=3794 bw_util=0.1497
n_activity=188833 dram_eff=0.2902
bk0: 1856a 345521i bk1: 1858a 345220i bk2: 1783a 346663i bk3: 1820a 346424i bk4: 1586a 345468i bk5: 1536a 346654i bk6: 1173a 354332i bk7: 1141a 355350i bk8: 1224a 359166i bk9: 1234a 358625i bk10: 1226a 353438i bk11: 1249a 349992i bk12: 1553a 344595i bk13: 1504a 344753i bk14: 1408a 348759i bk15: 1459a 348851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792764
Row_Buffer_Locality_read = 0.833122
Row_Buffer_Locality_write = 0.381528
Bank_Level_Parallism = 2.068646
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.338089
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149718 
total_CMD = 366074 
util_bw = 54808 
Wasted_Col = 58138 
Wasted_Row = 29155 
Idle = 223973 

BW Util Bottlenecks: 
RCDc_limit = 37060 
RCDWRc_limit = 6627 
WTRc_limit = 9141 
RTWc_limit = 22128 
CCDLc_limit = 14535 
rwq = 0 
CCDLc_limit_alone = 11327 
WTRc_limit_alone = 8717 
RTWc_limit_alone = 19344 

Commands details: 
total_CMD = 366074 
n_nop = 328237 
Read = 23610 
Write = 0 
L2_Alloc = 0 
L2_WB = 3794 
n_act = 5383 
n_pre = 5367 
n_ref = 37881296 
n_req = 25927 
total_req = 27404 

Dual Bus Interface Util: 
issued_total_row = 10750 
issued_total_col = 27404 
Row_Bus_Util =  0.029366 
CoL_Bus_Util = 0.074859 
Either_Row_CoL_Bus_Util = 0.103359 
Issued_on_Two_Bus_Simul_Util = 0.000866 
issued_two_Eff = 0.008378 
queue_avg = 1.781470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366074 n_nop=327778 n_act=5511 n_pre=5495 n_ref_event=0 n_req=26143 n_rd=23767 n_rd_L2_A=0 n_write=0 n_wr_bk=3842 bw_util=0.1508
n_activity=189178 dram_eff=0.2919
bk0: 1784a 344661i bk1: 1957a 344158i bk2: 1762a 346796i bk3: 1868a 344611i bk4: 1585a 345345i bk5: 1557a 344509i bk6: 1091a 355512i bk7: 1186a 354360i bk8: 1208a 359589i bk9: 1240a 359273i bk10: 1200a 354079i bk11: 1265a 351736i bk12: 1528a 345054i bk13: 1644a 343325i bk14: 1404a 349896i bk15: 1488a 349199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789466
Row_Buffer_Locality_read = 0.831279
Row_Buffer_Locality_write = 0.371212
Bank_Level_Parallism = 2.056738
Bank_Level_Parallism_Col = 1.898919
Bank_Level_Parallism_Ready = 1.341286
write_to_read_ratio_blp_rw_average = 0.285015
GrpLevelPara = 1.450708 

BW Util details:
bwutil = 0.150838 
total_CMD = 366074 
util_bw = 55218 
Wasted_Col = 58822 
Wasted_Row = 29589 
Idle = 222445 

BW Util Bottlenecks: 
RCDc_limit = 37273 
RCDWRc_limit = 6999 
WTRc_limit = 9810 
RTWc_limit = 22778 
CCDLc_limit = 15036 
rwq = 0 
CCDLc_limit_alone = 11603 
WTRc_limit_alone = 9333 
RTWc_limit_alone = 19822 

Commands details: 
total_CMD = 366074 
n_nop = 327778 
Read = 23767 
Write = 0 
L2_Alloc = 0 
L2_WB = 3842 
n_act = 5511 
n_pre = 5495 
n_ref = 0 
n_req = 26143 
total_req = 27609 

Dual Bus Interface Util: 
issued_total_row = 11006 
issued_total_col = 27609 
Row_Bus_Util =  0.030065 
CoL_Bus_Util = 0.075419 
Either_Row_CoL_Bus_Util = 0.104613 
Issued_on_Two_Bus_Simul_Util = 0.000871 
issued_two_Eff = 0.008330 
queue_avg = 1.665568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66557
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366074 n_nop=324792 n_act=6119 n_pre=6103 n_ref_event=0 n_req=27781 n_rd=25186 n_rd_L2_A=0 n_write=0 n_wr_bk=4229 bw_util=0.1607
n_activity=201596 dram_eff=0.2918
bk0: 1783a 346628i bk1: 2104a 340754i bk2: 1795a 344504i bk3: 2032a 340309i bk4: 1522a 345880i bk5: 1827a 340412i bk6: 1121a 354601i bk7: 1329a 352586i bk8: 1173a 359551i bk9: 1543a 356864i bk10: 1205a 353547i bk11: 1367a 349876i bk12: 1532a 346155i bk13: 1784a 340711i bk14: 1450a 349772i bk15: 1619a 344856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779922
Row_Buffer_Locality_read = 0.822084
Row_Buffer_Locality_write = 0.370713
Bank_Level_Parallism = 2.064042
Bank_Level_Parallism_Col = 1.890620
Bank_Level_Parallism_Ready = 1.333501
write_to_read_ratio_blp_rw_average = 0.291195
GrpLevelPara = 1.454266 

BW Util details:
bwutil = 0.160705 
total_CMD = 366074 
util_bw = 58830 
Wasted_Col = 65089 
Wasted_Row = 32111 
Idle = 210044 

BW Util Bottlenecks: 
RCDc_limit = 41607 
RCDWRc_limit = 7731 
WTRc_limit = 11456 
RTWc_limit = 25886 
CCDLc_limit = 14897 
rwq = 0 
CCDLc_limit_alone = 11465 
WTRc_limit_alone = 10948 
RTWc_limit_alone = 22962 

Commands details: 
total_CMD = 366074 
n_nop = 324792 
Read = 25186 
Write = 0 
L2_Alloc = 0 
L2_WB = 4229 
n_act = 6119 
n_pre = 6103 
n_ref = 0 
n_req = 27781 
total_req = 29415 

Dual Bus Interface Util: 
issued_total_row = 12222 
issued_total_col = 29415 
Row_Bus_Util =  0.033387 
CoL_Bus_Util = 0.080353 
Either_Row_CoL_Bus_Util = 0.112770 
Issued_on_Two_Bus_Simul_Util = 0.000970 
issued_two_Eff = 0.008599 
queue_avg = 1.707002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366074 n_nop=326066 n_act=5924 n_pre=5908 n_ref_event=0 n_req=26980 n_rd=24395 n_rd_L2_A=0 n_write=0 n_wr_bk=4156 bw_util=0.156
n_activity=194385 dram_eff=0.2938
bk0: 1779a 345298i bk1: 1958a 343119i bk2: 1774a 346750i bk3: 1988a 343091i bk4: 1525a 346231i bk5: 1620a 344133i bk6: 1156a 353999i bk7: 1314a 353496i bk8: 1277a 357991i bk9: 1314a 358002i bk10: 1258a 352147i bk11: 1321a 349971i bk12: 1568a 345403i bk13: 1570a 341883i bk14: 1407a 348623i bk15: 1566a 345483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780615
Row_Buffer_Locality_read = 0.824267
Row_Buffer_Locality_write = 0.368665
Bank_Level_Parallism = 2.077064
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.347330
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155985 
total_CMD = 366074 
util_bw = 57102 
Wasted_Col = 62758 
Wasted_Row = 30342 
Idle = 215872 

BW Util Bottlenecks: 
RCDc_limit = 39660 
RCDWRc_limit = 7642 
WTRc_limit = 11228 
RTWc_limit = 24664 
CCDLc_limit = 15537 
rwq = 0 
CCDLc_limit_alone = 12043 
WTRc_limit_alone = 10742 
RTWc_limit_alone = 21656 

Commands details: 
total_CMD = 366074 
n_nop = 326066 
Read = 24395 
Write = 0 
L2_Alloc = 0 
L2_WB = 4156 
n_act = 5924 
n_pre = 5908 
n_ref = 0 
n_req = 26980 
total_req = 28551 

Dual Bus Interface Util: 
issued_total_row = 11832 
issued_total_col = 28551 
Row_Bus_Util =  0.032321 
CoL_Bus_Util = 0.077992 
Either_Row_CoL_Bus_Util = 0.109289 
Issued_on_Two_Bus_Simul_Util = 0.001024 
issued_two_Eff = 0.009373 
queue_avg = 1.733013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73301
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366074 n_nop=327620 n_act=5618 n_pre=5602 n_ref_event=0 n_req=26060 n_rd=23659 n_rd_L2_A=0 n_write=0 n_wr_bk=3906 bw_util=0.1506
n_activity=190461 dram_eff=0.2895
bk0: 1863a 345555i bk1: 1841a 343002i bk2: 1778a 345966i bk3: 1767a 346634i bk4: 1545a 346282i bk5: 1542a 346094i bk6: 1170a 354795i bk7: 1153a 355682i bk8: 1304a 357893i bk9: 1259a 358354i bk10: 1231a 352884i bk11: 1258a 351521i bk12: 1602a 343176i bk13: 1513a 344565i bk14: 1383a 349514i bk15: 1450a 347849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784766
Row_Buffer_Locality_read = 0.826662
Row_Buffer_Locality_write = 0.371928
Bank_Level_Parallism = 2.062686
Bank_Level_Parallism_Col = 1.894665
Bank_Level_Parallism_Ready = 1.340533
write_to_read_ratio_blp_rw_average = 0.281028
GrpLevelPara = 1.440189 

BW Util details:
bwutil = 0.150598 
total_CMD = 366074 
util_bw = 55130 
Wasted_Col = 59828 
Wasted_Row = 29388 
Idle = 221728 

BW Util Bottlenecks: 
RCDc_limit = 38466 
RCDWRc_limit = 7091 
WTRc_limit = 10553 
RTWc_limit = 22546 
CCDLc_limit = 14924 
rwq = 0 
CCDLc_limit_alone = 11593 
WTRc_limit_alone = 10065 
RTWc_limit_alone = 19703 

Commands details: 
total_CMD = 366074 
n_nop = 327620 
Read = 23659 
Write = 0 
L2_Alloc = 0 
L2_WB = 3906 
n_act = 5618 
n_pre = 5602 
n_ref = 0 
n_req = 26060 
total_req = 27565 

Dual Bus Interface Util: 
issued_total_row = 11220 
issued_total_col = 27565 
Row_Bus_Util =  0.030650 
CoL_Bus_Util = 0.075299 
Either_Row_CoL_Bus_Util = 0.105044 
Issued_on_Two_Bus_Simul_Util = 0.000904 
issued_two_Eff = 0.008608 
queue_avg = 1.621210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366074 n_nop=327543 n_act=5598 n_pre=5582 n_ref_event=4562280503665652019 n_req=26206 n_rd=23770 n_rd_L2_A=0 n_write=0 n_wr_bk=3909 bw_util=0.1512
n_activity=189254 dram_eff=0.2925
bk0: 1835a 343656i bk1: 1828a 343001i bk2: 1818a 345560i bk3: 1835a 344726i bk4: 1552a 345958i bk5: 1578a 346432i bk6: 1154a 355565i bk7: 1159a 354468i bk8: 1264a 358323i bk9: 1227a 359012i bk10: 1194a 353352i bk11: 1282a 351713i bk12: 1568a 342635i bk13: 1545a 344279i bk14: 1420a 348001i bk15: 1511a 348503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786728
Row_Buffer_Locality_read = 0.828103
Row_Buffer_Locality_write = 0.383005
Bank_Level_Parallism = 2.090445
Bank_Level_Parallism_Col = 2.416292
Bank_Level_Parallism_Ready = 1.375143
write_to_read_ratio_blp_rw_average = 0.273740
GrpLevelPara = 1.451645 

BW Util details:
bwutil = 0.151221 
total_CMD = 366074 
util_bw = 55358 
Wasted_Col = 59657 
Wasted_Row = 29687 
Idle = 221372 

BW Util Bottlenecks: 
RCDc_limit = 38070 
RCDWRc_limit = 7101 
WTRc_limit = 10730 
RTWc_limit = 21860 
CCDLc_limit = 14702 
rwq = 0 
CCDLc_limit_alone = 11540 
WTRc_limit_alone = 10221 
RTWc_limit_alone = 19207 

Commands details: 
total_CMD = 366074 
n_nop = 327543 
Read = 23770 
Write = 0 
L2_Alloc = 0 
L2_WB = 3909 
n_act = 5598 
n_pre = 5582 
n_ref = 4562280503665652019 
n_req = 26206 
total_req = 27679 

Dual Bus Interface Util: 
issued_total_row = 11180 
issued_total_col = 27679 
Row_Bus_Util =  0.030540 
CoL_Bus_Util = 0.075610 
Either_Row_CoL_Bus_Util = 0.105255 
Issued_on_Two_Bus_Simul_Util = 0.000896 
issued_two_Eff = 0.008513 
queue_avg = 1.772969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124656, Miss = 25310, Miss_rate = 0.203, Pending_hits = 896, Reservation_fails = 107
L2_cache_bank[1]: Access = 122473, Miss = 26004, Miss_rate = 0.212, Pending_hits = 832, Reservation_fails = 8
L2_cache_bank[2]: Access = 124128, Miss = 25169, Miss_rate = 0.203, Pending_hits = 838, Reservation_fails = 0
L2_cache_bank[3]: Access = 123649, Miss = 26213, Miss_rate = 0.212, Pending_hits = 977, Reservation_fails = 111
L2_cache_bank[4]: Access = 124653, Miss = 26112, Miss_rate = 0.209, Pending_hits = 916, Reservation_fails = 1
L2_cache_bank[5]: Access = 163448, Miss = 45845, Miss_rate = 0.280, Pending_hits = 1444, Reservation_fails = 113
L2_cache_bank[6]: Access = 124620, Miss = 27317, Miss_rate = 0.219, Pending_hits = 965, Reservation_fails = 2
L2_cache_bank[7]: Access = 124028, Miss = 27576, Miss_rate = 0.222, Pending_hits = 1090, Reservation_fails = 101
L2_cache_bank[8]: Access = 123068, Miss = 26951, Miss_rate = 0.219, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[9]: Access = 123855, Miss = 26152, Miss_rate = 0.211, Pending_hits = 832, Reservation_fails = 5
L2_cache_bank[10]: Access = 123313, Miss = 25643, Miss_rate = 0.208, Pending_hits = 864, Reservation_fails = 2
L2_cache_bank[11]: Access = 124353, Miss = 26889, Miss_rate = 0.216, Pending_hits = 1026, Reservation_fails = 3
L2_total_cache_accesses = 1526244
L2_total_cache_misses = 335181
L2_total_cache_miss_rate = 0.2196
L2_total_cache_pending_hits = 11592
L2_total_cache_reservation_fails = 453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 973447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96416
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178275
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 396698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.357
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=1526244
icnt_total_pkts_simt_to_mem=1526004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.5328
	minimum = 5
	maximum = 584
Network latency average = 81.368
	minimum = 5
	maximum = 566
Slowest packet = 1418764
Flit latency average = 81.368
	minimum = 5
	maximum = 566
Slowest flit = 1422011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.495864
	minimum = 0.43375 (at node 8)
	maximum = 0.670791 (at node 20)
Accepted packet rate average = 0.495864
	minimum = 0.43375 (at node 8)
	maximum = 0.670791 (at node 20)
Injected flit rate average = 0.495864
	minimum = 0.43375 (at node 8)
	maximum = 0.670791 (at node 20)
Accepted flit rate average= 0.495864
	minimum = 0.43375 (at node 8)
	maximum = 0.670791 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4191 (6 samples)
	minimum = 5 (6 samples)
	maximum = 195 (6 samples)
Network latency average = 29.5368 (6 samples)
	minimum = 5 (6 samples)
	maximum = 186 (6 samples)
Flit latency average = 29.5368 (6 samples)
	minimum = 5 (6 samples)
	maximum = 186 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.198064 (6 samples)
	minimum = 0.158892 (6 samples)
	maximum = 0.307428 (6 samples)
Accepted packet rate average = 0.198064 (6 samples)
	minimum = 0.159206 (6 samples)
	maximum = 0.306368 (6 samples)
Injected flit rate average = 0.198064 (6 samples)
	minimum = 0.158892 (6 samples)
	maximum = 0.307428 (6 samples)
Accepted flit rate average = 0.198064 (6 samples)
	minimum = 0.159206 (6 samples)
	maximum = 0.306368 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 28 sec (148 sec)
gpgpu_simulation_rate = 97204 (inst/sec)
gpgpu_simulation_rate = 1873 (cycle/sec)
gpgpu_silicon_slowdown = 373731x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 19621
gpu_sim_insn = 1697400
gpu_ipc =      86.5094
gpu_tot_sim_cycle = 296954
gpu_tot_sim_insn = 16083606
gpu_tot_ipc =      54.1619
gpu_tot_issued_cta = 1792
gpu_occupancy = 62.5311% 
gpu_tot_occupancy = 72.3227% 
max_total_param_size = 0
gpu_stall_dramfull = 47979
gpu_stall_icnt2sh    = 65889
partiton_level_parallism =       3.8782
partiton_level_parallism_total  =       5.3951
partiton_level_parallism_util =       4.7717
partiton_level_parallism_util_total  =       6.4002
L2_BW  =      86.8726 GB/Sec
L2_BW_total  =     120.8685 GB/Sec
gpu_total_sim_rate=97476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 792147
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 100352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790669
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 100352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 792147

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2427, 1978, 1940, 2060, 1891, 2006, 2136, 2125, 2148, 2238, 2307, 2502, 2287, 2176, 2213, 2191, 1926, 2078, 1962, 2383, 2268, 1828, 2010, 1878, 1881, 2181, 2137, 2240, 1999, 1830, 1984, 2257, 2170, 2025, 2348, 2493, 2061, 1971, 1983, 2166, 1681, 1572, 1499, 1698, 1679, 1651, 1535, 1641, 
gpgpu_n_tot_thrd_icount = 47194400
gpgpu_n_tot_w_icount = 1474825
gpgpu_n_stall_shd_mem = 2659791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1201217
gpgpu_n_mem_write_global = 400792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1937140
gpgpu_n_store_insn = 658778
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1204929
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4710155	W0_Idle:190980	W0_Scoreboard:1705734	W1:330635	W2:160807	W3:107981	W4:74582	W5:59107	W6:48680	W7:44067	W8:38215	W9:34595	W10:29573	W11:25958	W12:23233	W13:20665	W14:18128	W15:15591	W16:14357	W17:13591	W18:13369	W19:12942	W20:11672	W21:14371	W22:13693	W23:15741	W24:13849	W25:10901	W26:8943	W27:6105	W28:3916	W29:1782	W30:759	W31:297	W32:286720
single_issue_nums: WS0:733346	WS1:741479	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9609736 {8:1201217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16031680 {40:400792,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48048680 {40:1201217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3206336 {8:400792,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 2136 
max_icnt2mem_latency = 601 
maxmrqlatency = 1049 
max_icnt2sh_latency = 155 
averagemflatency = 320 
avg_icnt2mem_latency = 139 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 28 
mrq_lat_table:90429 	7835 	6452 	11581 	35058 	11122 	6435 	4726 	1968 	323 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	294911 	1161227 	143611 	2284 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	83592 	65611 	29028 	33616 	284038 	1036960 	69188 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	280474 	534994 	361936 	200461 	220368 	3806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	395 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       127        72        56        64        64       166       137        99        54        50        55        66        60 
dram[1]:       112       109       128       126        66        50       107        66       143       143        54        79        33        43        63        81 
dram[2]:       126       128       128       127        71        71        88        58       148       158        81        52        52        45        53        51 
dram[3]:       104       128       127       119        64        64       101        44       146       144        82        60        62        40        39        54 
dram[4]:       128       128       126       120        62        79        99        99       150       139        75        68        60        60        38        62 
dram[5]:       127       128       128       119        80        83       100       101       171       137        60        62        57        38        63        62 
maximum service time to same row:
dram[0]:      7146     11672      6327     12549      7797     12228     19822     24916     29261     32929     17191      8534      6140     10097     19053     16929 
dram[1]:      6946      8213     11699     14340      7183     12438     21300     16542     32476     28186     13847     14151     13313      8189     12975     18265 
dram[2]:     13133      6164      8491     13726      7199     11423     19759     16060     34318     26392     14243     16036     13441      6450     14790     14955 
dram[3]:      8723     11013      9706      7602     13198      6158     16158     13553     34780     28262      6377     16481      6778      7565     15793     15353 
dram[4]:     17124      6811      9334      7658      6107     15529     15672     18809     33072     28264     14712     16412     11561      5517     11319     16623 
dram[5]:      6930      6017      8801      7565     14614      6116     20640     19856     33072     32483     18775      8507      6104      7061     11453     15881 
average row accesses per activate:
dram[0]:  5.009050  5.031891  5.383033  5.156770  4.417583  4.319383  5.461267  5.957199  8.456250  6.860000  4.655172  4.154054  3.977226  3.934599  4.616022  4.215346 
dram[1]:  4.795964  5.034632  4.820513  4.742553  4.291489  4.229474  6.142857  5.057508  8.456790  7.782123  5.094737  4.377095  3.813492  3.801484  4.389474  4.475703 
dram[2]:  5.270000  4.484794  4.688196  4.389800  4.410959  3.960751  5.761364  5.172205  9.034722  6.878542  4.557276  4.070388  4.059829  3.674917  4.597297  4.118644 
dram[3]:  4.712054  4.768916  4.757303  4.902490  4.178344  4.033203  5.543166  5.209231  7.383420  6.909953  4.360000  4.292553  3.951417  3.663024  4.297436  4.131004 
dram[4]:  5.039171  4.515337  4.886105  5.241293  4.279827  4.098969  5.365517  5.382456  7.385000  6.819512  4.562874  4.405634  3.840077  3.904564  4.371053  4.188995 
dram[5]:  4.482546  4.486598  4.935927  4.901786  4.556582  4.698376  6.176707  5.515571  7.393617  7.360215  4.887043  4.404959  3.721281  3.808678  4.061905  4.538462 
average row locality = 175935/37426 = 4.700876
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       240       256       245       271       301       303       131       119         6        18       152       158       283       270       217       230 
dram[1]:       239       277       267       267       294       282       114       122        13        20       134       170       276       280       215       212 
dram[2]:       258       298       265       291       281       330       137       146         6        23       154       196       257       330       206       272 
dram[3]:       261       274       283       288       293       307       143       142        10        14       146       187       301       293       231       240 
dram[4]:       245       278       277       281       274       282       138       121        21        22       146       179       278       300       223       215 
dram[5]:       267       276       266       279       288       285       113       141        12        15       159       177       278       280       214       227 
total dram writes = 19802
bank skew: 330/6 = 55.00
chip skew: 3450/3182 = 1.08
average mf latency per bank:
dram[0]:      17176     16123     16328     14400     13614     13257     42448     46011   1535541    506704     35979     32068     11137     11582     15114     14557
dram[1]:      17436     15034     14827     14890     14008     14357     48960     44897    711910    456463     40734     29585     11542     11444     15562     15507
dram[2]:      16352     24260     15125     23815     14511     79272     41025     67198   1574197    720038     36570     45416     12532     16518     16254     21553
dram[3]:      15831     14964     14059     13632     14064     13643     38891     38871    937168    652852     37362     26980     10772     10928     14351     13686
dram[4]:      17156     14577     14300     13993     14729     14805     40112     45451    449603    424705     34546     28352     11673     10473     14715     15080
dram[5]:      15769     15018     15327     14233     14068     14727     48004     40123    766967    629140     31142     29022     11416     11550     15384     14920
maximum mf latency per bank:
dram[0]:       1359      1578      1135      1257      1006      1075      1227      1210       853      1007      1238      2136      1251      1572      1170      1375
dram[1]:       1323      1169      1270      1106      1052      1224      1413      1016      1089       990      1266      1292      1334      1305      1325      1019
dram[2]:       1499      1423      1206      1134      1506      1241      1056      1169      1153      1081      1317      1051      1421      1287      1440      1222
dram[3]:       1347      1179      1331      1004       957      1181      1136      1132      1197      1169      1604      1521      1428      1334      1287      1231
dram[4]:       1304      1206      1152      1174      1158      1102      1159      1406      1328      1065      1253      1144      1615      1106      1258      1298
dram[5]:       1171      1294      1145      1158      1383      1186      1068      1268       962       974      1335      1346      1662      1311      1424      1181
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=391973 n_nop=350281 n_act=5923 n_pre=5907 n_ref_event=37881296 n_req=28648 n_rd=26094 n_rd_L2_A=0 n_write=0 n_wr_bk=4148 bw_util=0.1543
n_activity=205412 dram_eff=0.2945
bk0: 2018a 369254i bk1: 2013a 368917i bk2: 1931a 369867i bk3: 1972a 369853i bk4: 1789a 367895i bk5: 1741a 369137i bk6: 1463a 376506i bk7: 1450a 377921i bk8: 1349a 383990i bk9: 1361a 382588i bk10: 1352a 376988i bk11: 1376a 372832i bk12: 1645a 367472i bk13: 1612a 367304i bk14: 1489a 372617i bk15: 1533a 372540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793598
Row_Buffer_Locality_read = 0.832873
Row_Buffer_Locality_write = 0.392326
Bank_Level_Parallism = 2.197112
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.410751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154307 
total_CMD = 391973 
util_bw = 60484 
Wasted_Col = 62650 
Wasted_Row = 31717 
Idle = 237122 

BW Util Bottlenecks: 
RCDc_limit = 40515 
RCDWRc_limit = 6996 
WTRc_limit = 10250 
RTWc_limit = 24960 
CCDLc_limit = 15429 
rwq = 0 
CCDLc_limit_alone = 11870 
WTRc_limit_alone = 9776 
RTWc_limit_alone = 21875 

Commands details: 
total_CMD = 391973 
n_nop = 350281 
Read = 26094 
Write = 0 
L2_Alloc = 0 
L2_WB = 4148 
n_act = 5923 
n_pre = 5907 
n_ref = 37881296 
n_req = 28648 
total_req = 30242 

Dual Bus Interface Util: 
issued_total_row = 11830 
issued_total_col = 30242 
Row_Bus_Util =  0.030181 
CoL_Bus_Util = 0.077153 
Either_Row_CoL_Bus_Util = 0.106364 
Issued_on_Two_Bus_Simul_Util = 0.000969 
issued_two_Eff = 0.009114 
queue_avg = 2.107482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=391973 n_nop=349570 n_act=6108 n_pre=6092 n_ref_event=0 n_req=29004 n_rd=26370 n_rd_L2_A=0 n_write=0 n_wr_bk=4216 bw_util=0.1561
n_activity=205809 dram_eff=0.2972
bk0: 1950a 368867i bk1: 2120a 368203i bk2: 1898a 370288i bk3: 2013a 368064i bk4: 1788a 368420i bk5: 1758a 366857i bk6: 1379a 377601i bk7: 1500a 376482i bk8: 1362a 383638i bk9: 1382a 383292i bk10: 1327a 377234i bk11: 1403a 374328i bk12: 1652a 367523i bk13: 1775a 366413i bk14: 1486a 372574i bk15: 1577a 372953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789650
Row_Buffer_Locality_read = 0.831058
Row_Buffer_Locality_write = 0.375095
Bank_Level_Parallism = 2.190950
Bank_Level_Parallism_Col = 2.046336
Bank_Level_Parallism_Ready = 1.392517
write_to_read_ratio_blp_rw_average = 0.288850
GrpLevelPara = 1.506357 

BW Util details:
bwutil = 0.156062 
total_CMD = 391973 
util_bw = 61172 
Wasted_Col = 63490 
Wasted_Row = 31906 
Idle = 235405 

BW Util Bottlenecks: 
RCDc_limit = 40765 
RCDWRc_limit = 7439 
WTRc_limit = 11155 
RTWc_limit = 25969 
CCDLc_limit = 16010 
rwq = 0 
CCDLc_limit_alone = 12195 
WTRc_limit_alone = 10596 
RTWc_limit_alone = 22713 

Commands details: 
total_CMD = 391973 
n_nop = 349570 
Read = 26370 
Write = 0 
L2_Alloc = 0 
L2_WB = 4216 
n_act = 6108 
n_pre = 6092 
n_ref = 0 
n_req = 29004 
total_req = 30586 

Dual Bus Interface Util: 
issued_total_row = 12200 
issued_total_col = 30586 
Row_Bus_Util =  0.031125 
CoL_Bus_Util = 0.078031 
Either_Row_CoL_Bus_Util = 0.108178 
Issued_on_Two_Bus_Simul_Util = 0.000977 
issued_two_Eff = 0.009032 
queue_avg = 2.022616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=391973 n_nop=346874 n_act=6623 n_pre=6607 n_ref_event=0 n_req=30537 n_rd=27710 n_rd_L2_A=0 n_write=0 n_wr_bk=4572 bw_util=0.1647
n_activity=217857 dram_eff=0.2964
bk0: 1926a 370744i bk1: 2266a 364740i bk2: 1924a 367512i bk3: 2176a 364341i bk4: 1720a 368616i bk5: 2045a 363042i bk6: 1431a 376572i bk7: 1610a 375066i bk8: 1297a 384139i bk9: 1682a 380557i bk10: 1334a 376484i bk11: 1495a 372910i bk12: 1642a 369175i bk13: 1896a 363040i bk14: 1549a 373767i bk15: 1717a 368265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783279
Row_Buffer_Locality_read = 0.824287
Row_Buffer_Locality_write = 0.381323
Bank_Level_Parallism = 2.190779
Bank_Level_Parallism_Col = 2.046309
Bank_Level_Parallism_Ready = 1.393324
write_to_read_ratio_blp_rw_average = 0.292482
GrpLevelPara = 1.503276 

BW Util details:
bwutil = 0.164715 
total_CMD = 391973 
util_bw = 64564 
Wasted_Col = 69243 
Wasted_Row = 34372 
Idle = 223794 

BW Util Bottlenecks: 
RCDc_limit = 44715 
RCDWRc_limit = 8091 
WTRc_limit = 12314 
RTWc_limit = 28638 
CCDLc_limit = 15784 
rwq = 0 
CCDLc_limit_alone = 12028 
WTRc_limit_alone = 11771 
RTWc_limit_alone = 25425 

Commands details: 
total_CMD = 391973 
n_nop = 346874 
Read = 27710 
Write = 0 
L2_Alloc = 0 
L2_WB = 4572 
n_act = 6623 
n_pre = 6607 
n_ref = 0 
n_req = 30537 
total_req = 32282 

Dual Bus Interface Util: 
issued_total_row = 13230 
issued_total_col = 32282 
Row_Bus_Util =  0.033752 
CoL_Bus_Util = 0.082358 
Either_Row_CoL_Bus_Util = 0.115056 
Issued_on_Two_Bus_Simul_Util = 0.001054 
issued_two_Eff = 0.009158 
queue_avg = 2.087863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=391973 n_nop=348039 n_act=6476 n_pre=6460 n_ref_event=0 n_req=29744 n_rd=26906 n_rd_L2_A=0 n_write=0 n_wr_bk=4527 bw_util=0.1604
n_activity=210969 dram_eff=0.298
bk0: 1911a 369482i bk1: 2124a 366841i bk2: 1907a 370197i bk3: 2134a 366513i bk4: 1732a 368578i bk5: 1828a 366604i bk6: 1440a 376457i bk7: 1600a 375814i bk8: 1418a 382648i bk9: 1448a 382452i bk10: 1388a 375749i bk11: 1442a 372971i bk12: 1673a 367988i bk13: 1700a 364758i bk14: 1497a 372544i bk15: 1664a 369260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782444
Row_Buffer_Locality_read = 0.825058
Row_Buffer_Locality_write = 0.378436
Bank_Level_Parallism = 2.189064
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.412062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160383 
total_CMD = 391973 
util_bw = 62866 
Wasted_Col = 67575 
Wasted_Row = 32548 
Idle = 228984 

BW Util Bottlenecks: 
RCDc_limit = 43157 
RCDWRc_limit = 8079 
WTRc_limit = 12507 
RTWc_limit = 27675 
CCDLc_limit = 16494 
rwq = 0 
CCDLc_limit_alone = 12658 
WTRc_limit_alone = 11988 
RTWc_limit_alone = 24358 

Commands details: 
total_CMD = 391973 
n_nop = 348039 
Read = 26906 
Write = 0 
L2_Alloc = 0 
L2_WB = 4527 
n_act = 6476 
n_pre = 6460 
n_ref = 0 
n_req = 29744 
total_req = 31433 

Dual Bus Interface Util: 
issued_total_row = 12936 
issued_total_col = 31433 
Row_Bus_Util =  0.033002 
CoL_Bus_Util = 0.080192 
Either_Row_CoL_Bus_Util = 0.112084 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.009901 
queue_avg = 2.089384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=391973 n_nop=349422 n_act=6187 n_pre=6171 n_ref_event=0 n_req=28948 n_rd=26271 n_rd_L2_A=0 n_write=0 n_wr_bk=4315 bw_util=0.1561
n_activity=207616 dram_eff=0.2946
bk0: 2002a 369188i bk1: 2004a 367493i bk2: 1944a 369383i bk3: 1916a 370041i bk4: 1748a 368635i bk5: 1767a 368109i bk6: 1454a 376812i bk7: 1451a 378006i bk8: 1463a 381399i bk9: 1386a 382537i bk10: 1376a 375621i bk11: 1402a 373650i bk12: 1718a 365612i bk13: 1602a 367398i bk14: 1484a 373095i bk15: 1554a 371485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786583
Row_Buffer_Locality_read = 0.827490
Row_Buffer_Locality_write = 0.385133
Bank_Level_Parallism = 2.208744
Bank_Level_Parallism_Col = 2.064652
Bank_Level_Parallism_Ready = 1.413422
write_to_read_ratio_blp_rw_average = 0.283684
GrpLevelPara = 1.500213 

BW Util details:
bwutil = 0.156062 
total_CMD = 391973 
util_bw = 61172 
Wasted_Col = 64496 
Wasted_Row = 31708 
Idle = 234597 

BW Util Bottlenecks: 
RCDc_limit = 42011 
RCDWRc_limit = 7552 
WTRc_limit = 12121 
RTWc_limit = 25501 
CCDLc_limit = 15823 
rwq = 0 
CCDLc_limit_alone = 12158 
WTRc_limit_alone = 11559 
RTWc_limit_alone = 22398 

Commands details: 
total_CMD = 391973 
n_nop = 349422 
Read = 26271 
Write = 0 
L2_Alloc = 0 
L2_WB = 4315 
n_act = 6187 
n_pre = 6171 
n_ref = 0 
n_req = 28948 
total_req = 30586 

Dual Bus Interface Util: 
issued_total_row = 12358 
issued_total_col = 30586 
Row_Bus_Util =  0.031528 
CoL_Bus_Util = 0.078031 
Either_Row_CoL_Bus_Util = 0.108556 
Issued_on_Two_Bus_Simul_Util = 0.001003 
issued_two_Eff = 0.009236 
queue_avg = 2.012223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=391973 n_nop=349432 n_act=6154 n_pre=6138 n_ref_event=4562280503665652019 n_req=29054 n_rd=26366 n_rd_L2_A=0 n_write=0 n_wr_bk=4273 bw_util=0.1563
n_activity=206199 dram_eff=0.2972
bk0: 1984a 368124i bk1: 1976a 366949i bk2: 1967a 369215i bk3: 1997a 367850i bk4: 1742a 369008i bk5: 1803a 369138i bk6: 1446a 378106i bk7: 1496a 376313i bk8: 1383a 382752i bk9: 1359a 383313i bk10: 1317a 376421i bk11: 1428a 374388i bk12: 1690a 365284i bk13: 1660a 366955i bk14: 1517a 370902i bk15: 1601a 372030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788497
Row_Buffer_Locality_read = 0.828643
Row_Buffer_Locality_write = 0.394717
Bank_Level_Parallism = 2.211020
Bank_Level_Parallism_Col = 2.522488
Bank_Level_Parallism_Ready = 1.436649
write_to_read_ratio_blp_rw_average = 0.277334
GrpLevelPara = 1.505146 

BW Util details:
bwutil = 0.156332 
total_CMD = 391973 
util_bw = 61278 
Wasted_Col = 64288 
Wasted_Row = 32317 
Idle = 234090 

BW Util Bottlenecks: 
RCDc_limit = 41504 
RCDWRc_limit = 7496 
WTRc_limit = 11939 
RTWc_limit = 24662 
CCDLc_limit = 15665 
rwq = 0 
CCDLc_limit_alone = 12143 
WTRc_limit_alone = 11370 
RTWc_limit_alone = 21709 

Commands details: 
total_CMD = 391973 
n_nop = 349432 
Read = 26366 
Write = 0 
L2_Alloc = 0 
L2_WB = 4273 
n_act = 6154 
n_pre = 6138 
n_ref = 4562280503665652019 
n_req = 29054 
total_req = 30639 

Dual Bus Interface Util: 
issued_total_row = 12292 
issued_total_col = 30639 
Row_Bus_Util =  0.031359 
CoL_Bus_Util = 0.078166 
Either_Row_CoL_Bus_Util = 0.108530 
Issued_on_Two_Bus_Simul_Util = 0.000995 
issued_two_Eff = 0.009168 
queue_avg = 2.116398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130790, Miss = 26580, Miss_rate = 0.203, Pending_hits = 896, Reservation_fails = 112
L2_cache_bank[1]: Access = 128752, Miss = 27309, Miss_rate = 0.212, Pending_hits = 835, Reservation_fails = 10
L2_cache_bank[2]: Access = 130437, Miss = 26486, Miss_rate = 0.203, Pending_hits = 839, Reservation_fails = 6
L2_cache_bank[3]: Access = 130098, Miss = 27572, Miss_rate = 0.212, Pending_hits = 988, Reservation_fails = 112
L2_cache_bank[4]: Access = 130991, Miss = 27396, Miss_rate = 0.209, Pending_hits = 924, Reservation_fails = 1
L2_cache_bank[5]: Access = 169990, Miss = 47159, Miss_rate = 0.277, Pending_hits = 1461, Reservation_fails = 113
L2_cache_bank[6]: Access = 130905, Miss = 28576, Miss_rate = 0.218, Pending_hits = 967, Reservation_fails = 4
L2_cache_bank[7]: Access = 130226, Miss = 28894, Miss_rate = 0.222, Pending_hits = 1095, Reservation_fails = 102
L2_cache_bank[8]: Access = 129518, Miss = 28314, Miss_rate = 0.219, Pending_hits = 924, Reservation_fails = 1
L2_cache_bank[9]: Access = 130242, Miss = 27507, Miss_rate = 0.211, Pending_hits = 845, Reservation_fails = 9
L2_cache_bank[10]: Access = 129604, Miss = 26925, Miss_rate = 0.208, Pending_hits = 867, Reservation_fails = 2
L2_cache_bank[11]: Access = 130786, Miss = 28281, Miss_rate = 0.216, Pending_hits = 1033, Reservation_fails = 5
L2_total_cache_accesses = 1602339
L2_total_cache_misses = 350999
L2_total_cache_miss_rate = 0.2191
L2_total_cache_pending_hits = 11674
L2_total_cache_reservation_fails = 477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1030036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 104012
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178493
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1201217
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400792
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.350
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=1602339
icnt_total_pkts_simt_to_mem=1602099
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.9626
	minimum = 5
	maximum = 353
Network latency average = 29.6935
	minimum = 5
	maximum = 331
Slowest packet = 3067721
Flit latency average = 29.6935
	minimum = 5
	maximum = 331
Slowest flit = 3067721
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.287277
	minimum = 0.232608 (at node 11)
	maximum = 0.333418 (at node 20)
Accepted packet rate average = 0.287277
	minimum = 0.232608 (at node 11)
	maximum = 0.333418 (at node 20)
Injected flit rate average = 0.287277
	minimum = 0.232608 (at node 11)
	maximum = 0.333418 (at node 20)
Accepted flit rate average= 0.287277
	minimum = 0.232608 (at node 11)
	maximum = 0.333418 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.211 (7 samples)
	minimum = 5 (7 samples)
	maximum = 217.571 (7 samples)
Network latency average = 29.5592 (7 samples)
	minimum = 5 (7 samples)
	maximum = 206.714 (7 samples)
Flit latency average = 29.5592 (7 samples)
	minimum = 5 (7 samples)
	maximum = 206.714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.210808 (7 samples)
	minimum = 0.169423 (7 samples)
	maximum = 0.31114 (7 samples)
Accepted packet rate average = 0.210808 (7 samples)
	minimum = 0.169692 (7 samples)
	maximum = 0.310232 (7 samples)
Injected flit rate average = 0.210808 (7 samples)
	minimum = 0.169423 (7 samples)
	maximum = 0.31114 (7 samples)
Accepted flit rate average = 0.210808 (7 samples)
	minimum = 0.169692 (7 samples)
	maximum = 0.310232 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 97476 (inst/sec)
gpgpu_simulation_rate = 1799 (cycle/sec)
gpgpu_silicon_slowdown = 389105x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2737
gpu_sim_insn = 1246239
gpu_ipc =     455.3303
gpu_tot_sim_cycle = 299691
gpu_tot_sim_insn = 17329845
gpu_tot_ipc =      57.8257
gpu_tot_issued_cta = 2048
gpu_occupancy = 66.0284% 
gpu_tot_occupancy = 72.2754% 
max_total_param_size = 0
gpu_stall_dramfull = 47979
gpu_stall_icnt2sh    = 65889
partiton_level_parallism =       0.8257
partiton_level_parallism_total  =       5.3534
partiton_level_parallism_util =       2.0379
partiton_level_parallism_util_total  =       6.3809
L2_BW  =      18.4962 GB/Sec
L2_BW_total  =     119.9336 GB/Sec
gpu_total_sim_rate=103153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 815256
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 813778
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 815256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2447, 1998, 2004, 2080, 1911, 2026, 2156, 2145, 2228, 2318, 2387, 2582, 2367, 2256, 2293, 2271, 1966, 2118, 2002, 2423, 2308, 1868, 2050, 1951, 1961, 2261, 2217, 2320, 2079, 1910, 2064, 2337, 2250, 2105, 2428, 2573, 2141, 2051, 2063, 2246, 1701, 1592, 1552, 1718, 1699, 1671, 1555, 1661, 
gpgpu_n_tot_thrd_icount = 48541696
gpgpu_n_tot_w_icount = 1516928
gpgpu_n_stall_shd_mem = 2659791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1203416
gpgpu_n_mem_write_global = 400853
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2002827
gpgpu_n_store_insn = 658839
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1204929
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4715694	W0_Idle:194321	W0_Scoreboard:1716015	W1:331778	W2:160807	W3:107981	W4:74582	W5:59107	W6:48680	W7:44067	W8:38215	W9:34595	W10:29573	W11:25958	W12:23233	W13:20665	W14:18128	W15:15591	W16:14357	W17:13591	W18:13369	W19:12942	W20:11672	W21:14371	W22:13693	W23:15741	W24:13849	W25:10901	W26:8943	W27:6105	W28:3916	W29:1782	W30:759	W31:297	W32:327680
single_issue_nums: WS0:754453	WS1:762475	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9627328 {8:1203416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16034120 {40:400853,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48136640 {40:1203416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3206824 {8:400853,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 2136 
max_icnt2mem_latency = 601 
maxmrqlatency = 1049 
max_icnt2sh_latency = 155 
averagemflatency = 320 
avg_icnt2mem_latency = 139 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 28 
mrq_lat_table:91047 	7878 	6493 	11612 	35071 	11122 	6435 	4726 	1968 	323 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	297034 	1161364 	143611 	2284 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	85731 	65732 	29028 	33616 	284038 	1036960 	69188 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	282696 	535032 	361936 	200461 	220368 	3806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	395 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       127        72        56        64        64       166       137        99        54        50        55        66        60 
dram[1]:       112       109       128       126        66        50       107        66       143       143        54        79        33        43        63        81 
dram[2]:       126       128       128       127        71        71        88        58       148       158        81        52        52        45        53        51 
dram[3]:       104       128       127       119        64        64       101        44       146       144        82        60        62        40        39        54 
dram[4]:       128       128       126       120        62        79        99        99       150       139        75        68        60        60        38        62 
dram[5]:       127       128       128       119        80        83       100       101       171       137        60        62        57        38        63        62 
maximum service time to same row:
dram[0]:      7146     11672      6327     12549      7797     12228     19822     24916     29261     32929     17191      8534      6140     10097     19053     16929 
dram[1]:      6946      8213     11699     14340      7183     12438     21300     16542     32476     28186     13847     14151     13313      8189     12975     18265 
dram[2]:     13133      6164      8491     13726      7199     11423     19759     16060     34318     26392     14243     16036     13441      6450     14790     14955 
dram[3]:      8723     11013      9706      7602     13198      6158     16158     13553     34780     28262      6377     16481      6778      7565     15793     15353 
dram[4]:     17124      6811      9334      7658      6107     15529     15672     18809     33072     28264     14712     16412     11561      5517     11319     16623 
dram[5]:      6930      6017      8801      7565     14614      6116     20640     19856     33072     32483     18775      8507      6104      7061     11453     15881 
average row accesses per activate:
dram[0]:  5.009050  5.013606  5.371795  5.146919  4.496703  4.400000  5.477352  5.980620  8.456250  6.860000  4.643750  4.145553  3.971074  3.928421  4.616022  4.215346 
dram[1]:  4.781250  5.025918  4.811628  4.742553  4.369427  4.306723  6.183333  5.072785  8.411043  7.782123  5.094737  4.377095  3.813492  3.801484  4.380578  4.475703 
dram[2]:  5.270000  4.484794  4.688196  4.389800  4.493151  4.037479  5.779026  5.195195  9.034722  6.878542  4.557276  4.070388  4.053305  3.674917  4.587601  4.118644 
dram[3]:  4.706013  4.761224  4.757303  4.902490  4.263269  4.113060  5.580645  5.242332  7.383420  6.909953  4.350427  4.292553  3.945455  3.658182  4.297436  4.131004 
dram[4]:  5.039171  4.503055  4.886105  5.241293  4.357918  4.181443  5.400685  5.437063  7.385000  6.819512  4.552239  4.405634  3.840077  3.904564  4.371053  4.173810 
dram[5]:  4.482546  4.486598  4.935927  4.893096  4.639723  4.800464  6.174603  5.579310  7.393617  7.360215  4.887043  4.404959  3.721281  3.808678  4.061905  4.538462 
average row locality = 176681/37481 = 4.713881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       240       256       245       271       301       303       131       119         6        18       152       158       283       270       217       230 
dram[1]:       239       277       267       267       294       282       114       122        13        20       134       170       276       280       215       212 
dram[2]:       258       298       265       291       281       330       137       146         6        23       154       196       257       330       206       272 
dram[3]:       261       274       283       288       293       307       143       142        10        14       146       187       302       293       231       240 
dram[4]:       245       278       277       281       274       282       138       121        21        22       146       179       278       300       223       215 
dram[5]:       267       276       266       279       288       285       113       141        12        15       159       177       278       280       214       227 
total dram writes = 19803
bank skew: 330/6 = 55.00
chip skew: 3450/3182 = 1.08
average mf latency per bank:
dram[0]:      17176     16124     16330     14402     13647     13292     42602     46174   1535677    506734     35980     32071     11138     11582     15114     14557
dram[1]:      17438     15034     14828     14890     14043     14395     49141     45070    712057    456511     40734     29589     11542     11445     15563     15507
dram[2]:      16352     24261     15125     23815     14546     79311     41175     67335   1574447    720097     36570     45416     12533     16519     16256     21553
dram[3]:      15833     14965     14060     13632     14099     13683     39027     39009    937236    652882     37368     26980     10736     10929     14351     13686
dram[4]:      17156     14581     14300     13993     14765     14846     40263     45621    449609    424730     34548     28353     11673     10473     14715     15083
dram[5]:      15769     15018     15327     14235     14103     14768     48182     40269    767058    629185     31142     29022     11417     11550     15384     14920
maximum mf latency per bank:
dram[0]:       1359      1578      1135      1257      1006      1075      1227      1210       853      1007      1238      2136      1251      1572      1170      1375
dram[1]:       1323      1169      1270      1106      1052      1224      1413      1016      1089       990      1266      1292      1334      1305      1325      1019
dram[2]:       1499      1423      1206      1134      1506      1241      1056      1169      1153      1081      1317      1051      1421      1287      1440      1222
dram[3]:       1347      1179      1331      1004       957      1181      1136      1132      1197      1169      1604      1521      1428      1334      1287      1231
dram[4]:       1304      1206      1152      1174      1158      1102      1159      1406      1328      1065      1253      1144      1615      1106      1258      1298
dram[5]:       1171      1294      1145      1158      1383      1186      1068      1268       962       974      1335      1346      1662      1311      1424      1181
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395585 n_nop=353749 n_act=5936 n_pre=5920 n_ref_event=37881296 n_req=28766 n_rd=26210 n_rd_L2_A=0 n_write=0 n_wr_bk=4150 bw_util=0.1535
n_activity=206231 dram_eff=0.2944
bk0: 2018a 372868i bk1: 2014a 372445i bk2: 1932a 373452i bk3: 1973a 373436i bk4: 1825a 371450i bk5: 1782a 372673i bk6: 1484a 380020i bk7: 1462a 381486i bk8: 1349a 387602i bk9: 1361a 386203i bk10: 1353a 380578i bk11: 1377a 376420i bk12: 1646a 371062i bk13: 1612a 370850i bk14: 1489a 376229i bk15: 1533a 376152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793993
Row_Buffer_Locality_read = 0.833193
Row_Buffer_Locality_write = 0.392019
Bank_Level_Parallism = 2.194083
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.409181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.153494 
total_CMD = 395585 
util_bw = 60720 
Wasted_Col = 62836 
Wasted_Row = 31833 
Idle = 240196 

BW Util Bottlenecks: 
RCDc_limit = 40634 
RCDWRc_limit = 7003 
WTRc_limit = 10253 
RTWc_limit = 25017 
CCDLc_limit = 15455 
rwq = 0 
CCDLc_limit_alone = 11889 
WTRc_limit_alone = 9779 
RTWc_limit_alone = 21925 

Commands details: 
total_CMD = 395585 
n_nop = 353749 
Read = 26210 
Write = 0 
L2_Alloc = 0 
L2_WB = 4150 
n_act = 5936 
n_pre = 5920 
n_ref = 37881296 
n_req = 28766 
total_req = 30360 

Dual Bus Interface Util: 
issued_total_row = 11856 
issued_total_col = 30360 
Row_Bus_Util =  0.029971 
CoL_Bus_Util = 0.076747 
Either_Row_CoL_Bus_Util = 0.105757 
Issued_on_Two_Bus_Simul_Util = 0.000961 
issued_two_Eff = 0.009083 
queue_avg = 2.088562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395585 n_nop=353025 n_act=6121 n_pre=6105 n_ref_event=0 n_req=29135 n_rd=26499 n_rd_L2_A=0 n_write=0 n_wr_bk=4218 bw_util=0.1553
n_activity=206789 dram_eff=0.2971
bk0: 1952a 372354i bk1: 2120a 371712i bk2: 1899a 373872i bk3: 2013a 371673i bk4: 1829a 371945i bk5: 1799a 370386i bk6: 1401a 381150i bk7: 1520a 380006i bk8: 1363a 387218i bk9: 1382a 386899i bk10: 1327a 380845i bk11: 1403a 377939i bk12: 1652a 371136i bk13: 1775a 370028i bk14: 1487a 376165i bk15: 1577a 376569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790149
Row_Buffer_Locality_read = 0.831465
Row_Buffer_Locality_write = 0.374810
Bank_Level_Parallism = 2.188531
Bank_Level_Parallism_Col = 2.044507
Bank_Level_Parallism_Ready = 1.390948
write_to_read_ratio_blp_rw_average = 0.288555
GrpLevelPara = 1.505970 

BW Util details:
bwutil = 0.155299 
total_CMD = 395585 
util_bw = 61434 
Wasted_Col = 63674 
Wasted_Row = 32022 
Idle = 238455 

BW Util Bottlenecks: 
RCDc_limit = 40893 
RCDWRc_limit = 7442 
WTRc_limit = 11170 
RTWc_limit = 26054 
CCDLc_limit = 16036 
rwq = 0 
CCDLc_limit_alone = 12211 
WTRc_limit_alone = 10611 
RTWc_limit_alone = 22788 

Commands details: 
total_CMD = 395585 
n_nop = 353025 
Read = 26499 
Write = 0 
L2_Alloc = 0 
L2_WB = 4218 
n_act = 6121 
n_pre = 6105 
n_ref = 0 
n_req = 29135 
total_req = 30717 

Dual Bus Interface Util: 
issued_total_row = 12226 
issued_total_col = 30717 
Row_Bus_Util =  0.030906 
CoL_Bus_Util = 0.077650 
Either_Row_CoL_Bus_Util = 0.107587 
Issued_on_Two_Bus_Simul_Util = 0.000968 
issued_two_Eff = 0.008999 
queue_avg = 2.004469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395585 n_nop=350343 n_act=6631 n_pre=6615 n_ref_event=0 n_req=30664 n_rd=27837 n_rd_L2_A=0 n_write=0 n_wr_bk=4572 bw_util=0.1639
n_activity=218707 dram_eff=0.2964
bk0: 1926a 374355i bk1: 2266a 368352i bk2: 1924a 371125i bk3: 2176a 367957i bk4: 1756a 372210i bk5: 2094a 366561i bk6: 1453a 380082i bk7: 1628a 378615i bk8: 1297a 387745i bk9: 1682a 384166i bk10: 1334a 380093i bk11: 1495a 376523i bk12: 1643a 372763i bk13: 1896a 366651i bk14: 1550a 377353i bk15: 1717a 371874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783916
Row_Buffer_Locality_read = 0.824802
Row_Buffer_Locality_write = 0.381323
Bank_Level_Parallism = 2.188377
Bank_Level_Parallism_Col = 2.044084
Bank_Level_Parallism_Ready = 1.391895
write_to_read_ratio_blp_rw_average = 0.291759
GrpLevelPara = 1.502392 

BW Util details:
bwutil = 0.163854 
total_CMD = 395585 
util_bw = 64818 
Wasted_Col = 69353 
Wasted_Row = 34447 
Idle = 226967 

BW Util Bottlenecks: 
RCDc_limit = 44809 
RCDWRc_limit = 8091 
WTRc_limit = 12314 
RTWc_limit = 28638 
CCDLc_limit = 15806 
rwq = 0 
CCDLc_limit_alone = 12050 
WTRc_limit_alone = 11771 
RTWc_limit_alone = 25425 

Commands details: 
total_CMD = 395585 
n_nop = 350343 
Read = 27837 
Write = 0 
L2_Alloc = 0 
L2_WB = 4572 
n_act = 6631 
n_pre = 6615 
n_ref = 0 
n_req = 30664 
total_req = 32409 

Dual Bus Interface Util: 
issued_total_row = 13246 
issued_total_col = 32409 
Row_Bus_Util =  0.033485 
CoL_Bus_Util = 0.081927 
Either_Row_CoL_Bus_Util = 0.114367 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.009129 
queue_avg = 2.069492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06949
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395585 n_nop=351511 n_act=6484 n_pre=6468 n_ref_event=0 n_req=29867 n_rd=27028 n_rd_L2_A=0 n_write=0 n_wr_bk=4529 bw_util=0.1595
n_activity=211763 dram_eff=0.298
bk0: 1913a 373069i bk1: 2125a 370426i bk2: 1907a 373804i bk3: 2134a 370125i bk4: 1772a 372127i bk5: 1873a 370118i bk6: 1456a 380033i bk7: 1616a 379383i bk8: 1418a 386259i bk9: 1448a 386065i bk10: 1389a 379337i bk11: 1442a 376583i bk12: 1673a 371500i bk13: 1701a 368344i bk14: 1497a 376154i bk15: 1664a 372872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783072
Row_Buffer_Locality_read = 0.825588
Row_Buffer_Locality_write = 0.378302
Bank_Level_Parallism = 2.186780
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.410558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.159546 
total_CMD = 395585 
util_bw = 63114 
Wasted_Col = 67714 
Wasted_Row = 32622 
Idle = 232135 

BW Util Bottlenecks: 
RCDc_limit = 43233 
RCDWRc_limit = 8084 
WTRc_limit = 12527 
RTWc_limit = 27718 
CCDLc_limit = 16526 
rwq = 0 
CCDLc_limit_alone = 12677 
WTRc_limit_alone = 12006 
RTWc_limit_alone = 24390 

Commands details: 
total_CMD = 395585 
n_nop = 351511 
Read = 27028 
Write = 0 
L2_Alloc = 0 
L2_WB = 4529 
n_act = 6484 
n_pre = 6468 
n_ref = 0 
n_req = 29867 
total_req = 31557 

Dual Bus Interface Util: 
issued_total_row = 12952 
issued_total_col = 31557 
Row_Bus_Util =  0.032741 
CoL_Bus_Util = 0.079773 
Either_Row_CoL_Bus_Util = 0.111415 
Issued_on_Two_Bus_Simul_Util = 0.001100 
issued_two_Eff = 0.009870 
queue_avg = 2.070996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395585 n_nop=352894 n_act=6195 n_pre=6179 n_ref_event=0 n_req=29072 n_rd=26394 n_rd_L2_A=0 n_write=0 n_wr_bk=4316 bw_util=0.1553
n_activity=208447 dram_eff=0.2947
bk0: 2002a 372798i bk1: 2007a 371054i bk2: 1944a 372992i bk3: 1916a 373653i bk4: 1784a 372196i bk5: 1807a 371656i bk6: 1475a 380372i bk7: 1472a 381581i bk8: 1463a 385008i bk9: 1386a 386148i bk10: 1377a 379209i bk11: 1402a 377261i bk12: 1718a 369224i bk13: 1602a 371011i bk14: 1484a 376708i bk15: 1555a 375038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787218
Row_Buffer_Locality_read = 0.828029
Row_Buffer_Locality_write = 0.384989
Bank_Level_Parallism = 2.206262
Bank_Level_Parallism_Col = 2.062424
Bank_Level_Parallism_Ready = 1.411806
write_to_read_ratio_blp_rw_average = 0.283088
GrpLevelPara = 1.499376 

BW Util details:
bwutil = 0.155264 
total_CMD = 395585 
util_bw = 61420 
Wasted_Col = 64606 
Wasted_Row = 31781 
Idle = 237778 

BW Util Bottlenecks: 
RCDc_limit = 42093 
RCDWRc_limit = 7558 
WTRc_limit = 12121 
RTWc_limit = 25511 
CCDLc_limit = 15842 
rwq = 0 
CCDLc_limit_alone = 12176 
WTRc_limit_alone = 11559 
RTWc_limit_alone = 22407 

Commands details: 
total_CMD = 395585 
n_nop = 352894 
Read = 26394 
Write = 0 
L2_Alloc = 0 
L2_WB = 4316 
n_act = 6195 
n_pre = 6179 
n_ref = 0 
n_req = 29072 
total_req = 30710 

Dual Bus Interface Util: 
issued_total_row = 12374 
issued_total_col = 30710 
Row_Bus_Util =  0.031280 
CoL_Bus_Util = 0.077632 
Either_Row_CoL_Bus_Util = 0.107919 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.009206 
queue_avg = 1.994391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395585 n_nop=352911 n_act=6159 n_pre=6143 n_ref_event=4562280503665652019 n_req=29177 n_rd=26489 n_rd_L2_A=0 n_write=0 n_wr_bk=4273 bw_util=0.1555
n_activity=206976 dram_eff=0.2973
bk0: 1984a 371736i bk1: 1976a 370561i bk2: 1967a 372828i bk3: 1998a 371439i bk4: 1778a 372585i bk5: 1847a 372699i bk6: 1464a 381639i bk7: 1520a 379879i bk8: 1383a 386361i bk9: 1359a 386923i bk10: 1317a 380032i bk11: 1428a 377999i bk12: 1690a 368896i bk13: 1660a 370567i bk14: 1517a 374514i bk15: 1601a 375642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789218
Row_Buffer_Locality_read = 0.829250
Row_Buffer_Locality_write = 0.394717
Bank_Level_Parallism = 2.208802
Bank_Level_Parallism_Col = 2.519518
Bank_Level_Parallism_Ready = 1.434958
write_to_read_ratio_blp_rw_average = 0.276730
GrpLevelPara = 1.504391 

BW Util details:
bwutil = 0.155527 
total_CMD = 395585 
util_bw = 61524 
Wasted_Col = 64369 
Wasted_Row = 32373 
Idle = 237319 

BW Util Bottlenecks: 
RCDc_limit = 41564 
RCDWRc_limit = 7496 
WTRc_limit = 11939 
RTWc_limit = 24662 
CCDLc_limit = 15686 
rwq = 0 
CCDLc_limit_alone = 12164 
WTRc_limit_alone = 11370 
RTWc_limit_alone = 21709 

Commands details: 
total_CMD = 395585 
n_nop = 352911 
Read = 26489 
Write = 0 
L2_Alloc = 0 
L2_WB = 4273 
n_act = 6159 
n_pre = 6143 
n_ref = 4562280503665652019 
n_req = 29177 
total_req = 30762 

Dual Bus Interface Util: 
issued_total_row = 12302 
issued_total_col = 30762 
Row_Bus_Util =  0.031098 
CoL_Bus_Util = 0.077763 
Either_Row_CoL_Bus_Util = 0.107876 
Issued_on_Two_Bus_Simul_Util = 0.000986 
issued_two_Eff = 0.009139 
queue_avg = 2.097309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09731

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130973, Miss = 26640, Miss_rate = 0.203, Pending_hits = 896, Reservation_fails = 112
L2_cache_bank[1]: Access = 128937, Miss = 27365, Miss_rate = 0.212, Pending_hits = 835, Reservation_fails = 10
L2_cache_bank[2]: Access = 130631, Miss = 26554, Miss_rate = 0.203, Pending_hits = 839, Reservation_fails = 6
L2_cache_bank[3]: Access = 130291, Miss = 27633, Miss_rate = 0.212, Pending_hits = 988, Reservation_fails = 112
L2_cache_bank[4]: Access = 131177, Miss = 27456, Miss_rate = 0.209, Pending_hits = 924, Reservation_fails = 1
L2_cache_bank[5]: Access = 170189, Miss = 47226, Miss_rate = 0.277, Pending_hits = 1461, Reservation_fails = 113
L2_cache_bank[6]: Access = 131089, Miss = 28635, Miss_rate = 0.218, Pending_hits = 967, Reservation_fails = 4
L2_cache_bank[7]: Access = 130414, Miss = 28957, Miss_rate = 0.222, Pending_hits = 1095, Reservation_fails = 102
L2_cache_bank[8]: Access = 129696, Miss = 28372, Miss_rate = 0.219, Pending_hits = 924, Reservation_fails = 1
L2_cache_bank[9]: Access = 130440, Miss = 27573, Miss_rate = 0.211, Pending_hits = 845, Reservation_fails = 9
L2_cache_bank[10]: Access = 129788, Miss = 26979, Miss_rate = 0.208, Pending_hits = 867, Reservation_fails = 2
L2_cache_bank[11]: Access = 130974, Miss = 28350, Miss_rate = 0.216, Pending_hits = 1033, Reservation_fails = 5
L2_total_cache_accesses = 1604599
L2_total_cache_misses = 351740
L2_total_cache_miss_rate = 0.2192
L2_total_cache_pending_hits = 11674
L2_total_cache_reservation_fails = 477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1031495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 104544
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12790
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178493
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1203416
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400853
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.347
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=1604599
icnt_total_pkts_simt_to_mem=1604359
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03916
	minimum = 5
	maximum = 8
Network latency average = 5.03916
	minimum = 5
	maximum = 8
Slowest packet = 3206109
Flit latency average = 5.03916
	minimum = 5
	maximum = 8
Slowest flit = 3206109
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0611646
	minimum = 0.0474973 (at node 8)
	maximum = 0.0727073 (at node 20)
Accepted packet rate average = 0.0611646
	minimum = 0.0474973 (at node 8)
	maximum = 0.0727073 (at node 20)
Injected flit rate average = 0.0611646
	minimum = 0.0474973 (at node 8)
	maximum = 0.0727073 (at node 20)
Accepted flit rate average= 0.0611646
	minimum = 0.0474973 (at node 8)
	maximum = 0.0727073 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8145 (8 samples)
	minimum = 5 (8 samples)
	maximum = 191.375 (8 samples)
Network latency average = 26.4942 (8 samples)
	minimum = 5 (8 samples)
	maximum = 181.875 (8 samples)
Flit latency average = 26.4942 (8 samples)
	minimum = 5 (8 samples)
	maximum = 181.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.192103 (8 samples)
	minimum = 0.154182 (8 samples)
	maximum = 0.281336 (8 samples)
Accepted packet rate average = 0.192103 (8 samples)
	minimum = 0.154418 (8 samples)
	maximum = 0.280541 (8 samples)
Injected flit rate average = 0.192103 (8 samples)
	minimum = 0.154182 (8 samples)
	maximum = 0.281336 (8 samples)
Accepted flit rate average = 0.192103 (8 samples)
	minimum = 0.154418 (8 samples)
	maximum = 0.280541 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 103153 (inst/sec)
gpgpu_simulation_rate = 1783 (cycle/sec)
gpgpu_silicon_slowdown = 392596x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda3c26350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda3c26420..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 2558
gpu_sim_insn = 1245214
gpu_ipc =     486.7920
gpu_tot_sim_cycle = 302249
gpu_tot_sim_insn = 18575059
gpu_tot_ipc =      61.4562
gpu_tot_issued_cta = 2304
gpu_occupancy = 79.5667% 
gpu_tot_occupancy = 72.3226% 
max_total_param_size = 0
gpu_stall_dramfull = 47979
gpu_stall_icnt2sh    = 65889
partiton_level_parallism =       0.8030
partiton_level_parallism_total  =       5.3149
partiton_level_parallism_util =       2.8889
partiton_level_parallism_util_total  =       6.3711
L2_BW  =      17.9866 GB/Sec
L2_BW_total  =     119.0708 GB/Sec
gpu_total_sim_rate=107994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 837800
	L1I_total_cache_misses = 1478
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8799
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 129024
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 836322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8799
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 129024
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 837800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8799
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2507, 2058, 2064, 2140, 1971, 2086, 2216, 2205, 2288, 2378, 2447, 2642, 2427, 2316, 2353, 2331, 2026, 2178, 2062, 2483, 2368, 1928, 2110, 2011, 2021, 2321, 2277, 2380, 2139, 1970, 2124, 2397, 2310, 2165, 2488, 2633, 2201, 2111, 2123, 2306, 1741, 1632, 1592, 1758, 1739, 1711, 1595, 1701, 
gpgpu_n_tot_thrd_icount = 49853472
gpgpu_n_tot_w_icount = 1557921
gpgpu_n_stall_shd_mem = 2659791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1205468
gpgpu_n_mem_write_global = 400855
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2068367
gpgpu_n_store_insn = 658841
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1204929
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4720994	W0_Idle:195578	W0_Scoreboard:1721505	W1:331811	W2:160807	W3:107981	W4:74582	W5:59107	W6:48680	W7:44067	W8:38215	W9:34595	W10:29573	W11:25958	W12:23233	W13:20665	W14:18128	W15:15591	W16:14357	W17:13591	W18:13369	W19:12942	W20:11672	W21:14371	W22:13693	W23:15741	W24:13849	W25:10901	W26:8943	W27:6105	W28:3916	W29:1782	W30:759	W31:297	W32:368640
single_issue_nums: WS0:774966	WS1:782955	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9643744 {8:1205468,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16034200 {40:400855,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48218720 {40:1205468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3206840 {8:400855,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 2136 
max_icnt2mem_latency = 601 
maxmrqlatency = 1049 
max_icnt2sh_latency = 155 
averagemflatency = 319 
avg_icnt2mem_latency = 139 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 28 
mrq_lat_table:91050 	7878 	6493 	11612 	35071 	11122 	6435 	4726 	1968 	323 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	299086 	1161366 	143611 	2284 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87737 	65780 	29028 	33616 	284038 	1036960 	69188 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	284750 	535032 	361936 	200461 	220368 	3806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	395 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       127        72        56        64        64       166       137        99        54        50        55        66        60 
dram[1]:       112       109       128       126        66        50       107        66       143       143        54        79        33        43        63        81 
dram[2]:       126       128       128       127        71        71        88        58       148       158        81        52        52        45        53        51 
dram[3]:       104       128       127       119        64        64       101        44       146       144        82        60        62        40        39        54 
dram[4]:       128       128       126       120        62        79        99        99       150       139        75        68        60        60        38        62 
dram[5]:       127       128       128       119        80        83       100       101       171       137        60        62        57        38        63        62 
maximum service time to same row:
dram[0]:      7146     11672      6327     12549      7797     12228     19822     24916     29261     32929     17191      8534      6140     10097     19053     16929 
dram[1]:      6946      8213     11699     14340      7183     12438     21300     16542     32476     28186     13847     14151     13313      8189     12975     18265 
dram[2]:     13133      6164      8491     13726      7199     11423     19759     16060     34318     26392     14243     16036     13441      6450     14790     14955 
dram[3]:      8723     11013      9706      7602     13198      6158     16158     13553     34780     28262      6377     16481      6778      7565     15793     15353 
dram[4]:     17124      6811      9334      7658      6107     15529     15672     18809     33072     28264     14712     16412     11561      5517     11319     16623 
dram[5]:      6930      6017      8801      7565     14614      6116     20640     19856     33072     32483     18775      8507      6104      7061     11453     15881 
average row accesses per activate:
dram[0]:  5.009050  5.013606  5.360614  5.146919  4.496703  4.400000  5.477352  5.980620  8.456250  6.860000  4.632399  4.145553  3.971074  3.928421  4.616022  4.215346 
dram[1]:  4.781250  5.025918  4.811628  4.742553  4.369427  4.306723  6.183333  5.072785  8.411043  7.782123  5.094737  4.377095  3.813492  3.801484  4.380578  4.475703 
dram[2]:  5.270000  4.484794  4.688196  4.389800  4.493151  4.037479  5.779026  5.195195  9.034722  6.878542  4.557276  4.070388  4.053305  3.674917  4.587601  4.118644 
dram[3]:  4.706013  4.761224  4.757303  4.902490  4.263269  4.113060  5.580645  5.242332  7.383420  6.909953  4.350427  4.292553  3.945455  3.658182  4.297436  4.131004 
dram[4]:  5.039171  4.495935  4.886105  5.241293  4.357918  4.181443  5.400685  5.437063  7.385000  6.819512  4.552239  4.405634  3.840077  3.904564  4.371053  4.173810 
dram[5]:  4.482546  4.486598  4.935927  4.893096  4.639723  4.800464  6.174603  5.579310  7.393617  7.360215  4.887043  4.404959  3.721281  3.808678  4.061905  4.538462 
average row locality = 176684/37484 = 4.713584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       240       256       245       271       301       303       131       119         6        18       152       158       283       270       217       230 
dram[1]:       239       277       267       267       294       282       114       122        13        20       134       170       276       280       215       212 
dram[2]:       258       298       265       291       281       330       137       146         6        23       154       196       257       330       206       272 
dram[3]:       261       274       283       288       293       307       143       142        10        14       146       187       302       293       231       240 
dram[4]:       245       278       277       281       274       282       138       121        21        22       146       179       278       300       223       215 
dram[5]:       267       276       266       279       288       285       113       141        12        15       159       177       278       280       214       227 
total dram writes = 19803
bank skew: 330/6 = 55.00
chip skew: 3450/3182 = 1.08
average mf latency per bank:
dram[0]:      17176     16124     16332     14402     13665     13310     42735     46321   1535677    506734     35980     32071     11138     11582     15114     14557
dram[1]:      17438     15034     14828     14890     14062     14414     49294     45213    712057    456511     40734     29589     11542     11445     15563     15507
dram[2]:      16352     24261     15125     23815     14565     79331     41302     67455   1574447    720097     36570     45416     12533     16519     16256     21553
dram[3]:      15833     14965     14060     13632     14118     13705     39149     39131    937236    652882     37368     26980     10736     10929     14351     13686
dram[4]:      17156     14582     14300     13993     14785     14869     40389     45765    449609    424730     34548     28353     11673     10473     14715     15083
dram[5]:      15769     15018     15327     14235     14122     14791     48336     40393    767058    629194     31142     29022     11417     11550     15384     14920
maximum mf latency per bank:
dram[0]:       1359      1578      1135      1257      1006      1075      1227      1210       853      1007      1238      2136      1251      1572      1170      1375
dram[1]:       1323      1169      1270      1106      1052      1224      1413      1016      1089       990      1266      1292      1334      1305      1325      1019
dram[2]:       1499      1423      1206      1134      1506      1241      1056      1169      1153      1081      1317      1051      1421      1287      1440      1222
dram[3]:       1347      1179      1331      1004       957      1181      1136      1132      1197      1169      1604      1521      1428      1334      1287      1231
dram[4]:       1304      1206      1152      1174      1158      1102      1159      1406      1328      1065      1253      1144      1615      1106      1258      1298
dram[5]:       1171      1294      1145      1158      1383      1186      1068      1268       962       974      1335      1346      1662      1311      1424      1181
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398961 n_nop=357119 n_act=5938 n_pre=5922 n_ref_event=37881296 n_req=28768 n_rd=26211 n_rd_L2_A=0 n_write=0 n_wr_bk=4151 bw_util=0.1522
n_activity=206289 dram_eff=0.2944
bk0: 2018a 376244i bk1: 2014a 375821i bk2: 1933a 376804i bk3: 1973a 376811i bk4: 1825a 374826i bk5: 1782a 376049i bk6: 1484a 383396i bk7: 1462a 384862i bk8: 1349a 390978i bk9: 1361a 389580i bk10: 1353a 383919i bk11: 1377a 379795i bk12: 1646a 374437i bk13: 1612a 374226i bk14: 1489a 379605i bk15: 1533a 379528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793938
Row_Buffer_Locality_read = 0.833162
Row_Buffer_Locality_write = 0.391865
Bank_Level_Parallism = 2.193948
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.409154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.152205 
total_CMD = 398961 
util_bw = 60724 
Wasted_Col = 62858 
Wasted_Row = 31845 
Idle = 243534 

BW Util Bottlenecks: 
RCDc_limit = 40646 
RCDWRc_limit = 7009 
WTRc_limit = 10253 
RTWc_limit = 25027 
CCDLc_limit = 15456 
rwq = 0 
CCDLc_limit_alone = 11889 
WTRc_limit_alone = 9779 
RTWc_limit_alone = 21934 

Commands details: 
total_CMD = 398961 
n_nop = 357119 
Read = 26211 
Write = 0 
L2_Alloc = 0 
L2_WB = 4151 
n_act = 5938 
n_pre = 5922 
n_ref = 37881296 
n_req = 28768 
total_req = 30362 

Dual Bus Interface Util: 
issued_total_row = 11860 
issued_total_col = 30362 
Row_Bus_Util =  0.029727 
CoL_Bus_Util = 0.076103 
Either_Row_CoL_Bus_Util = 0.104877 
Issued_on_Two_Bus_Simul_Util = 0.000952 
issued_two_Eff = 0.009082 
queue_avg = 2.070889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398961 n_nop=356401 n_act=6121 n_pre=6105 n_ref_event=0 n_req=29135 n_rd=26499 n_rd_L2_A=0 n_write=0 n_wr_bk=4218 bw_util=0.154
n_activity=206789 dram_eff=0.2971
bk0: 1952a 375730i bk1: 2120a 375088i bk2: 1899a 377248i bk3: 2013a 375049i bk4: 1829a 375321i bk5: 1799a 373762i bk6: 1401a 384526i bk7: 1520a 383382i bk8: 1363a 390594i bk9: 1382a 390275i bk10: 1327a 384221i bk11: 1403a 381315i bk12: 1652a 374512i bk13: 1775a 373404i bk14: 1487a 379541i bk15: 1577a 379945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790149
Row_Buffer_Locality_read = 0.831465
Row_Buffer_Locality_write = 0.374810
Bank_Level_Parallism = 2.188531
Bank_Level_Parallism_Col = 2.044507
Bank_Level_Parallism_Ready = 1.390948
write_to_read_ratio_blp_rw_average = 0.288555
GrpLevelPara = 1.505970 

BW Util details:
bwutil = 0.153985 
total_CMD = 398961 
util_bw = 61434 
Wasted_Col = 63674 
Wasted_Row = 32022 
Idle = 241831 

BW Util Bottlenecks: 
RCDc_limit = 40893 
RCDWRc_limit = 7442 
WTRc_limit = 11170 
RTWc_limit = 26054 
CCDLc_limit = 16036 
rwq = 0 
CCDLc_limit_alone = 12211 
WTRc_limit_alone = 10611 
RTWc_limit_alone = 22788 

Commands details: 
total_CMD = 398961 
n_nop = 356401 
Read = 26499 
Write = 0 
L2_Alloc = 0 
L2_WB = 4218 
n_act = 6121 
n_pre = 6105 
n_ref = 0 
n_req = 29135 
total_req = 30717 

Dual Bus Interface Util: 
issued_total_row = 12226 
issued_total_col = 30717 
Row_Bus_Util =  0.030645 
CoL_Bus_Util = 0.076992 
Either_Row_CoL_Bus_Util = 0.106677 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.008999 
queue_avg = 1.987508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398961 n_nop=353719 n_act=6631 n_pre=6615 n_ref_event=0 n_req=30664 n_rd=27837 n_rd_L2_A=0 n_write=0 n_wr_bk=4572 bw_util=0.1625
n_activity=218707 dram_eff=0.2964
bk0: 1926a 377731i bk1: 2266a 371728i bk2: 1924a 374501i bk3: 2176a 371333i bk4: 1756a 375586i bk5: 2094a 369937i bk6: 1453a 383458i bk7: 1628a 381991i bk8: 1297a 391121i bk9: 1682a 387542i bk10: 1334a 383469i bk11: 1495a 379899i bk12: 1643a 376139i bk13: 1896a 370027i bk14: 1550a 380729i bk15: 1717a 375250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783916
Row_Buffer_Locality_read = 0.824802
Row_Buffer_Locality_write = 0.381323
Bank_Level_Parallism = 2.188377
Bank_Level_Parallism_Col = 2.044084
Bank_Level_Parallism_Ready = 1.391895
write_to_read_ratio_blp_rw_average = 0.291759
GrpLevelPara = 1.502392 

BW Util details:
bwutil = 0.162467 
total_CMD = 398961 
util_bw = 64818 
Wasted_Col = 69353 
Wasted_Row = 34447 
Idle = 230343 

BW Util Bottlenecks: 
RCDc_limit = 44809 
RCDWRc_limit = 8091 
WTRc_limit = 12314 
RTWc_limit = 28638 
CCDLc_limit = 15806 
rwq = 0 
CCDLc_limit_alone = 12050 
WTRc_limit_alone = 11771 
RTWc_limit_alone = 25425 

Commands details: 
total_CMD = 398961 
n_nop = 353719 
Read = 27837 
Write = 0 
L2_Alloc = 0 
L2_WB = 4572 
n_act = 6631 
n_pre = 6615 
n_ref = 0 
n_req = 30664 
total_req = 32409 

Dual Bus Interface Util: 
issued_total_row = 13246 
issued_total_col = 32409 
Row_Bus_Util =  0.033201 
CoL_Bus_Util = 0.081234 
Either_Row_CoL_Bus_Util = 0.113400 
Issued_on_Two_Bus_Simul_Util = 0.001035 
issued_two_Eff = 0.009129 
queue_avg = 2.051980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398961 n_nop=354887 n_act=6484 n_pre=6468 n_ref_event=0 n_req=29867 n_rd=27028 n_rd_L2_A=0 n_write=0 n_wr_bk=4529 bw_util=0.1582
n_activity=211763 dram_eff=0.298
bk0: 1913a 376445i bk1: 2125a 373802i bk2: 1907a 377180i bk3: 2134a 373501i bk4: 1772a 375503i bk5: 1873a 373494i bk6: 1456a 383409i bk7: 1616a 382759i bk8: 1418a 389635i bk9: 1448a 389441i bk10: 1389a 382713i bk11: 1442a 379959i bk12: 1673a 374876i bk13: 1701a 371720i bk14: 1497a 379530i bk15: 1664a 376248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783072
Row_Buffer_Locality_read = 0.825588
Row_Buffer_Locality_write = 0.378302
Bank_Level_Parallism = 2.186780
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.410558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158196 
total_CMD = 398961 
util_bw = 63114 
Wasted_Col = 67714 
Wasted_Row = 32622 
Idle = 235511 

BW Util Bottlenecks: 
RCDc_limit = 43233 
RCDWRc_limit = 8084 
WTRc_limit = 12527 
RTWc_limit = 27718 
CCDLc_limit = 16526 
rwq = 0 
CCDLc_limit_alone = 12677 
WTRc_limit_alone = 12006 
RTWc_limit_alone = 24390 

Commands details: 
total_CMD = 398961 
n_nop = 354887 
Read = 27028 
Write = 0 
L2_Alloc = 0 
L2_WB = 4529 
n_act = 6484 
n_pre = 6468 
n_ref = 0 
n_req = 29867 
total_req = 31557 

Dual Bus Interface Util: 
issued_total_row = 12952 
issued_total_col = 31557 
Row_Bus_Util =  0.032464 
CoL_Bus_Util = 0.079098 
Either_Row_CoL_Bus_Util = 0.110472 
Issued_on_Two_Bus_Simul_Util = 0.001090 
issued_two_Eff = 0.009870 
queue_avg = 2.053471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05347
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398961 n_nop=356267 n_act=6196 n_pre=6180 n_ref_event=0 n_req=29073 n_rd=26395 n_rd_L2_A=0 n_write=0 n_wr_bk=4316 bw_util=0.154
n_activity=208499 dram_eff=0.2946
bk0: 2002a 376175i bk1: 2008a 374406i bk2: 1944a 376367i bk3: 1916a 377028i bk4: 1784a 375571i bk5: 1807a 375031i bk6: 1475a 383747i bk7: 1472a 384956i bk8: 1463a 388384i bk9: 1386a 389524i bk10: 1377a 382585i bk11: 1402a 380637i bk12: 1718a 372601i bk13: 1602a 374388i bk14: 1484a 380085i bk15: 1555a 378415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787191
Row_Buffer_Locality_read = 0.827998
Row_Buffer_Locality_write = 0.384989
Bank_Level_Parallism = 2.206065
Bank_Level_Parallism_Col = 2.062314
Bank_Level_Parallism_Ready = 1.411793
write_to_read_ratio_blp_rw_average = 0.283059
GrpLevelPara = 1.499324 

BW Util details:
bwutil = 0.153955 
total_CMD = 398961 
util_bw = 61422 
Wasted_Col = 64618 
Wasted_Row = 31793 
Idle = 241128 

BW Util Bottlenecks: 
RCDc_limit = 42105 
RCDWRc_limit = 7558 
WTRc_limit = 12121 
RTWc_limit = 25511 
CCDLc_limit = 15842 
rwq = 0 
CCDLc_limit_alone = 12176 
WTRc_limit_alone = 11559 
RTWc_limit_alone = 22407 

Commands details: 
total_CMD = 398961 
n_nop = 356267 
Read = 26395 
Write = 0 
L2_Alloc = 0 
L2_WB = 4316 
n_act = 6196 
n_pre = 6180 
n_ref = 0 
n_req = 29073 
total_req = 30711 

Dual Bus Interface Util: 
issued_total_row = 12376 
issued_total_col = 30711 
Row_Bus_Util =  0.031021 
CoL_Bus_Util = 0.076977 
Either_Row_CoL_Bus_Util = 0.107013 
Issued_on_Two_Bus_Simul_Util = 0.000985 
issued_two_Eff = 0.009205 
queue_avg = 1.977514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398961 n_nop=356287 n_act=6159 n_pre=6143 n_ref_event=4562280503665652019 n_req=29177 n_rd=26489 n_rd_L2_A=0 n_write=0 n_wr_bk=4273 bw_util=0.1542
n_activity=206976 dram_eff=0.2973
bk0: 1984a 375112i bk1: 1976a 373937i bk2: 1967a 376204i bk3: 1998a 374815i bk4: 1778a 375961i bk5: 1847a 376075i bk6: 1464a 385015i bk7: 1520a 383255i bk8: 1383a 389737i bk9: 1359a 390299i bk10: 1317a 383408i bk11: 1428a 381375i bk12: 1690a 372272i bk13: 1660a 373943i bk14: 1517a 377890i bk15: 1601a 379018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789218
Row_Buffer_Locality_read = 0.829250
Row_Buffer_Locality_write = 0.394717
Bank_Level_Parallism = 2.208802
Bank_Level_Parallism_Col = 2.519518
Bank_Level_Parallism_Ready = 1.434958
write_to_read_ratio_blp_rw_average = 0.276730
GrpLevelPara = 1.504391 

BW Util details:
bwutil = 0.154211 
total_CMD = 398961 
util_bw = 61524 
Wasted_Col = 64369 
Wasted_Row = 32373 
Idle = 240695 

BW Util Bottlenecks: 
RCDc_limit = 41564 
RCDWRc_limit = 7496 
WTRc_limit = 11939 
RTWc_limit = 24662 
CCDLc_limit = 15686 
rwq = 0 
CCDLc_limit_alone = 12164 
WTRc_limit_alone = 11370 
RTWc_limit_alone = 21709 

Commands details: 
total_CMD = 398961 
n_nop = 356287 
Read = 26489 
Write = 0 
L2_Alloc = 0 
L2_WB = 4273 
n_act = 6159 
n_pre = 6143 
n_ref = 4562280503665652019 
n_req = 29177 
total_req = 30762 

Dual Bus Interface Util: 
issued_total_row = 12302 
issued_total_col = 30762 
Row_Bus_Util =  0.030835 
CoL_Bus_Util = 0.077105 
Either_Row_CoL_Bus_Util = 0.106963 
Issued_on_Two_Bus_Simul_Util = 0.000978 
issued_two_Eff = 0.009139 
queue_avg = 2.079562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131143, Miss = 26641, Miss_rate = 0.203, Pending_hits = 896, Reservation_fails = 112
L2_cache_bank[1]: Access = 129106, Miss = 27365, Miss_rate = 0.212, Pending_hits = 835, Reservation_fails = 10
L2_cache_bank[2]: Access = 130799, Miss = 26554, Miss_rate = 0.203, Pending_hits = 839, Reservation_fails = 6
L2_cache_bank[3]: Access = 130459, Miss = 27633, Miss_rate = 0.212, Pending_hits = 988, Reservation_fails = 112
L2_cache_bank[4]: Access = 131345, Miss = 27456, Miss_rate = 0.209, Pending_hits = 924, Reservation_fails = 1
L2_cache_bank[5]: Access = 170365, Miss = 47226, Miss_rate = 0.277, Pending_hits = 1461, Reservation_fails = 113
L2_cache_bank[6]: Access = 131257, Miss = 28635, Miss_rate = 0.218, Pending_hits = 967, Reservation_fails = 4
L2_cache_bank[7]: Access = 130590, Miss = 28957, Miss_rate = 0.222, Pending_hits = 1095, Reservation_fails = 102
L2_cache_bank[8]: Access = 129864, Miss = 28372, Miss_rate = 0.218, Pending_hits = 924, Reservation_fails = 1
L2_cache_bank[9]: Access = 130618, Miss = 27574, Miss_rate = 0.211, Pending_hits = 845, Reservation_fails = 9
L2_cache_bank[10]: Access = 129956, Miss = 26979, Miss_rate = 0.208, Pending_hits = 867, Reservation_fails = 2
L2_cache_bank[11]: Access = 131151, Miss = 28350, Miss_rate = 0.216, Pending_hits = 1033, Reservation_fails = 5
L2_total_cache_accesses = 1606653
L2_total_cache_misses = 351742
L2_total_cache_miss_rate = 0.2189
L2_total_cache_pending_hits = 11674
L2_total_cache_reservation_fails = 477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1033545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 104544
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12790
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178493
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1205468
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400855
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 319
L2_cache_data_port_util = 0.345
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=1606653
icnt_total_pkts_simt_to_mem=1606413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01193
	minimum = 5
	maximum = 7
Network latency average = 5.01193
	minimum = 5
	maximum = 7
Slowest packet = 3210439
Flit latency average = 5.01193
	minimum = 5
	maximum = 7
Slowest flit = 3210439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0594793
	minimum = 0.0531665 (at node 0)
	maximum = 0.0695856 (at node 24)
Accepted packet rate average = 0.0594793
	minimum = 0.0531665 (at node 0)
	maximum = 0.0695856 (at node 24)
Injected flit rate average = 0.0594793
	minimum = 0.0531665 (at node 0)
	maximum = 0.0695856 (at node 24)
Accepted flit rate average= 0.0594793
	minimum = 0.0531665 (at node 0)
	maximum = 0.0695856 (at node 24)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.1698 (9 samples)
	minimum = 5 (9 samples)
	maximum = 170.889 (9 samples)
Network latency average = 24.1072 (9 samples)
	minimum = 5 (9 samples)
	maximum = 162.444 (9 samples)
Flit latency average = 24.1072 (9 samples)
	minimum = 5 (9 samples)
	maximum = 162.444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.177367 (9 samples)
	minimum = 0.142958 (9 samples)
	maximum = 0.257808 (9 samples)
Accepted packet rate average = 0.177367 (9 samples)
	minimum = 0.143167 (9 samples)
	maximum = 0.257102 (9 samples)
Injected flit rate average = 0.177367 (9 samples)
	minimum = 0.142958 (9 samples)
	maximum = 0.257808 (9 samples)
Accepted flit rate average = 0.177367 (9 samples)
	minimum = 0.143167 (9 samples)
	maximum = 0.257102 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 107994 (inst/sec)
gpgpu_simulation_rate = 1757 (cycle/sec)
gpgpu_silicon_slowdown = 398406x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 171397.078125 (ms)
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
