{
  "sha": "e74d9fa9cf7cbbcd290b74564d58456611a019bf",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZTc0ZDlmYTljZjdjYmJjZDI5MGI3NDU2NGQ1ODQ1NjYxMWEwMTliZg==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-07-06T11:41:27Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-07-06T11:41:27Z"
    },
    "message": "x86: AVX512 extract/insert insns need to honor EVEX.L'L\n\nJust like their AVX counterparts do for VEX.L.\n\nAt this occasion also make EVEX.W have the same effect as VEX.W on the\nprinting of VPINSR{B,W}'s operands, bringing them also in sync with\nVPEXTR{B,W}.",
    "tree": {
      "sha": "6a390c76c163f5cfe506794d3dd657950f85d0ab",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/6a390c76c163f5cfe506794d3dd657950f85d0ab"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e74d9fa9cf7cbbcd290b74564d58456611a019bf",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e74d9fa9cf7cbbcd290b74564d58456611a019bf",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e74d9fa9cf7cbbcd290b74564d58456611a019bf",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e74d9fa9cf7cbbcd290b74564d58456611a019bf/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "6431c8015b1d8a75facbd2d0ec6a4f1e98167f72",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6431c8015b1d8a75facbd2d0ec6a4f1e98167f72",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/6431c8015b1d8a75facbd2d0ec6a4f1e98167f72"
    }
  ],
  "stats": {
    "total": 165,
    "additions": 120,
    "deletions": 45
  },
  "files": [
    {
      "sha": "f7a66b07f5945346265eb24d7ef221517cbb12ad",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -1,3 +1,11 @@\n+2020-07-06  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/x86-64-avx512bw-wig1.d,\n+\ttestsuite/gas/i386/x86-64-avx512bw-wig1-intel.d,\n+\ttestsuite/gas/i386/x86-64-evex-wig1.d,\n+\ttestsuite/gas/i386/x86-64-evex-wig1-intel.d: Adjust\n+\texpectations.\n+\n 2020-07-06  Jan Beulich  <jbeulich@suse.com>\n \n \t* testsuite/gas/i386/avx512f-opts.s: Add EVEX movq tests."
    },
    {
      "sha": "79b0fdc6a1f13fee52fa1e78ee9fceca6f3ae86c",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d",
      "status": "modified",
      "additions": 16,
      "deletions": 16,
      "changes": 32,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -177,20 +177,20 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw rax,xmm30,0xab\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw rax,xmm30,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw r8,xmm30,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,eax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,eax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,ebp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13d,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,rax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,rax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,rbp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 23 01 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rax\\+r14\\*8\\+0x123\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x7f\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x81\\],0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,eax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,eax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,ebp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13d,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,rax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,rax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,rbp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 23 01 00 00 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rax\\+r14\\*8\\+0x123\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rdx\\+0xfe\\],0x7b\n@@ -708,20 +708,20 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw rax,xmm30,0xab\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw rax,xmm30,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw r8,xmm30,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,eax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,eax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,ebp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13d,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,rax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,rax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,rbp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 34 12 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rax\\+r14\\*8\\+0x1234\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x7f\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x81\\],0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,eax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,eax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,ebp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13d,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,rax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,rax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,rbp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 34 12 00 00 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rax\\+r14\\*8\\+0x1234\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rdx\\+0xfe\\],0x7b"
    },
    {
      "sha": "f48e5e6ff85a519c571a1a35d33f5b96488315f4",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d",
      "status": "modified",
      "additions": 16,
      "deletions": 16,
      "changes": 32,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -177,20 +177,20 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw \\$0xab,%xmm30,%rax\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%rax\n [ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%r8\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%ebp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13d,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%rbp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 23 01 00 00 7b[ \t]*vpinsrb \\$0x7b,0x123\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb \\$0x7b,0x7f\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb \\$0x7b,0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb \\$0x7b,-0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb \\$0x7b,-0x81\\(%rdx\\),%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%ebp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13d,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%rbp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 23 01 00 00 7b[ \t]*vpinsrw \\$0x7b,0x123\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw \\$0x7b,0xfe\\(%rdx\\),%xmm29,%xmm30\n@@ -708,20 +708,20 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw \\$0xab,%xmm30,%rax\n [ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%rax\n [ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%r8\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%ebp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13d,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%rbp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 34 12 00 00 7b[ \t]*vpinsrb \\$0x7b,0x1234\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb \\$0x7b,0x7f\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb \\$0x7b,0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb \\$0x7b,-0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb \\$0x7b,-0x81\\(%rdx\\),%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%eax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%ebp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13d,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%rax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%rbp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 34 12 00 00 7b[ \t]*vpinsrw \\$0x7b,0x1234\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw \\$0x7b,0xfe\\(%rdx\\),%xmm29,%xmm30"
    },
    {
      "sha": "f6031f2796877b706e29d1908be2faf39dd54d58",
      "filename": "gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -23,9 +23,9 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t62 f1 fd 08 c5 c0 00 \tvpextrw rax,xmm0,0x0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 15 c0 00 \tvpextrw rax,xmm0,0x0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 15 00 00 \tvpextrw WORD PTR \\[rax\\],xmm0,0x0\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb xmm0,xmm0,eax,0x0\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb xmm0,xmm0,rax,0x0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 20 00 00 \tvpinsrb xmm0,xmm0,BYTE PTR \\[rax\\],0x0\n-[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw xmm0,xmm0,eax,0x0\n+[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw xmm0,xmm0,rax,0x0\n [ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 00 00 \tvpinsrw xmm0,xmm0,WORD PTR \\[rax\\],0x0\n [ \t]*[a-f0-9]+:\t62 02 fd 4f 21 f5    \tvpmovsxbd zmm30\\{k7\\},xmm29\n [ \t]*[a-f0-9]+:\t62 02 fd cf 21 f5    \tvpmovsxbd zmm30\\{k7\\}\\{z\\},xmm29"
    },
    {
      "sha": "9c49f1c7105a22ea6211120254c54b52c6fefaa9",
      "filename": "gas/testsuite/gas/i386/x86-64-evex-wig1.d",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-evex-wig1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/gas/testsuite/gas/i386/x86-64-evex-wig1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-evex-wig1.d?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -23,9 +23,9 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t62 f1 fd 08 c5 c0 00 \tvpextrw \\$0x0,%xmm0,%rax\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 15 c0 00 \tvpextrw \\$0x0,%xmm0,%rax\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 15 00 00 \tvpextrw \\$0x0,%xmm0,\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb \\$0x0,%eax,%xmm0,%xmm0\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb \\$0x0,%rax,%xmm0,%xmm0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 20 00 00 \tvpinsrb \\$0x0,\\(%rax\\),%xmm0,%xmm0\n-[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw \\$0x0,%eax,%xmm0,%xmm0\n+[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw \\$0x0,%rax,%xmm0,%xmm0\n [ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 00 00 \tvpinsrw \\$0x0,\\(%rax\\),%xmm0,%xmm0\n [ \t]*[a-f0-9]+:\t62 02 fd 4f 21 f5    \tvpmovsxbd %xmm29,%zmm30\\{%k7\\}\n [ \t]*[a-f0-9]+:\t62 02 fd cf 21 f5    \tvpmovsxbd %xmm29,%zmm30\\{%k7\\}\\{z\\}"
    },
    {
      "sha": "62f8a0874c81bf3899c892f26837547561a91284",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -1,3 +1,16 @@\n+2020-07-06  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-dis.c (EVEX_LEN_0FC4_P_2, EVEX_LEN_0FC5_P_2,\n+\tEVEX_LEN_0F3A14_P_2, EVEX_LEN_0F3A15_P_2, EVEX_LEN_0F3A16_P_2,\n+\tEVEX_LEN_0F3A17_P_2, EVEX_LEN_0F3A20_P_2,\n+\tEVEX_LEN_0F3A21_P_2_W_0, EVEX_LEN_0F3A22_P_2): New enumerators.\n+\t* i386-dis-evex-len.h (evex_len_table): New EVEX_LEN_0FC4_P_2,\n+\tEVEX_LEN_0FC5_P_2, EVEX_LEN_0F3A14_P_2, EVEX_LEN_0F3A15_P_2,\n+\tEVEX_LEN_0F3A16_P_2, EVEX_LEN_0F3A17_P_2, EVEX_LEN_0F3A20_P_2,\n+\tEVEX_LEN_0F3A21_P_2_W_0, and EVEX_LEN_0F3A22_P_2 table entries.\n+\t* i386-dis-evex-prefix.h, i386-dis-evex-w.h: Reference the above\n+\tentries.\n+\n 2020-07-06  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-dis.c (PREFIX_EVEX_0F3A1D, EVEX_W_0F3A1D_P_2): Delete."
    },
    {
      "sha": "51ce98f4a90fed41f81d9129d47f1a5c98455560",
      "filename": "opcodes/i386-dis-evex-len.h",
      "status": "modified",
      "additions": 45,
      "deletions": 0,
      "changes": 45,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis-evex-len.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis-evex-len.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis-evex-len.h?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -14,6 +14,16 @@ static const struct dis386 evex_len_table[][3] = {\n     { \"vmovK\",\t{ Edq, XMScalar }, 0 },\n   },\n \n+  /* EVEX_LEN_0FC4_P_2 */\n+  {\n+    { \"vpinsrw\",\t{ XM, Vex128, Edqw, Ib }, 0 },\n+  },\n+\n+  /* EVEX_LEN_0FC5_P_2 */\n+  {\n+    { \"vpextrw\",\t{ Gdq, XS, Ib }, 0 },\n+  },\n+\n   /* EVEX_LEN_0FD6_P_2 */\n   {\n     { VEX_W_TABLE (EVEX_W_0FD6_P_2) },\n@@ -173,6 +183,26 @@ static const struct dis386 evex_len_table[][3] = {\n     { \"vscatterpf1qpd\",  { MVexVSIBQWpX }, 0 },\n   },\n \n+  /* EVEX_LEN_0F3A14_P_2 */\n+  {\n+    { \"vpextrb\",\t{ Edqb, XM, Ib }, 0 },\n+  },\n+\n+  /* EVEX_LEN_0F3A15_P_2 */\n+  {\n+    { \"vpextrw\",\t{ Edqw, XM, Ib }, 0 },\n+  },\n+\n+  /* EVEX_LEN_0F3A16_P_2 */\n+  {\n+    { \"vpextrK\",\t{ Edq, XM, Ib }, 0 },\n+  },\n+\n+  /* EVEX_LEN_0F3A17_P_2 */\n+  {\n+    { \"vextractps\",\t{ Edqd, XMM, Ib }, 0 },\n+  },\n+\n   /* EVEX_LEN_0F3A18_P_2_W_0 */\n   {\n     { Bad_Opcode },\n@@ -229,6 +259,21 @@ static const struct dis386 evex_len_table[][3] = {\n     { \"vextractf64x4\",\t{ EXxmmq, XM, Ib }, 0 },\n   },\n \n+  /* EVEX_LEN_0F3A20_P_2 */\n+  {\n+    { \"vpinsrb\",\t{ XM, Vex128, Edqb, Ib }, 0 },\n+  },\n+\n+  /* EVEX_LEN_0F3A21_P_2_W_0 */\n+  {\n+    { \"vinsertps\",\t{ XMM, Vex, EXxmm_md, Ib }, 0 },\n+  },\n+\n+  /* EVEX_LEN_0F3A22_P_2 */\n+  {\n+    { \"vpinsrK\",\t{ XM, Vex128, Edq, Ib }, 0 },\n+  },\n+\n   /* EVEX_LEN_0F3A23_P_2_W_0 */\n   {\n     { Bad_Opcode },"
    },
    {
      "sha": "f5cce6f370bc8b4b1a798391699cbc1a03b0ad10",
      "filename": "opcodes/i386-dis-evex-prefix.h",
      "status": "modified",
      "additions": 8,
      "deletions": 8,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis-evex-prefix.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis-evex-prefix.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis-evex-prefix.h?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -330,13 +330,13 @@\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpinsrw\",\t{ XM, Vex128, Edw, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0FC4_P_2) },\n   },\n   /* PREFIX_EVEX_0FC5 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpextrw\",\t{ Gdq, XS, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0FC5_P_2) },\n   },\n   /* PREFIX_EVEX_0FD2 */\n   {\n@@ -1191,25 +1191,25 @@\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpextrb\",\t{ Edqb, XM, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A14_P_2) },\n   },\n   /* PREFIX_EVEX_0F3A15 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpextrw\",\t{ Edqw, XM, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A15_P_2) },\n   },\n   /* PREFIX_EVEX_0F3A16 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpextrK\",\t{ Edq, XM, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A16_P_2) },\n   },\n   /* PREFIX_EVEX_0F3A17 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vextractps\",\t{ Edqd, XMM, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A17_P_2) },\n   },\n   /* PREFIX_EVEX_0F3A18 */\n   {\n@@ -1251,7 +1251,7 @@\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpinsrb\",\t{ XM, Vex128, Edb, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A20_P_2) },\n   },\n   /* PREFIX_EVEX_0F3A21 */\n   {\n@@ -1263,7 +1263,7 @@\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"vpinsrK\",\t{ XM, Vex128, Edq, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A22_P_2) },\n   },\n   /* PREFIX_EVEX_0F3A23 */\n   {"
    },
    {
      "sha": "72cd648e68feff96391fd0e4adf9fd7ea304a3c2",
      "filename": "opcodes/i386-dis-evex-w.h",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis-evex-w.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis-evex-w.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis-evex-w.h?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -740,7 +740,7 @@\n   },\n   /* EVEX_W_0F3A21_P_2 */\n   {\n-    { \"vinsertps\",\t{ XMM, Vex, EXxmm_md, Ib }, 0 },\n+    { EVEX_LEN_TABLE (EVEX_LEN_0F3A21_P_2_W_0) },\n   },\n   /* EVEX_W_0F3A23_P_2 */\n   {"
    },
    {
      "sha": "25a2f13d09ab4235cc0c653c7bfe5d3051506d96",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e74d9fa9cf7cbbcd290b74564d58456611a019bf/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=e74d9fa9cf7cbbcd290b74564d58456611a019bf",
      "patch": "@@ -1830,6 +1830,8 @@ enum\n   EVEX_LEN_0F6E_P_2 = 0,\n   EVEX_LEN_0F7E_P_1,\n   EVEX_LEN_0F7E_P_2,\n+  EVEX_LEN_0FC4_P_2,\n+  EVEX_LEN_0FC5_P_2,\n   EVEX_LEN_0FD6_P_2,\n   EVEX_LEN_0F3819_P_2_W_0,\n   EVEX_LEN_0F3819_P_2_W_1,\n@@ -1853,6 +1855,10 @@ enum\n   EVEX_LEN_0F38C7_R_5_P_2_W_1,\n   EVEX_LEN_0F38C7_R_6_P_2_W_0,\n   EVEX_LEN_0F38C7_R_6_P_2_W_1,\n+  EVEX_LEN_0F3A14_P_2,\n+  EVEX_LEN_0F3A15_P_2,\n+  EVEX_LEN_0F3A16_P_2,\n+  EVEX_LEN_0F3A17_P_2,\n   EVEX_LEN_0F3A18_P_2_W_0,\n   EVEX_LEN_0F3A18_P_2_W_1,\n   EVEX_LEN_0F3A19_P_2_W_0,\n@@ -1861,6 +1867,9 @@ enum\n   EVEX_LEN_0F3A1A_P_2_W_1,\n   EVEX_LEN_0F3A1B_P_2_W_0,\n   EVEX_LEN_0F3A1B_P_2_W_1,\n+  EVEX_LEN_0F3A20_P_2,\n+  EVEX_LEN_0F3A21_P_2_W_0,\n+  EVEX_LEN_0F3A22_P_2,\n   EVEX_LEN_0F3A23_P_2_W_0,\n   EVEX_LEN_0F3A23_P_2_W_1,\n   EVEX_LEN_0F3A38_P_2_W_0,"
    }
  ]
}