<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="16" e="16"/>
<c f="1" b="17" e="17"/>
<c f="1" b="18" e="18"/>
<c f="1" b="19" e="19"/>
<c f="1" b="20" e="20"/>
<c f="1" b="21" e="21"/>
<c f="1" b="22" e="22"/>
<c f="1" b="23" e="23"/>
<c f="1" b="24" e="24"/>
<c f="1" b="25" e="25"/>
<c f="1" b="26" e="26"/>
<c f="1" b="27" e="27"/>
<c f="1" b="28" e="28"/>
<c f="1" b="29" e="29"/>
<c f="1" b="30" e="30"/>
<c f="1" b="31" e="31"/>
<c f="1" b="32" e="32"/>
<c f="1" b="33" e="33"/>
<c f="1" b="34" e="34"/>
<c f="1" b="36" e="34"/>
<c f="1" b="52" e="52"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="53"/>
<c f="1" b="69" e="69"/>
<c f="1" b="70" e="70"/>
<c f="1" b="71" e="71"/>
<c f="1" b="72" e="71"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="75"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="76"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="79"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="83"/>
<c f="1" b="98" e="98"/>
<c f="1" b="100" e="98"/>
<c f="1" b="116" e="116"/>
<c f="1" b="117" e="116"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="122"/>
<c f="1" b="123" e="122"/>
<c f="1" b="127" e="127"/>
<c f="1" b="128" e="127"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="137" e="137"/>
<c f="1" b="138" e="138"/>
<c f="1" b="139" e="138"/>
<c f="1" b="153" e="153"/>
<c f="1" b="154" e="153"/>
<c f="1" b="157" e="157"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="159"/>
<c f="1" b="160" e="159"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="164"/>
<c f="1" b="170" e="170"/>
<c f="1" b="171" e="170"/>
<c f="1" b="179" e="179"/>
<c f="1" b="180" e="180"/>
<c f="1" b="181" e="181"/>
<c f="1" b="182" e="181"/>
<c f="1" b="184" e="184"/>
<c f="1" b="185" e="185"/>
<c f="1" b="186" e="185"/>
<c f="1" b="189" e="189"/>
<c f="1" b="190" e="190"/>
<c f="1" b="191" e="190"/>
<c f="1" b="203" e="203"/>
<c f="1" b="204" e="203"/>
<c f="1" b="206" e="206"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="207"/>
<c f="1" b="218" e="218"/>
<c f="1" b="219" e="219"/>
<c f="1" b="220" e="219"/>
<c f="1" b="224" e="224"/>
<c f="1" b="225" e="225"/>
<c f="1" b="226" e="226"/>
<c f="1" b="227" e="227"/>
<c f="1" b="228" e="228"/>
<c f="1" b="229" e="228"/>
<c f="1" b="238" e="238"/>
<c f="1" b="239" e="239"/>
<c f="1" b="240" e="240"/>
<c f="1" b="241" e="241"/>
<c f="1" b="242" e="242"/>
<c f="1" b="243" e="242"/>
<c f="1" b="249" e="249"/>
<c f="1" b="250" e="250"/>
<c f="1" b="251" e="250"/>
<c f="1" b="254" e="254"/>
<c f="1" b="255" e="255"/>
<c f="1" b="256" e="255"/>
<c f="1" b="259" e="259"/>
<c f="1" b="260" e="260"/>
<c f="1" b="261" e="260"/>
<c f="1" b="275" e="275"/>
<c f="1" b="276" e="276"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="286" e="286"/>
<c f="1" b="287" e="286"/>
<c f="1" b="296" e="296"/>
<c f="1" b="297" e="297"/>
<c f="1" b="298" e="297"/>
<c f="1" b="309" e="309"/>
<c f="1" b="310" e="310"/>
<c f="1" b="311" e="310"/>
<c f="1" b="317" e="317"/>
<c f="1" b="318" e="318"/>
<c f="1" b="319" e="318"/>
<c f="1" b="330" e="330"/>
<c f="1" b="331" e="331"/>
<c f="1" b="332" e="332"/>
<c f="1" b="333" e="332"/>
<c f="1" b="335" e="335"/>
<c f="1" b="336" e="336"/>
<c f="1" b="337" e="337"/>
<c f="1" b="338" e="337"/>
<c f="1" b="342" e="342"/>
<c f="1" b="343" e="343"/>
<c f="1" b="344" e="344"/>
<c f="1" b="345" e="344"/>
<c f="1" b="347" e="347"/>
<c f="1" b="348" e="347"/>
<c f="1" b="353" e="353"/>
<c f="1" b="354" e="353"/>
<c f="1" b="367" e="367"/>
<c f="1" b="368" e="367"/>
<c f="1" b="376" e="376"/>
<c f="1" b="377" e="376"/>
<c f="1" b="383" e="383"/>
<c f="1" b="384" e="384"/>
<c f="1" b="385" e="384"/>
</Comments>
<Macros>
<m f="1" bl="59" bc="1" el="59" ec="67"/>
<m f="1" bl="60" bc="1" el="60" ec="67"/>
<m f="1" bl="61" bc="1" el="61" ec="69"/>
<m f="1" bl="201" bc="5" el="201" ec="76"/>
<m f="1" bl="214" bc="5" el="214" ec="76"/>
<m f="1" bl="270" bc="3" el="270" ec="46"/>
<m f="1" bl="279" bc="3" el="279" ec="46"/>
<m f="1" bl="284" bc="3" el="284" ec="68"/>
<m f="1" bl="294" bc="5" el="294" ec="76"/>
<m f="1" bl="299" bc="7" el="299" ec="70"/>
<m f="1" bl="307" bc="5" el="307" ec="76"/>
<m f="1" bl="312" bc="7" el="312" ec="70"/>
<m f="1" bl="370" bc="3" el="370" ec="55"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="40" e="40"/>
<c f="2" b="41" e="40"/>
<c f="2" b="47" e="47"/>
<c f="2" b="49" e="47"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="16" e="16"/>
<c f="1" b="17" e="17"/>
<c f="1" b="18" e="18"/>
<c f="1" b="19" e="19"/>
<c f="1" b="20" e="20"/>
<c f="1" b="21" e="21"/>
<c f="1" b="22" e="22"/>
<c f="1" b="23" e="23"/>
<c f="1" b="24" e="24"/>
<c f="1" b="25" e="25"/>
<c f="1" b="26" e="26"/>
<c f="1" b="27" e="27"/>
<c f="1" b="28" e="28"/>
<c f="1" b="29" e="29"/>
<c f="1" b="30" e="30"/>
<c f="1" b="31" e="31"/>
<c f="1" b="32" e="32"/>
<c f="1" b="33" e="33"/>
<c f="1" b="34" e="34"/>
<c f="1" b="36" e="34"/>
<c f="1" b="52" e="52"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="53"/>
<c f="1" b="69" e="69"/>
<c f="1" b="70" e="70"/>
<c f="1" b="71" e="71"/>
<c f="1" b="72" e="71"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="75"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="76"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="79"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="83"/>
<c f="1" b="98" e="98"/>
<c f="1" b="100" e="98"/>
<c f="1" b="116" e="116"/>
<c f="1" b="117" e="116"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="122"/>
<c f="1" b="123" e="122"/>
<c f="1" b="127" e="127"/>
<c f="1" b="128" e="127"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="137" e="137"/>
<c f="1" b="138" e="138"/>
<c f="1" b="139" e="138"/>
<c f="1" b="153" e="153"/>
<c f="1" b="154" e="153"/>
<c f="1" b="157" e="157"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="159"/>
<c f="1" b="160" e="159"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="164"/>
<c f="1" b="170" e="170"/>
<c f="1" b="171" e="170"/>
<c f="1" b="179" e="179"/>
<c f="1" b="180" e="180"/>
<c f="1" b="181" e="181"/>
<c f="1" b="182" e="181"/>
<c f="1" b="184" e="184"/>
<c f="1" b="185" e="185"/>
<c f="1" b="186" e="185"/>
<c f="1" b="189" e="189"/>
<c f="1" b="190" e="190"/>
<c f="1" b="191" e="190"/>
<c f="1" b="203" e="203"/>
<c f="1" b="204" e="203"/>
<c f="1" b="206" e="206"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="207"/>
<c f="1" b="218" e="218"/>
<c f="1" b="219" e="219"/>
<c f="1" b="220" e="219"/>
<c f="1" b="224" e="224"/>
<c f="1" b="225" e="225"/>
<c f="1" b="226" e="226"/>
<c f="1" b="227" e="227"/>
<c f="1" b="228" e="228"/>
<c f="1" b="229" e="228"/>
<c f="1" b="238" e="238"/>
<c f="1" b="239" e="239"/>
<c f="1" b="240" e="240"/>
<c f="1" b="241" e="241"/>
<c f="1" b="242" e="242"/>
<c f="1" b="243" e="242"/>
<c f="1" b="249" e="249"/>
<c f="1" b="250" e="250"/>
<c f="1" b="251" e="250"/>
<c f="1" b="254" e="254"/>
<c f="1" b="255" e="255"/>
<c f="1" b="256" e="255"/>
<c f="1" b="259" e="259"/>
<c f="1" b="260" e="260"/>
<c f="1" b="261" e="260"/>
<c f="1" b="275" e="275"/>
<c f="1" b="276" e="276"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="286" e="286"/>
<c f="1" b="287" e="286"/>
<c f="1" b="296" e="296"/>
<c f="1" b="297" e="297"/>
<c f="1" b="298" e="297"/>
<c f="1" b="309" e="309"/>
<c f="1" b="310" e="310"/>
<c f="1" b="311" e="310"/>
<c f="1" b="317" e="317"/>
<c f="1" b="318" e="318"/>
<c f="1" b="319" e="318"/>
<c f="1" b="330" e="330"/>
<c f="1" b="331" e="331"/>
<c f="1" b="332" e="332"/>
<c f="1" b="333" e="332"/>
<c f="1" b="335" e="335"/>
<c f="1" b="336" e="336"/>
<c f="1" b="337" e="337"/>
<c f="1" b="338" e="337"/>
<c f="1" b="342" e="342"/>
<c f="1" b="343" e="343"/>
<c f="1" b="344" e="344"/>
<c f="1" b="345" e="344"/>
<c f="1" b="347" e="347"/>
<c f="1" b="348" e="347"/>
<c f="1" b="353" e="353"/>
<c f="1" b="354" e="353"/>
<c f="1" b="367" e="367"/>
<c f="1" b="368" e="367"/>
<c f="1" b="376" e="376"/>
<c f="1" b="377" e="376"/>
<c f="1" b="383" e="383"/>
<c f="1" b="384" e="384"/>
<c f="1" b="385" e="384"/>
</Comments>
<Macros>
<m f="1" bl="59" bc="1" el="59" ec="67"/>
<m f="1" bl="60" bc="1" el="60" ec="67"/>
<m f="1" bl="61" bc="1" el="61" ec="69"/>
<m f="1" bl="201" bc="5" el="201" ec="76"/>
<m f="1" bl="214" bc="5" el="214" ec="76"/>
<m f="1" bl="270" bc="3" el="270" ec="46"/>
<m f="1" bl="279" bc="3" el="279" ec="46"/>
<m f="1" bl="284" bc="3" el="284" ec="68"/>
<m f="1" bl="294" bc="5" el="294" ec="76"/>
<m f="1" bl="299" bc="7" el="299" ec="70"/>
<m f="1" bl="307" bc="5" el="307" ec="76"/>
<m f="1" bl="312" bc="7" el="312" ec="70"/>
<m f="1" bl="370" bc="3" el="370" ec="55"/>
</Macros>
<tun>
<ns name="llvm" id="a54e3233ba352421e4357083c4a6d8d5_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="23" lineend="47" original="">
<cr namespace="llvm" access="none" kind="class" name="AArch64TargetMachine" id="a54e3233ba352421e4357083c4a6d8d5_cdb0f4851ad5194e0106ce80682ca5a7" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="FunctionPass" id="a54e3233ba352421e4357083c4a6d8d5_c22afda9d189b1a259c3fb00bed37406" file="2" linestart="26" lineend="26" previous="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
<cr namespace="llvm" access="none" kind="class" name="MachineFunctionPass" id="a54e3233ba352421e4357083c4a6d8d5_96819381490f736e22cf504e136c5258" file="2" linestart="27" lineend="27"/>
<f namespace="llvm" name="createAArch64DeadRegisterDefinitions" id="a54e3233ba352421e4357083c4a6d8d5_5f193674c2c2b023c056de0663eacce1" file="2" linestart="29" lineend="29" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64ConditionalCompares" id="a54e3233ba352421e4357083c4a6d8d5_1db5ae63a22ba4eeafd18fd869fc7144" file="2" linestart="30" lineend="30" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64AdvSIMDScalar" id="a54e3233ba352421e4357083c4a6d8d5_19edb628147c5e634e1acdb99409dc3c" file="2" linestart="31" lineend="31" access="none" hasbody="true">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64BranchRelaxation" id="a54e3233ba352421e4357083c4a6d8d5_cd9fef506c796dff09edbf62cc13f971" file="2" linestart="32" lineend="32" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64ISelDag" id="a54e3233ba352421e4357083c4a6d8d5_7e85acd29ba4111e2a30884c2cf66bc7" file="2" linestart="33" lineend="34" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="llvm::AArch64TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="a54e3233ba352421e4357083c4a6d8d5_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OptLevel" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAArch64StorePairSuppressPass" id="a54e3233ba352421e4357083c4a6d8d5_f28b291d1ba873a151d35dbfc3b95650" file="2" linestart="35" lineend="35" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64ExpandPseudoPass" id="a54e3233ba352421e4357083c4a6d8d5_b9f0a88d4aa0492af037959e8c1ca5ab" file="2" linestart="36" lineend="36" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64LoadStoreOptimizationPass" id="a54e3233ba352421e4357083c4a6d8d5_7cbb2c92b402f204698aa8c296124aa8" file="2" linestart="37" lineend="37" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64PromoteConstantPass" id="a54e3233ba352421e4357083c4a6d8d5_13320b7090f1ec03b50b28af7fbef549" file="2" linestart="38" lineend="38" access="none">
<fpt proto="llvm::ModulePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_748ee522a04a2b23e84ffbf728314918"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64AddressTypePromotionPass" id="a54e3233ba352421e4357083c4a6d8d5_e68a6c177f2199cf504bfec627c38a77" file="2" linestart="39" lineend="39" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64TargetTransformInfoPass" id="a54e3233ba352421e4357083c4a6d8d5_0e7ed6390f54015922f7c67e676a5403" file="2" linestart="41" lineend="42" access="none">
<fpt proto="llvm::ImmutablePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::AArch64TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="a54e3233ba352421e4357083c4a6d8d5_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAArch64CleanupLocalDynamicTLSPass" id="a54e3233ba352421e4357083c4a6d8d5_be9da8b185c9851b2e1370f96229099d" file="2" linestart="44" lineend="44" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAArch64CollectLOHPass" id="a54e3233ba352421e4357083c4a6d8d5_d311f99c7700ed6ac41c831374f9de60" file="2" linestart="46" lineend="46" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="38" e="38"/>
<c f="3" b="39" e="38"/>
<c f="3" b="44" e="44"/>
<c f="3" b="45" e="45"/>
<c f="3" b="46" e="46"/>
<c f="3" b="47" e="46"/>
<c f="3" b="50" e="50"/>
<c f="3" b="51" e="51"/>
<c f="3" b="52" e="51"/>
<c f="3" b="54" e="54"/>
<c f="3" b="55" e="55"/>
<c f="3" b="56" e="56"/>
<c f="3" b="57" e="57"/>
<c f="3" b="58" e="58"/>
<c f="3" b="59" e="59"/>
<c f="3" b="60" e="60"/>
<c f="3" b="61" e="61"/>
<c f="3" b="62" e="61"/>
<c f="3" b="92" e="92"/>
<c f="3" b="93" e="92"/>
<c f="3" b="99" e="99"/>
<c f="3" b="101" e="99"/>
</Comments>
<Macros/>
<ns name="llvm" id="09386188748236c1607ab4e0351e295e_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="20" lineend="99" original="">
<cr namespace="llvm" access="none" kind="class" name="AArch64InstrInfo" id="09386188748236c1607ab4e0351e295e_7319b41295da82b3941431af16f5e04c" file="3" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="AArch64Subtarget" id="09386188748236c1607ab4e0351e295e_03561463060d5af00560ff2265e011ec" file="3" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MachineFunction" id="09386188748236c1607ab4e0351e295e_7a76e175133a980deee19d81d954fcc0" file="3" linestart="24" lineend="24" previous="90be8e8d40a2658b28379a2513e61bc6_7a76e175133a980deee19d81d954fcc0"/>
<cr namespace="llvm" access="none" kind="class" name="RegScavenger" id="09386188748236c1607ab4e0351e295e_5b3d8c591abe16edac31def318a7e873" file="3" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="TargetRegisterClass" id="09386188748236c1607ab4e0351e295e_e5ad748063c898b7dab27775bba1a499" file="3" linestart="26" lineend="26"/>
<cr namespace="llvm" access="public" depth="0" kind="struct" name="AArch64RegisterInfo" id="09386188748236c1607ab4e0351e295e_dcc2904f5a0f12f565bfa7f19b8839d8" file="3" linestart="28" lineend="97">
<cr access="public" kind="struct" name="AArch64RegisterInfo" id="09386188748236c1607ab4e0351e295e_35db2c5f4bc84077670b131de38c5920" file="3" linestart="28" lineend="28"/>
<Decl access="private"/>
<fl name="TII" id="09386188748236c1607ab4e0351e295e_5cca3ccc66c089bdcc53bb0c087c0eeb" file="3" linestart="30" lineend="30" isPtr="true" isLiteral="true" access="private" proto="const llvm::AArch64InstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="STI" id="09386188748236c1607ab4e0351e295e_53ac9fc0df71d32d0396c4e0c3cb0faf" file="3" linestart="31" lineend="31" isPtr="true" isLiteral="true" access="private" proto="const llvm::AArch64Subtarget *">
<pt>
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_03561463060d5af00560ff2265e011ec"/>
</rt>
</QualType>
</pt>
</fl>
<Decl access="public"/>
<c name="AArch64RegisterInfo" id="09386188748236c1607ab4e0351e295e_481af042a96a9aad7dbb76e1068a4112" file="3" linestart="34" lineend="34" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tii" proto="const llvm::AArch64InstrInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="sti" proto="const llvm::AArch64Subtarget *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_03561463060d5af00560ff2265e011ec"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</c>
<m name="isReservedReg" id="09386188748236c1607ab4e0351e295e_16d956af33c9923a730a5e1ff91b62a0" file="3" linestart="36" lineend="36" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCalleeSavedRegs" id="09386188748236c1607ab4e0351e295e_a4c6eb1421cbef5112f7fc992c7bbae2" file="3" linestart="39" lineend="40" access="public">
<fpt const="true" proto="const int *">
<pt>
<QualType const="true">
<bt name="int"/>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="40" cb="50">
<n16 lb="40" cb="50">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getCallPreservedMask" id="09386188748236c1607ab4e0351e295e_f2012e631aa63bfa354798c2b4995cad" file="3" linestart="41" lineend="41" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="ID" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCSRFirstUseCost" id="09386188748236c1607ab4e0351e295e_23d3cfacd7c831ba5037d9a1f570e2da" file="3" linestart="43" lineend="48" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="43" cb="48" le="48" ce="3">
<rx lb="47" cb="5" le="47" ce="12" pvirg="true">
<n32 lb="47" cb="12">
<n45 lb="47" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getTLSCallPreservedMask" id="09386188748236c1607ab4e0351e295e_3292e13947958f7d01944d01f31ed342" file="3" linestart="52" lineend="52" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
</m>
<m name="getThisReturnPreservedMask" id="09386188748236c1607ab4e0351e295e_76b5f692314b369825e067f5c0b5ef3b" file="3" linestart="62" lineend="62" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="ID" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getReservedRegs" id="09386188748236c1607ab4e0351e295e_b9ddbc4e4b2279b78fc94d24fa29c59e" file="3" linestart="64" lineend="64" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPointerRegClass" id="09386188748236c1607ab4e0351e295e_cdecc233547cddae0acf19b7d086af58" file="3" linestart="65" lineend="67" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="67" cb="38">
<n45 lb="67" cb="38">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="getCrossCopyRegClass" id="09386188748236c1607ab4e0351e295e_291b38504f21b2b7ae618957194244f8" file="3" linestart="68" lineend="69" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresRegisterScavenging" id="09386188748236c1607ab4e0351e295e_45bfade7fe86b011b4bce9c78fe60bfe" file="3" linestart="71" lineend="71" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="useFPForScavengingIndex" id="09386188748236c1607ab4e0351e295e_aa1dc671e0d8fcb2bda9cd0f2478c8f1" file="3" linestart="72" lineend="72" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresFrameIndexScavenging" id="09386188748236c1607ab4e0351e295e_212c8d3b526d1b6065920248045f6a3f" file="3" linestart="73" lineend="73" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="needsFrameBaseReg" id="09386188748236c1607ab4e0351e295e_4c6b382265aba59cdadd050c5fad91a7" file="3" linestart="75" lineend="75" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFrameOffsetLegal" id="09386188748236c1607ab4e0351e295e_f35c93ad7aa7698e6cefee7432c5b50f" file="3" linestart="76" lineend="77" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="materializeFrameBaseRegister" id="09386188748236c1607ab4e0351e295e_8d98357720aabe1dabfaaca84527dfdf" file="3" linestart="78" lineend="80" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="resolveFrameIndex" id="09386188748236c1607ab4e0351e295e_3c962a9f2ed4fbb15e0355528c5ef8c9" file="3" linestart="81" lineend="82" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateFrameIndex" id="09386188748236c1607ab4e0351e295e_d97fa533adc8e197f0774056067cb56b" file="3" linestart="83" lineend="85" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="09386188748236c1607ab4e0351e295e_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>
<n32 lb="85" cb="47">
<n16 lb="85" cb="47">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="cannotEliminateFrame" id="09386188748236c1607ab4e0351e295e_161b84a51ac3169629f21b0b231a91eb" file="3" linestart="86" lineend="86" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresVirtualBaseRegisters" id="09386188748236c1607ab4e0351e295e_50adddcbfae9903ba35a7eb42d58531b" file="3" linestart="88" lineend="88" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasBasePointer" id="09386188748236c1607ab4e0351e295e_b7f68a979f4c4532a816cf778b0447c8" file="3" linestart="89" lineend="89" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBaseRegister" id="09386188748236c1607ab4e0351e295e_77e82e0a6991299fb21889c702e5b9ab" file="3" linestart="90" lineend="90" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
</m>
<m name="getFrameRegister" id="09386188748236c1607ab4e0351e295e_7b7a3e1c2f52084308c87c576e0cf7cb" file="3" linestart="93" lineend="93" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegPressureLimit" id="09386188748236c1607ab4e0351e295e_bc2dba4a2050aa12782fdd5fce3e0c99" file="3" linestart="95" lineend="96" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<Comments>
<c f="4" b="1" e="1"/>
<c f="4" b="2" e="2"/>
<c f="4" b="3" e="3"/>
<c f="4" b="4" e="4"/>
<c f="4" b="5" e="5"/>
<c f="4" b="6" e="6"/>
<c f="4" b="7" e="7"/>
<c f="4" b="8" e="8"/>
<c f="4" b="9" e="9"/>
<c f="4" b="10" e="10"/>
<c f="4" b="11" e="11"/>
<c f="4" b="12" e="12"/>
<c f="4" b="14" e="12"/>
<c f="4" b="30" e="30"/>
<c f="4" b="31" e="31"/>
<c f="4" b="32" e="31"/>
<c f="4" b="42" e="42"/>
<c f="4" b="43" e="43"/>
<c f="4" b="44" e="44"/>
<c f="4" b="45" e="44"/>
<c f="4" b="57" e="57"/>
<c f="4" b="58" e="58"/>
<c f="4" b="59" e="58"/>
<c f="4" b="61" e="61"/>
<c f="4" b="62" e="62"/>
<c f="4" b="63" e="62"/>
<c f="4" b="65" e="65"/>
<c f="4" b="66" e="65"/>
<c f="4" b="68" e="68"/>
<c f="4" b="69" e="68"/>
<c f="4" b="71" e="71"/>
<c f="4" b="72" e="71"/>
<c f="4" b="74" e="74"/>
<c f="4" b="75" e="75"/>
<c f="4" b="76" e="76"/>
<c f="4" b="77" e="76"/>
<c f="4" b="79" e="79"/>
<c f="4" b="80" e="80"/>
<c f="4" b="81" e="80"/>
<c f="4" b="83" e="83"/>
<c f="4" b="84" e="83"/>
<c f="4" b="145" e="145"/>
<c f="4" b="146" e="146"/>
<c f="4" b="147" e="147"/>
<c f="4" b="148" e="147"/>
<c f="4" b="151" e="151"/>
<c f="4" b="152" e="152"/>
<c f="4" b="153" e="152"/>
<c f="4" b="163" e="163"/>
<c f="4" b="164" e="164"/>
<c f="4" b="165" e="165"/>
<c f="4" b="166" e="166"/>
<c f="4" b="167" e="166"/>
<c f="4" b="173" e="173"/>
<c f="4" b="174" e="174"/>
<c f="4" b="175" e="175"/>
<c f="4" b="176" e="175"/>
<c f="4" b="180" e="180"/>
<c f="4" b="181" e="180"/>
<c f="4" b="182" e="182"/>
<c f="4" b="183" e="182"/>
<c f="4" b="183" e="183"/>
<c f="4" b="184" e="183"/>
<c f="4" b="184" e="184"/>
<c f="4" b="185" e="184"/>
<c f="4" b="187" e="187"/>
<c f="4" b="188" e="188"/>
<c f="4" b="189" e="189"/>
<c f="4" b="190" e="190"/>
<c f="4" b="191" e="191"/>
<c f="4" b="192" e="192"/>
<c f="4" b="193" e="193"/>
<c f="4" b="194" e="194"/>
<c f="4" b="195" e="195"/>
<c f="4" b="196" e="196"/>
<c f="4" b="197" e="197"/>
<c f="4" b="198" e="198"/>
<c f="4" b="199" e="199"/>
<c f="4" b="200" e="200"/>
<c f="4" b="201" e="200"/>
<c f="4" b="227" e="227"/>
<c f="4" b="229" e="227"/>
</Comments>
<Macros>
<m f="4" bl="206" bc="8" el="206" ec="8"/>
<m f="4" bl="208" bc="8" el="208" ec="8"/>
<m f="4" bl="225" bc="8" el="225" ec="8"/>
</Macros>
<ns name="llvm" id="e0f1b4787dc1bd0fbb16f614f5433634_544dadc8774ac7e8cdf9804c9bca3e1f" file="4" linestart="24" lineend="227" original="">
<cr namespace="llvm" access="none" kind="class" name="AArch64Subtarget" id="e0f1b4787dc1bd0fbb16f614f5433634_03561463060d5af00560ff2265e011ec" file="4" linestart="26" lineend="26" previous="09386188748236c1607ab4e0351e295e_03561463060d5af00560ff2265e011ec"/>
<cr namespace="llvm" access="none" kind="class" name="AArch64TargetMachine" id="e0f1b4787dc1bd0fbb16f614f5433634_cdb0f4851ad5194e0106ce80682ca5a7" file="4" linestart="27" lineend="27" previous="a54e3233ba352421e4357083c4a6d8d5_cdb0f4851ad5194e0106ce80682ca5a7"/>
<cr namespace="llvm" access="public" depth="0" kind="class" name="AArch64InstrInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c" file="4" linestart="29" lineend="161" previous="09386188748236c1607ab4e0351e295e_7319b41295da82b3941431af16f5e04c">
<cr access="public" kind="class" name="AArch64InstrInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_d5b7105e12c88877a92a5f50288e4520" file="4" linestart="29" lineend="29"/>
<e parent="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c" access="private" name="TargetMemOperandFlags" id="e0f1b4787dc1bd0fbb16f614f5433634_cbe039322b8cda525b2bfe2233b6d0e4" file="4" linestart="32" lineend="34" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="MOSuppressPair" id="e0f1b4787dc1bd0fbb16f614f5433634_db0498ce86bb31c19c8a7ab3effc4877" file="4" linestart="33" lineend="33">
<et>
<e id="e0f1b4787dc1bd0fbb16f614f5433634_cbe039322b8cda525b2bfe2233b6d0e4"/>
</et>
<Stmt>
<n45 lb="33" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
</e>
<fl name="RI" id="e0f1b4787dc1bd0fbb16f614f5433634_b36892dcf67d7e7d6ff63f7b37c25c1b" file="4" linestart="36" lineend="36" const="true" access="private" proto="const llvm::AArch64RegisterInfo">
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_dcc2904f5a0f12f565bfa7f19b8839d8"/>
</rt>
</QualType>
</fl>
<fl name="Subtarget" id="e0f1b4787dc1bd0fbb16f614f5433634_e69078ccec0d50fee96f56c4b9d32774" file="4" linestart="37" lineend="37" isLiteral="true" isRef="true" access="private" proto="const llvm::AArch64Subtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_03561463060d5af00560ff2265e011ec"/>
</rt>
</QualType>
</lrf>
</fl>
<Decl access="public"/>
<c name="AArch64InstrInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_3a61a0afac3c3c5cf226297b074c7245" file="4" linestart="40" lineend="40" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::AArch64Subtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_03561463060d5af00560ff2265e011ec"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_231222dcf938e19070d4009c317d5766" file="4" linestart="45" lineend="45" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64RegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_dcc2904f5a0f12f565bfa7f19b8839d8"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="45" cb="54" le="45" ce="67"/>

</Stmt>
</m>
<m name="GetInstSizeInBytes" id="e0f1b4787dc1bd0fbb16f614f5433634_e92ee9af207b5fb8d720e078f5c3d3c2" file="4" linestart="47" lineend="47" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isCoalescableExtInstr" id="e0f1b4787dc1bd0fbb16f614f5433634_cb8fd7cf04ccbb882713640f712e5688" file="4" linestart="49" lineend="50" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlot" id="e0f1b4787dc1bd0fbb16f614f5433634_2eb6a26992e0163279427ec6169c72e3" file="4" linestart="52" lineend="53" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="e0f1b4787dc1bd0fbb16f614f5433634_2f58759ecd8841dd641ca190c0f478ea" file="4" linestart="54" lineend="55" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasShiftedReg" id="e0f1b4787dc1bd0fbb16f614f5433634_e1f0c04c579658cf4217b538717642a8" file="4" linestart="59" lineend="59" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasExtendedReg" id="e0f1b4787dc1bd0fbb16f614f5433634_9f202a17daaac168ec97e22bfaa1ffbf" file="4" linestart="63" lineend="63" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isGPRZero" id="e0f1b4787dc1bd0fbb16f614f5433634_446ac42184c5bbc7f004646a75222cef" file="4" linestart="66" lineend="66" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isGPRCopy" id="e0f1b4787dc1bd0fbb16f614f5433634_85900e8b3144f1cde8c1f94199396e49" file="4" linestart="69" lineend="69" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFPRCopy" id="e0f1b4787dc1bd0fbb16f614f5433634_ba292cb3a9d9f11326d184d62d03fb9f" file="4" linestart="72" lineend="72" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isScaledAddr" id="e0f1b4787dc1bd0fbb16f614f5433634_5ded5907a795aab19ad67f33ea739dc3" file="4" linestart="77" lineend="77" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLdStPairSuppressed" id="e0f1b4787dc1bd0fbb16f614f5433634_ef3567f45fabfaddba60769cf0699e89" file="4" linestart="81" lineend="81" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="suppressLdStPair" id="e0f1b4787dc1bd0fbb16f614f5433634_fbfa2406038bcaeb4313fa792a5cdae0" file="4" linestart="84" lineend="84" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLdStBaseRegImmOfs" id="e0f1b4787dc1bd0fbb16f614f5433634_3a0af8bb716e1ed25e30ecb606a8c415" file="4" linestart="86" lineend="88" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="LdSt" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="enableClusterLoads" id="e0f1b4787dc1bd0fbb16f614f5433634_df2efdd366d8aaddc6dcba18c65e888d" file="4" linestart="90" lineend="90" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="90" cb="44" le="90" ce="59">
<rx lb="90" cb="46" le="90" ce="53" pvirg="true">
<n9 lb="90" cb="53"/>
</rx>
</u>

</Stmt>
</m>
<m name="shouldClusterLoads" id="e0f1b4787dc1bd0fbb16f614f5433634_0fed62cc6d1b16a0c036e5fc630125e6" file="4" linestart="92" lineend="93" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="FirstLdSt" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SecondLdSt" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumLoads" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="shouldScheduleAdjacent" id="e0f1b4787dc1bd0fbb16f614f5433634_3ea3becd93e69186faf885820bb39c63" file="4" linestart="95" lineend="96" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="First" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Second" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="emitFrameIndexDebugValue" id="e0f1b4787dc1bd0fbb16f614f5433634_473fe03a198dc908ffef69c75303b064" file="4" linestart="98" lineend="100" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MDPtr" proto="const llvm::MDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="b91cd701322d43747b368730560cab4b_c1cae64ad281072482e87fcbf78edf7e"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysRegTuple" id="e0f1b4787dc1bd0fbb16f614f5433634_aa51fe47e664cb6fa70c6162edbe1cc5" file="4" linestart="101" lineend="104" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Indices" proto="llvm::ArrayRef&lt;unsigned int&gt;" access2="none">
<ety>
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="e0f1b4787dc1bd0fbb16f614f5433634_aae4ec8de198ed1432c4f6b964ec03c8" file="4" linestart="105" lineend="107" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="e0f1b4787dc1bd0fbb16f614f5433634_ba67ca4fb7d63803741e58f90b7f4390" file="4" linestart="109" lineend="113" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="e0f1b4787dc1bd0fbb16f614f5433634_59457dcf8d9ce4da9be35b61f109ae1e" file="4" linestart="115" lineend="118" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="foldMemoryOperandImpl" id="e0f1b4787dc1bd0fbb16f614f5433634_d7e97963691322e4563568d428835aa4" file="4" linestart="120" lineend="123" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="e0f1b4787dc1bd0fbb16f614f5433634_d8400ef0f3f091fdc35f6f414a2ebfa6" file="4" linestart="125" lineend="128" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="128" cb="41"/>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="e0f1b4787dc1bd0fbb16f614f5433634_9da2ef39f12640b04d8fc57d1ae4ed3d" file="4" linestart="129" lineend="129" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="e0f1b4787dc1bd0fbb16f614f5433634_fdf38bc9ce0ff34ef69689643d3773e6" file="4" linestart="130" lineend="133" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="e0f1b4787dc1bd0fbb16f614f5433634_b584d52dfa4211a36710c6aca5762a9f" file="4" linestart="134" lineend="135" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="canInsertSelect" id="e0f1b4787dc1bd0fbb16f614f5433634_3d783850d20fb00be2bb2640a28d8dad" file="4" linestart="136" lineend="138" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="" proto="const llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertSelect" id="e0f1b4787dc1bd0fbb16f614f5433634_02e4c1c877fd24eb1f5a6c52f77bf096" file="4" linestart="139" lineend="142" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FalseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNoopForMachoTarget" id="e0f1b4787dc1bd0fbb16f614f5433634_b068aa068e662fe478723334098185b5" file="4" linestart="143" lineend="143" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="NopInst" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="analyzeCompare" id="e0f1b4787dc1bd0fbb16f614f5433634_06329e6873e2bd77549a7cb8907f7183" file="4" linestart="148" lineend="150" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CmpMask" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CmpValue" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeCompareInstr" id="e0f1b4787dc1bd0fbb16f614f5433634_89f943647ee0202481a1987ec32d1ca3" file="4" linestart="153" lineend="155" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="CmpInstr" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="CmpMask" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="CmpValue" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="instantiateCondBranch" id="e0f1b4787dc1bd0fbb16f614f5433634_c9432d8bbe801e1a0c23b03b6a423779" file="4" linestart="158" lineend="160" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="AArch64InstrInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_dabd927672761a9942d8e6ae3744d516" file="4" linestart="29" lineend="29" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AArch64InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="e0f1b4787dc1bd0fbb16f614f5433634_9c2da0a8c6f737bfa3f1e5d2fdfb5e2d" file="4" linestart="29" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::AArch64InstrInfo &amp;">
<lrf>
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AArch64InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="AArch64InstrInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_f287cb851405f8ecec108985b0b3ddf3" file="4" linestart="29" lineend="29" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::AArch64InstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="e0f1b4787dc1bd0fbb16f614f5433634_e4fe8e3815230a64f2e61413798aca66" file="4" linestart="29" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::AArch64InstrInfo &amp;">
<lrf>
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::AArch64InstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AArch64InstrInfo" id="e0f1b4787dc1bd0fbb16f614f5433634_2ab92065830fabe4bf3893cf32c54991" file="4" linestart="29" lineend="29" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
<f namespace="llvm" name="emitFrameOffset" id="e0f1b4787dc1bd0fbb16f614f5433634_184efe334d835e8b6fbeb2d7472aae0b" file="4" linestart="167" lineend="171" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="MachineInstr::MIFlag" isLiteral="true" init="true" access2="none">
<ety>
<et>
<e id="d038367435b7928d04997491e912d58d_bfff863c465217080c543df419f39b45"/>
</et>
</ety>
<Stmt>
<drx lb="170" cb="45" le="170" ce="59" id="d038367435b7928d04997491e912d58d_25447d18a702efb632f34b281c65e4a9" nm="NoFlags"/>

</Stmt>
</p>
<p name="SetNZCV" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="171" cb="37"/>

</Stmt>
</p>
</f>
<f namespace="llvm" name="rewriteAArch64FrameIndex" id="e0f1b4787dc1bd0fbb16f614f5433634_2485a033fe6468c0b579b9cc4e98a1e0" file="4" linestart="176" lineend="178" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::AArch64InstrInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<e namespace="llvm" access="none" name="AArch64FrameOffsetStatus" id="e0f1b4787dc1bd0fbb16f614f5433634_b35693d706d2450348355ea4c3dda8a3" file="4" linestart="181" lineend="185" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="AArch64FrameOffsetCannotUpdate" id="e0f1b4787dc1bd0fbb16f614f5433634_9036bd4aa6954da86564997aae3fc631" file="4" linestart="182" lineend="182">
<et>
<e id="e0f1b4787dc1bd0fbb16f614f5433634_b35693d706d2450348355ea4c3dda8a3"/>
</et>
<Stmt>
<n45 lb="182" cb="36">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="AArch64FrameOffsetIsLegal" id="e0f1b4787dc1bd0fbb16f614f5433634_99f273f206e4b5e3c5d9644af415e560" file="4" linestart="183" lineend="183">
<et>
<e id="e0f1b4787dc1bd0fbb16f614f5433634_b35693d706d2450348355ea4c3dda8a3"/>
</et>
<Stmt>
<n45 lb="183" cb="31">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="AArch64FrameOffsetCanUpdate" id="e0f1b4787dc1bd0fbb16f614f5433634_36ec765b6c8b8656783974de8779147a" file="4" linestart="184" lineend="184">
<et>
<e id="e0f1b4787dc1bd0fbb16f614f5433634_b35693d706d2450348355ea4c3dda8a3"/>
</et>
<Stmt>
<n45 lb="184" cb="33">
<flit/>
</n45>

</Stmt>
</ec>
</e>
<f namespace="llvm" name="isAArch64FrameOffsetLegal" id="e0f1b4787dc1bd0fbb16f614f5433634_bf344713cccee610b0c446e6afce4eab" file="4" linestart="201" lineend="204" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OutUseUnscaledOp" proto="bool *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="bool"/>
</pt>
<Stmt>
<n32 lb="202" cb="54">
<n16 lb="202" cb="54">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="OutUnscaledOp" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="203" cb="55">
<n16 lb="203" cb="55">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="EmittableOffset" proto="int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="int"/>
</pt>
<Stmt>
<n32 lb="204" cb="52">
<n16 lb="204" cb="52">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="isUncondBranchOpcode" id="e0f1b4787dc1bd0fbb16f614f5433634_eeac0935dc8e3ea4dc3d48b2cbfe272d" file="4" linestart="206" lineend="206" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="206" cb="50" le="206" ce="78"/>

</Stmt>
</f>
<f namespace="llvm" name="isCondBranchOpcode" id="e0f1b4787dc1bd0fbb16f614f5433634_907d5f29e8a04db5e52eaebba50cfae7" file="4" linestart="208" lineend="223" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="208" cb="48" le="223" ce="1">
<sy lb="209" cb="3" le="222" ce="3">
<n32 lb="209" cb="11">
<drx lb="209" cb="11" kind="lvalue" nm="Opc"/>
</n32>
<u lb="209" cb="16" le="222" ce="3">
<rx lb="219" cb="5" le="219" ce="12" pvirg="true">
<n9 lb="219" cb="12"/>
</rx>
<dx lb="220" cb="3" le="221" ce="12">
<rx lb="221" cb="5" le="221" ce="12" pvirg="true">
<n9 lb="221" cb="12"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm" name="isIndirectBranchOpcode" id="e0f1b4787dc1bd0fbb16f614f5433634_116f4e4218bec94388ff44f6c1b6a67e" file="4" linestart="225" lineend="225" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="225" cb="52" le="225" ce="81"/>

</Stmt>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="0011b08ad65bf0364d4fb928f6241795_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="48" lineend="48"/>
<v name="TransformAll" proto="cl::opt&lt;bool&gt;" id="0011b08ad65bf0364d4fb928f6241795_a6f3fa9d80cdd30c5b60ed72b64c83a6" file="1" linestart="54" lineend="57" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="55" cb="1" le="57" ce="41">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="55" cb="14">
<slit/>
</n52>
<mte lb="56" cb="14" le="56" ce="76">
<exp pvirg="true"/>
<n32 lb="56" cb="14" le="56" ce="76">
<n26 lb="56" cb="14" le="56" ce="76">
<n10 lb="56" cb="14" le="56" ce="23">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="56" cb="23">
<n52 lb="56" cb="23">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="57" cb="14" le="57" ce="28">
<exp pvirg="true"/>
<n32 lb="57" cb="14" le="57" ce="28">
<ce lb="57" cb="14" le="57" ce="28" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="57" cb="14" le="57" ce="18">
<drx lb="57" cb="14" le="57" ce="18" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="57" cb="23">
<exp pvirg="true"/>
<n9 lb="57" cb="23"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="57" cb="31" le="57" ce="35">
<exp pvirg="true"/>
<drx lb="57" cb="31" le="57" ce="35" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="NumScalarInsnsUsed" proto="llvm::Statistic" id="0011b08ad65bf0364d4fb928f6241795_c0f42575771e13ba1b7cd9dbef687aba" file="1" linestart="59" lineend="59" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="59" cb="1" le="59" ce="1">
<exp pvirg="true"/>
<n32 lb="59" cb="1">
<n52 lb="59" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="59" cb="1">
<n52 lb="59" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="59" cb="1">
<n45 lb="59" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="59" cb="1">
<n45 lb="59" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<v name="NumCopiesDeleted" proto="llvm::Statistic" id="0011b08ad65bf0364d4fb928f6241795_ec799540eeffe8a35c16e1aa956d8018" file="1" linestart="60" lineend="60" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="60" cb="1" le="60" ce="1">
<exp pvirg="true"/>
<n32 lb="60" cb="1">
<n52 lb="60" cb="1"/>
</n32>
<n32 lb="60" cb="1">
<n52 lb="60" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="60" cb="1">
<n45 lb="60" cb="1"/>
</n32>
<n32 lb="60" cb="1">
<n45 lb="60" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<v name="NumCopiesInserted" proto="llvm::Statistic" id="0011b08ad65bf0364d4fb928f6241795_b60ee1e467825b9bec577d3841e82f0a" file="1" linestart="61" lineend="61" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="61" cb="1" le="61" ce="1">
<exp pvirg="true"/>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1"/>
</n32>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1"/>
</n32>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<ns name="" id="0011b08ad65bf0364d4fb928f6241795_43bdcff846069eec8f780891b4754c4e" file="1" linestart="63" lineend="98">
<cr namespace="anonymous_namespace{aarch64advsimdscalarpass.cpp}" access="none" depth="3" kind="class" name="AArch64AdvSIMDScalar" id="0011b08ad65bf0364d4fb928f6241795_59efa2dbceb88d59dfa3c4dbb05936d7" file="1" linestart="64" lineend="96">
<base access="public">
<rt>
<cr id="76fdd02034ba5b9263bf1be865e9c7f6_96819381490f736e22cf504e136c5258"/>
</rt>
</base>
<cr access="public" kind="class" name="AArch64AdvSIMDScalar" id="0011b08ad65bf0364d4fb928f6241795_26c0eabfa9aa83e744d978c0ea543dd2" file="1" linestart="64" lineend="64"/>
<fl name="MRI" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" file="1" linestart="65" lineend="65" isPtr="true" isLiteral="true" access="private" proto="llvm::MachineRegisterInfo *">
<pt>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
</fl>
<fl name="TII" id="0011b08ad65bf0364d4fb928f6241795_467affe9ca9164faa480bf5fc84f4e5c" file="1" linestart="66" lineend="66" isPtr="true" isLiteral="true" access="private" proto="const llvm::AArch64InstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
</fl>
<Decl access="private"/>
<m name="isProfitableToTransform" id="0011b08ad65bf0364d4fb928f6241795_e98f17f50e90b5e4b6f2dad38d3f6a6e" file="1" linestart="72" lineend="72" access="private" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="transformInstruction" id="0011b08ad65bf0364d4fb928f6241795_b9b1ba3a03ef263035b29bd6f001a37a" file="1" linestart="77" lineend="77" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="processMachineBasicBlock" id="0011b08ad65bf0364d4fb928f6241795_2d097f8ecc4e24c1a73febd1cf9caffe" file="1" linestart="80" lineend="80" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="0011b08ad65bf0364d4fb928f6241795_e96c17162c99713ddc6fd627d128afc0" file="1" linestart="83" lineend="83" storage="static" access2="public">
<bt name="char"/>
<Stmt>

</Stmt>
</v>
<c name="AArch64AdvSIMDScalar" id="0011b08ad65bf0364d4fb928f6241795_b544fb63ad1d9d8a299cb3f1dad05427" file="1" linestart="84" lineend="84" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="84" cb="37" le="84" ce="59">
<typeptr id="76fdd02034ba5b9263bf1be865e9c7f6_a3165b08feba5b64e55f284c5cab00d8"/>
<temp/>
<drx lb="84" cb="57" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_e96c17162c99713ddc6fd627d128afc0" nm="ID"/>
</n10>

</BaseInit>
<Stmt>
<u lb="84" cb="61" le="84" ce="62"/>

</Stmt>
</c>
<m name="runOnMachineFunction" id="0011b08ad65bf0364d4fb928f6241795_262a6064e6b0df1f6de77ca6373ca02c" file="1" linestart="86" lineend="86" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="F" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPassName" id="0011b08ad65bf0364d4fb928f6241795_79c34fdeb67d2605d591e8e6ea772244" file="1" linestart="88" lineend="90" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="88" cb="44" le="90" ce="3">
<rx lb="89" cb="5" le="89" ce="12" pvirg="true">
<n32 lb="89" cb="12">
<n52 lb="89" cb="12">
<slit/>
</n52>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAnalysisUsage" id="0011b08ad65bf0364d4fb928f6241795_5a322e8794fed02a5e48a32a8cd1f0a6" file="1" linestart="92" lineend="95" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="AU" proto="llvm::AnalysisUsage &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="e2ee815f7fb795c8002b719045de8d96_4ba387d5241cfbf857d1c43e0f28af1f"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="92" cb="59" le="95" ce="3">
<mce lb="93" cb="5" le="93" ce="24" nbparm="0" id="e2ee815f7fb795c8002b719045de8d96_b668fe120ef7fab483f77730ed42ebf0">
<exp pvirg="true"/>
<mex lb="93" cb="5" le="93" ce="8" id="e2ee815f7fb795c8002b719045de8d96_b668fe120ef7fab483f77730ed42ebf0" nm="setPreservesCFG" point="1">
<drx lb="93" cb="5" kind="lvalue" nm="AU"/>
</mex>
</mce>
<mce lb="94" cb="5" le="94" ce="45" nbparm="1" id="76fdd02034ba5b9263bf1be865e9c7f6_9e3ae6eaaee3fbfc5e73d60104ecd661">
<exp pvirg="true"/>
<mex lb="94" cb="5" le="94" ce="26" id="76fdd02034ba5b9263bf1be865e9c7f6_9e3ae6eaaee3fbfc5e73d60104ecd661" nm="getAnalysisUsage" arrow="1">
<n32 lb="94" cb="26">
<n32 lb="94" cb="26">
<n19 lb="94" cb="26"/>
</n32>
</n32>
</mex>
<drx lb="94" cb="43" kind="lvalue" nm="AU"/>
</mce>
</u>

</Stmt>
</m>
<m name="operator=" id="0011b08ad65bf0364d4fb928f6241795_f3dc20e96ad36d11ee8f2fab3beaf3b4" file="1" linestart="64" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::AArch64AdvSIMDScalar &amp;">
<lrf>
<rt>
<cr id="0011b08ad65bf0364d4fb928f6241795_59efa2dbceb88d59dfa3c4dbb05936d7"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AArch64AdvSIMDScalar &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0011b08ad65bf0364d4fb928f6241795_59efa2dbceb88d59dfa3c4dbb05936d7"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AArch64AdvSIMDScalar" id="0011b08ad65bf0364d4fb928f6241795_78f4da8d52654b092c946dd0dde23c99" file="1" linestart="64" lineend="64" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="64" cb="7"/>

</Stmt>
</d>
<c name="AArch64AdvSIMDScalar" id="0011b08ad65bf0364d4fb928f6241795_af7f2eb159941298b9928ad1f76fc28c" file="1" linestart="64" lineend="64" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AArch64AdvSIMDScalar &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0011b08ad65bf0364d4fb928f6241795_59efa2dbceb88d59dfa3c4dbb05936d7"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="0011b08ad65bf0364d4fb928f6241795_e96c17162c99713ddc6fd627d128afc0" file="1" linestart="97" lineend="97" previous="0011b08ad65bf0364d4fb928f6241795_e96c17162c99713ddc6fd627d128afc0" storage="static" init="true" access2="public">
<bt name="char"/>
<Stmt>
<n32 lb="97" cb="33">
<n45 lb="97" cb="33">
<flit/>
</n45>
</n32>

</Stmt>
</v>
</ns>
<f name="isGPR64" id="0011b08ad65bf0364d4fb928f6241795_fd40c6aac228db8fa72ca7747832ecfe" file="1" linestart="100" lineend="107" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="101" cb="53" le="107" ce="1">
<if lb="102" cb="3" le="103" ce="12">
<n32 lb="102" cb="7">
<n32 lb="102" cb="7">
<drx lb="102" cb="7" kind="lvalue" nm="SubReg"/>
</n32>
</n32>
<rx lb="103" cb="5" le="103" ce="12" pvirg="true">
<n9 lb="103" cb="12"/>
</rx>
</if>
</u>

</Stmt>
</f>
<f name="isFPR64" id="0011b08ad65bf0364d4fb928f6241795_5d2fc8af64de6513c4ad7424efc3e77e" file="1" linestart="109" lineend="119" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="110" cb="53" le="119" ce="1"/>

</Stmt>
</f>
<f name="getSrcFromCopy" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c" file="1" linestart="123" lineend="155" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="125" cb="50" le="155" ce="1">
<xop lb="126" cb="3" le="126" ce="12" kind="=">
<drx lb="126" cb="3" kind="lvalue" nm="SubReg"/>
<n32 lb="126" cb="12">
<n45 lb="126" cb="12">
<flit/>
</n45>
</n32>
</xop>
<rx lb="154" cb="3" le="154" ce="10" pvirg="true">
<n32 lb="154" cb="10">
<n45 lb="154" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f name="getTransformOpcode" id="0011b08ad65bf0364d4fb928f6241795_eee179c0c4cba333bbd2a67585057993" file="1" linestart="160" lineend="172" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="160" cb="45" le="172" ce="1">
<sy lb="161" cb="3" le="169" ce="3">
<n32 lb="161" cb="11">
<drx lb="161" cb="11" kind="lvalue" nm="Opc"/>
</n32>
<u lb="161" cb="16" le="169" ce="3">
<dx lb="162" cb="3" le="163" ce="5">
<bks lb="163" cb="5"/>
</dx>
</u>
</sy>
<rx lb="171" cb="3" le="171" ce="10" pvirg="true">
<n32 lb="171" cb="10">
<n32 lb="171" cb="10">
<drx lb="171" cb="10" kind="lvalue" nm="Opc"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</f>
<f name="isTransformable" id="0011b08ad65bf0364d4fb928f6241795_ab678b898083a94874db04cce5e1bd38" file="1" linestart="174" lineend="177" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="174" cb="53" le="177" ce="1">
<dst lb="175" cb="3" le="175" ce="28">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="int"/>
<mce lb="175" cb="13" le="175" ce="27" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="175" cb="13" le="175" ce="17" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="175" cb="13">
<drx lb="175" cb="13" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<rx lb="176" cb="3" le="176" ce="39" pvirg="true">
<xop lb="176" cb="10" le="176" ce="39" kind="!=">
<n32 lb="176" cb="10">
<drx lb="176" cb="10" kind="lvalue" nm="Opc"/>
</n32>
<ce lb="176" cb="17" le="176" ce="39" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_eee179c0c4cba333bbd2a67585057993">
<exp pvirg="true"/>
<n32 lb="176" cb="17">
<drx lb="176" cb="17" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_eee179c0c4cba333bbd2a67585057993" nm="getTransformOpcode"/>
</n32>
<n32 lb="176" cb="36">
<n32 lb="176" cb="36">
<drx lb="176" cb="36" kind="lvalue" nm="Opc"/>
</n32>
</n32>
</ce>
</xop>
</rx>
</u>

</Stmt>
</f>
<m name="isProfitableToTransform" id="0011b08ad65bf0364d4fb928f6241795_e98f17f50e90b5e4b6f2dad38d3f6a6e" file="1" linestart="182" lineend="262" previous="0011b08ad65bf0364d4fb928f6241795_e98f17f50e90b5e4b6f2dad38d3f6a6e" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="183" cb="77" le="262" ce="1">
<if lb="186" cb="3" le="187" ce="12">
<uo lb="186" cb="7" le="186" ce="26" kind="!">
<ce lb="186" cb="8" le="186" ce="26" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_ab678b898083a94874db04cce5e1bd38">
<exp pvirg="true"/>
<n32 lb="186" cb="8">
<drx lb="186" cb="8" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_ab678b898083a94874db04cce5e1bd38" nm="isTransformable"/>
</n32>
<n32 lb="186" cb="24">
<drx lb="186" cb="24" kind="lvalue" nm="MI"/>
</n32>
</ce>
</uo>
<rx lb="187" cb="5" le="187" ce="12" pvirg="true">
<n9 lb="187" cb="12"/>
</rx>
</if>
<dst lb="191" cb="3" le="191" ce="28">
<exp pvirg="true"/>
<Var nm="NumNewCopies" value="true">
<bt name="unsigned int"/>
<n32 lb="191" cb="27">
<n45 lb="191" cb="27">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="192" cb="3" le="192" ce="34">
<exp pvirg="true"/>
<Var nm="NumRemovableCopies" value="true">
<bt name="unsigned int"/>
<n32 lb="192" cb="33">
<n45 lb="192" cb="33">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="194" cb="3" le="194" ce="49">
<exp pvirg="true"/>
<Var nm="OrigSrc0" value="true">
<bt name="unsigned int"/>
<mce lb="194" cb="23" le="194" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="194" cb="23" le="194" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="194" cb="23" le="194" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="194" cb="23" le="194" ce="27" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="194" cb="23">
<drx lb="194" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="194" cb="38">
<n45 lb="194" cb="38">
<flit/>
</n45>
</n32>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="195" cb="3" le="195" ce="49">
<exp pvirg="true"/>
<Var nm="OrigSrc1" value="true">
<bt name="unsigned int"/>
<mce lb="195" cb="23" le="195" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="195" cb="23" le="195" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="195" cb="23" le="195" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="195" cb="23" le="195" ce="27" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="195" cb="23">
<drx lb="195" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="195" cb="38">
<n45 lb="195" cb="38">
<flit/>
</n45>
</n32>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="196" cb="3" le="196" ce="29">
<exp pvirg="true"/>
<Var nm="Src0" value="true">
<bt name="unsigned int"/>
<n32 lb="196" cb="19">
<n45 lb="196" cb="19"/>
</n32>
</Var>
<Var nm="SubReg0" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="197" cb="3" le="197" ce="29">
<exp pvirg="true"/>
<Var nm="Src1" value="true">
<bt name="unsigned int"/>
<n32 lb="197" cb="19">
<n45 lb="197" cb="19"/>
</n32>
</Var>
<Var nm="SubReg1" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="198" cb="3" le="210" ce="3">
<uo lb="198" cb="7" le="198" ce="31" kind="!">
<mce lb="198" cb="8" le="198" ce="31" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269">
<exp pvirg="true"/>
<mex lb="198" cb="8" le="198" ce="13" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269" nm="def_empty" arrow="1">
<n32 lb="198" cb="8">
<n32 lb="198" cb="8">
<mex lb="198" cb="8" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="198" cb="8"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="198" cb="23">
<drx lb="198" cb="23" kind="lvalue" nm="OrigSrc0"/>
</n32>
</mce>
</uo>
<u lb="198" cb="34" le="210" ce="3">
<dst lb="199" cb="5" le="200" ce="39">
<exp pvirg="true"/>
<Var nm="Def" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="342" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="44"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="55"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="61"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="66"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="200" cb="9" le="200" ce="38">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="200" cb="9" le="200" ce="38">
<exp pvirg="true"/>
<n32 lb="200" cb="9" le="200" ce="38">
<mce lb="200" cb="9" le="200" ce="38" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b">
<exp pvirg="true"/>
<mex lb="200" cb="9" le="200" ce="14" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b" nm="def_instr_begin" arrow="1">
<n32 lb="200" cb="9">
<n32 lb="200" cb="9">
<mex lb="200" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="200" cb="9"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="200" cb="30">
<drx lb="200" cb="30" kind="lvalue" nm="OrigSrc0"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocast lb="201" cb="5" le="201" ce="5">
<bt name="void"/>
<n46 lb="201" cb="5" le="201" ce="5">
<exp pvirg="true"/>
<xop lb="201" cb="5" le="201" ce="5" kind="||">
<n46 lb="201" cb="5" le="201" ce="5">
<exp pvirg="true"/>
<uo lb="201" cb="5" le="201" ce="5" kind="!">
<uo lb="201" cb="5" le="201" ce="5" kind="!">
<n46 lb="201" cb="5" le="201" ce="5">
<exp pvirg="true"/>
<xop lb="201" cb="5" le="201" ce="5" kind="&amp;&amp;">
<ocx lb="201" cb="5" le="201" ce="5" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2">
<exp pvirg="true"/>
<n32 lb="201" cb="5">
<drx lb="201" cb="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2" nm="operator=="/>
</n32>
<n32 lb="201" cb="5" le="201" ce="5">
<ce lb="201" cb="5" le="201" ce="5" nbparm="2" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5">
<exp pvirg="true"/>
<n32 lb="201" cb="5" le="201" ce="5">
<drx lb="201" cb="5" le="201" ce="5" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5" nm="next">
<template_arguments>
<rt>
<cts id="ee4673395519b9f405c4d99dd06fa84f_cbc8be1464534f63c93f129452ddae8c">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</drx>
</n32>
<n10 lb="201" cb="5">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="201" cb="5">
<drx lb="201" cb="5" kind="lvalue" nm="Def"/>
</n32>
</n10>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
<mte lb="201" cb="5" le="201" ce="5">
<exp pvirg="true"/>
<n32 lb="201" cb="5" le="201" ce="5">
<ce lb="201" cb="5" le="201" ce="5" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd">
<exp pvirg="true"/>
<n32 lb="201" cb="5" le="201" ce="5">
<mex lb="201" cb="5" le="201" ce="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd" nm="def_instr_end" arrow="1">
<n32 lb="201" cb="5">
<mex lb="201" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="201" cb="5"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</ocx>
<n32 lb="201" cb="5">
<n32 lb="201" cb="5">
<n52 lb="201" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="201" cb="5" le="201" ce="5">
<n46 lb="201" cb="5" le="201" ce="5">
<exp pvirg="true"/>
<xop lb="201" cb="5" le="201" ce="5" kind=",">
<ce lb="201" cb="5" le="201" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="201" cb="5">
<drx lb="201" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="201" cb="5">
<n52 lb="201" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="201" cb="5">
<n52 lb="201" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="201" cb="5">
<n45 lb="201" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="201" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="202" cb="5" le="202" ce="46" kind="=">
<drx lb="202" cb="5" kind="lvalue" nm="Src0"/>
<ce lb="202" cb="12" le="202" ce="46" nbparm="3" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c">
<exp pvirg="true"/>
<n32 lb="202" cb="12">
<drx lb="202" cb="12" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c" nm="getSrcFromCopy"/>
</n32>
<n32 lb="202" cb="27" le="202" ce="29">
<uo lb="202" cb="27" le="202" ce="29" kind="&amp;">
<ocx lb="202" cb="28" le="202" ce="29" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="202" cb="28">
<drx lb="202" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="202" cb="29">
<drx lb="202" cb="29" kind="lvalue" nm="Def"/>
</n32>
</ocx>
</uo>
</n32>
<n32 lb="202" cb="34">
<n32 lb="202" cb="34">
<mex lb="202" cb="34" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="202" cb="34"/>
</mex>
</n32>
</n32>
<drx lb="202" cb="39" kind="lvalue" nm="SubReg0"/>
</ce>
</xop>
<if lb="204" cb="5" le="205" ce="9">
<n32 lb="204" cb="9">
<n32 lb="204" cb="9">
<drx lb="204" cb="9" kind="lvalue" nm="Src0"/>
</n32>
</n32>
<uo lb="205" cb="7" le="205" ce="9" kind="--">
<drx lb="205" cb="9" kind="lvalue" nm="NumNewCopies"/>
</uo>
</if>
<if lb="208" cb="5" le="209" ce="9">
<xop lb="208" cb="9" le="208" ce="46" kind="&amp;&amp;">
<n32 lb="208" cb="9">
<n32 lb="208" cb="9">
<drx lb="208" cb="9" kind="lvalue" nm="Src0"/>
</n32>
</n32>
<mce lb="208" cb="17" le="208" ce="46" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb">
<exp pvirg="true"/>
<mex lb="208" cb="17" le="208" ce="22" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb" nm="hasOneNonDBGUse" arrow="1">
<n32 lb="208" cb="17">
<n32 lb="208" cb="17">
<mex lb="208" cb="17" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="208" cb="17"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="208" cb="38">
<drx lb="208" cb="38" kind="lvalue" nm="OrigSrc0"/>
</n32>
</mce>
</xop>
<uo lb="209" cb="7" le="209" ce="9" kind="++">
<drx lb="209" cb="9" kind="lvalue" nm="NumRemovableCopies"/>
</uo>
</if>
</u>
</if>
<if lb="211" cb="3" le="222" ce="3">
<uo lb="211" cb="7" le="211" ce="31" kind="!">
<mce lb="211" cb="8" le="211" ce="31" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269">
<exp pvirg="true"/>
<mex lb="211" cb="8" le="211" ce="13" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269" nm="def_empty" arrow="1">
<n32 lb="211" cb="8">
<n32 lb="211" cb="8">
<mex lb="211" cb="8" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="211" cb="8"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="211" cb="23">
<drx lb="211" cb="23" kind="lvalue" nm="OrigSrc1"/>
</n32>
</mce>
</uo>
<u lb="211" cb="34" le="222" ce="3">
<dst lb="212" cb="5" le="213" ce="39">
<exp pvirg="true"/>
<Var nm="Def" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="342" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="44"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="55"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="61"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="66"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="213" cb="9" le="213" ce="38">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="213" cb="9" le="213" ce="38">
<exp pvirg="true"/>
<n32 lb="213" cb="9" le="213" ce="38">
<mce lb="213" cb="9" le="213" ce="38" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b">
<exp pvirg="true"/>
<mex lb="213" cb="9" le="213" ce="14" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b" nm="def_instr_begin" arrow="1">
<n32 lb="213" cb="9">
<n32 lb="213" cb="9">
<mex lb="213" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="213" cb="9"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="213" cb="30">
<drx lb="213" cb="30" kind="lvalue" nm="OrigSrc1"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocast lb="214" cb="5" le="214" ce="5">
<bt name="void"/>
<n46 lb="214" cb="5" le="214" ce="5">
<exp pvirg="true"/>
<xop lb="214" cb="5" le="214" ce="5" kind="||">
<n46 lb="214" cb="5" le="214" ce="5">
<exp pvirg="true"/>
<uo lb="214" cb="5" le="214" ce="5" kind="!">
<uo lb="214" cb="5" le="214" ce="5" kind="!">
<n46 lb="214" cb="5" le="214" ce="5">
<exp pvirg="true"/>
<xop lb="214" cb="5" le="214" ce="5" kind="&amp;&amp;">
<ocx lb="214" cb="5" le="214" ce="5" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2">
<exp pvirg="true"/>
<n32 lb="214" cb="5">
<drx lb="214" cb="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2" nm="operator=="/>
</n32>
<n32 lb="214" cb="5" le="214" ce="5">
<ce lb="214" cb="5" le="214" ce="5" nbparm="2" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5">
<exp pvirg="true"/>
<n32 lb="214" cb="5" le="214" ce="5">
<drx lb="214" cb="5" le="214" ce="5" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5" nm="next">
<template_arguments>
<rt>
<cts id="ee4673395519b9f405c4d99dd06fa84f_cbc8be1464534f63c93f129452ddae8c">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</drx>
</n32>
<n10 lb="214" cb="5">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="214" cb="5">
<drx lb="214" cb="5" kind="lvalue" nm="Def"/>
</n32>
</n10>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
<mte lb="214" cb="5" le="214" ce="5">
<exp pvirg="true"/>
<n32 lb="214" cb="5" le="214" ce="5">
<ce lb="214" cb="5" le="214" ce="5" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd">
<exp pvirg="true"/>
<n32 lb="214" cb="5" le="214" ce="5">
<mex lb="214" cb="5" le="214" ce="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd" nm="def_instr_end" arrow="1">
<n32 lb="214" cb="5">
<mex lb="214" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="214" cb="5"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</ocx>
<n32 lb="214" cb="5">
<n32 lb="214" cb="5">
<n52 lb="214" cb="5"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="214" cb="5" le="214" ce="5">
<n46 lb="214" cb="5" le="214" ce="5">
<exp pvirg="true"/>
<xop lb="214" cb="5" le="214" ce="5" kind=",">
<ce lb="214" cb="5" le="214" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="214" cb="5">
<drx lb="214" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="214" cb="5">
<n52 lb="214" cb="5"/>
</n32>
<n32 lb="214" cb="5">
<n52 lb="214" cb="5"/>
</n32>
<n32 lb="214" cb="5">
<n45 lb="214" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="214" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="215" cb="5" le="215" ce="46" kind="=">
<drx lb="215" cb="5" kind="lvalue" nm="Src1"/>
<ce lb="215" cb="12" le="215" ce="46" nbparm="3" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c">
<exp pvirg="true"/>
<n32 lb="215" cb="12">
<drx lb="215" cb="12" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c" nm="getSrcFromCopy"/>
</n32>
<n32 lb="215" cb="27" le="215" ce="29">
<uo lb="215" cb="27" le="215" ce="29" kind="&amp;">
<ocx lb="215" cb="28" le="215" ce="29" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="215" cb="28">
<drx lb="215" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="215" cb="29">
<drx lb="215" cb="29" kind="lvalue" nm="Def"/>
</n32>
</ocx>
</uo>
</n32>
<n32 lb="215" cb="34">
<n32 lb="215" cb="34">
<mex lb="215" cb="34" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="215" cb="34"/>
</mex>
</n32>
</n32>
<drx lb="215" cb="39" kind="lvalue" nm="SubReg1"/>
</ce>
</xop>
<if lb="216" cb="5" le="217" ce="9">
<n32 lb="216" cb="9">
<n32 lb="216" cb="9">
<drx lb="216" cb="9" kind="lvalue" nm="Src1"/>
</n32>
</n32>
<uo lb="217" cb="7" le="217" ce="9" kind="--">
<drx lb="217" cb="9" kind="lvalue" nm="NumNewCopies"/>
</uo>
</if>
<if lb="220" cb="5" le="221" ce="9">
<xop lb="220" cb="9" le="220" ce="46" kind="&amp;&amp;">
<n32 lb="220" cb="9">
<n32 lb="220" cb="9">
<drx lb="220" cb="9" kind="lvalue" nm="Src1"/>
</n32>
</n32>
<mce lb="220" cb="17" le="220" ce="46" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb">
<exp pvirg="true"/>
<mex lb="220" cb="17" le="220" ce="22" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb" nm="hasOneNonDBGUse" arrow="1">
<n32 lb="220" cb="17">
<n32 lb="220" cb="17">
<mex lb="220" cb="17" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="220" cb="17"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="220" cb="38">
<drx lb="220" cb="38" kind="lvalue" nm="OrigSrc1"/>
</n32>
</mce>
</xop>
<uo lb="221" cb="7" le="221" ce="9" kind="++">
<drx lb="221" cb="9" kind="lvalue" nm="NumRemovableCopies"/>
</uo>
</if>
</u>
</if>
<dst lb="229" cb="3" le="229" ce="44">
<exp pvirg="true"/>
<Var nm="Dst" value="true">
<bt name="unsigned int"/>
<mce lb="229" cb="18" le="229" ce="43" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="229" cb="18" le="229" ce="36" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="229" cb="18" le="229" ce="34" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="229" cb="18" le="229" ce="22" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="229" cb="18">
<drx lb="229" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="229" cb="33">
<n45 lb="229" cb="33"/>
</n32>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="230" cb="3" le="230" ce="31">
<exp pvirg="true"/>
<Var nm="AllUsesAreCopies" value="true">
<bt name="bool"/>
<n9 lb="230" cb="27"/>
</Var>
</dst>
<fx lb="231" cb="3" le="248" ce="3">
<dst lb="231" cb="8" le="233" ce="42">
<exp pvirg="true"/>
<Var nm="Use" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="464" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="54"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="60"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="65"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="232" cb="18" le="232" ce="48">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="232" cb="18" le="232" ce="48">
<exp pvirg="true"/>
<n32 lb="232" cb="18" le="232" ce="48">
<mce lb="232" cb="18" le="232" ce="48" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_f475ffdba22ef7f124a8c627164533be">
<exp pvirg="true"/>
<mex lb="232" cb="18" le="232" ce="23" id="ee4673395519b9f405c4d99dd06fa84f_f475ffdba22ef7f124a8c627164533be" nm="use_instr_nodbg_begin" arrow="1">
<n32 lb="232" cb="18">
<n32 lb="232" cb="18">
<mex lb="232" cb="18" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="232" cb="18"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="232" cb="45">
<drx lb="232" cb="45" kind="lvalue" nm="Dst"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="464" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="54"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="60"/>

</Stmt>
<Stmt>
<n9 lb="464" cb="65"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="233" cb="16" le="233" ce="41">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="233" cb="16" le="233" ce="41">
<exp pvirg="true"/>
<n32 lb="233" cb="16" le="233" ce="41">
<ce lb="233" cb="16" le="233" ce="41" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_685e00b4bfe9d651f3e9a870133b0139">
<exp pvirg="true"/>
<n32 lb="233" cb="16" le="233" ce="21">
<mex lb="233" cb="16" le="233" ce="21" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_685e00b4bfe9d651f3e9a870133b0139" nm="use_instr_nodbg_end" arrow="1">
<n32 lb="233" cb="16">
<mex lb="233" cb="16" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="233" cb="16"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocx lb="234" cb="8" le="234" ce="15" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_277c4e8ca4c1a1a1c60054f59f22e402">
<exp pvirg="true"/>
<n32 lb="234" cb="12">
<drx lb="234" cb="12" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_277c4e8ca4c1a1a1c60054f59f22e402" nm="operator!="/>
</n32>
<n32 lb="234" cb="8">
<drx lb="234" cb="8" kind="lvalue" nm="Use"/>
</n32>
<n32 lb="234" cb="15">
<drx lb="234" cb="15" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="234" cb="18" le="234" ce="20" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_7f154aa3a32482a872cdf4a45ceb94b6">
<exp pvirg="true"/>
<n32 lb="234" cb="18">
<drx lb="234" cb="18" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_7f154aa3a32482a872cdf4a45ceb94b6" nm="operator++"/>
</n32>
<drx lb="234" cb="20" kind="lvalue" nm="Use"/>
</ocx>
<u lb="234" cb="25" le="248" ce="3">
<dst lb="235" cb="5" le="235" ce="20">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="236" cb="5" le="243" ce="10" else="true" elselb="243" elsecb="10">
<xop lb="236" cb="9" le="236" ce="68" kind="||">
<n32 lb="236" cb="9" le="236" ce="42">
<ce lb="236" cb="9" le="236" ce="42" nbparm="3" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c">
<exp pvirg="true"/>
<n32 lb="236" cb="9">
<drx lb="236" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c" nm="getSrcFromCopy"/>
</n32>
<n32 lb="236" cb="24" le="236" ce="26">
<uo lb="236" cb="24" le="236" ce="26" kind="&amp;">
<ocx lb="236" cb="25" le="236" ce="26" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="236" cb="25">
<drx lb="236" cb="25" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="236" cb="26">
<drx lb="236" cb="26" kind="lvalue" nm="Use"/>
</n32>
</ocx>
</uo>
</n32>
<n32 lb="236" cb="31">
<n32 lb="236" cb="31">
<mex lb="236" cb="31" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="236" cb="31"/>
</mex>
</n32>
</n32>
<drx lb="236" cb="36" kind="lvalue" nm="SubReg"/>
</ce>
</n32>
<ce lb="236" cb="47" le="236" ce="68" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_ab678b898083a94874db04cce5e1bd38">
<exp pvirg="true"/>
<n32 lb="236" cb="47">
<drx lb="236" cb="47" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_ab678b898083a94874db04cce5e1bd38" nm="isTransformable"/>
</n32>
<n32 lb="236" cb="63" le="236" ce="65">
<uo lb="236" cb="63" le="236" ce="65" kind="&amp;">
<ocx lb="236" cb="64" le="236" ce="65" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="236" cb="64">
<drx lb="236" cb="64" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="236" cb="65">
<drx lb="236" cb="65" kind="lvalue" nm="Use"/>
</n32>
</ocx>
</uo>
</n32>
</ce>
</xop>
<uo lb="237" cb="7" le="237" ce="9" kind="++">
<drx lb="237" cb="9" kind="lvalue" nm="NumRemovableCopies"/>
</uo>
<n59 lb="243" cb="10"/>
</if>
</u>
</fx>
<if lb="251" cb="3" le="252" ce="7">
<n32 lb="251" cb="7">
<drx lb="251" cb="7" kind="lvalue" nm="AllUsesAreCopies"/>
</n32>
<uo lb="252" cb="5" le="252" ce="7" kind="--">
<drx lb="252" cb="7" kind="lvalue" nm="NumNewCopies"/>
</uo>
</if>
<if lb="256" cb="3" le="257" ce="12">
<xop lb="256" cb="7" le="256" ce="23" kind="&lt;=">
<n32 lb="256" cb="7">
<drx lb="256" cb="7" kind="lvalue" nm="NumNewCopies"/>
</n32>
<n32 lb="256" cb="23">
<drx lb="256" cb="23" kind="lvalue" nm="NumRemovableCopies"/>
</n32>
</xop>
<rx lb="257" cb="5" le="257" ce="12" pvirg="true">
<n9 lb="257" cb="12"/>
</rx>
</if>
<rx lb="261" cb="3" le="261" ce="10" pvirg="true">
<n32 lb="261" cb="10">
<mce lb="261" cb="10" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="261" cb="10" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="261" cb="10">
<drx lb="261" cb="10" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_a6f3fa9d80cdd30c5b60ed72b64c83a6" nm="TransformAll"/>
</n32>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<f name="insertCopy" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8" file="1" linestart="264" lineend="273" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="TII" proto="const llvm::AArch64InstrInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Src" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="IsKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="265" cb="74" le="273" ce="1">
<dst lb="266" cb="3" le="269" ce="48">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<dos lb="270" cb="3" le="270" ce="3">
<u lb="270" cb="3" le="270" ce="3">
<if lb="270" cb="3" le="270" ce="3">
<xop lb="270" cb="3" le="270" ce="3" kind="&amp;&amp;">
<n32 lb="270" cb="3" le="270" ce="3">
<drx lb="270" cb="3" le="270" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="270" cb="3" le="270" ce="3" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="270" cb="3" le="270" ce="3">
<drx lb="270" cb="3" le="270" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="270" cb="3">
<n52 lb="270" cb="3">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="270" cb="3" le="270" ce="3">
<ocx lb="270" cb="3" le="270" ce="3" nbparm="2" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954">
<exp pvirg="true"/>
<n32 lb="270" cb="3">
<drx lb="270" cb="3" kind="lvalue" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="270" cb="3" le="270" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="270" cb="3">
<drx lb="270" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="270" cb="3" le="270" ce="3" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="270" cb="3">
<drx lb="270" cb="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="270" cb="3">
<n52 lb="270" cb="3">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="270" cb="3" le="270" ce="3">
<uo lb="270" cb="3" le="270" ce="3" kind="*">
<n32 lb="270" cb="3">
<mce lb="270" cb="3" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="270" cb="3" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="270" cb="3">
<drx lb="270" cb="3" kind="lvalue" nm="MIB"/>
</n32>
</mex>
</mce>
</n32>
</uo>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="270" cb="3">
<n45 lb="270" cb="3">
<flit/>
</n45>
</n32>
</dos>
<ocx lb="271" cb="3" le="271" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="271" cb="3">
<drx lb="271" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="271" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_b60ee1e467825b9bec577d3841e82f0a" nm="NumCopiesInserted"/>
</ocx>
<rx lb="272" cb="3" le="272" ce="10" pvirg="true">
<n32 lb="272" cb="10">
<mce lb="272" cb="10" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="272" cb="10" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="272" cb="10">
<drx lb="272" cb="10" kind="lvalue" nm="MIB"/>
</n32>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="transformInstruction" id="0011b08ad65bf0364d4fb928f6241795_b9b1ba3a03ef263035b29bd6f001a37a" file="1" linestart="278" lineend="351" previous="0011b08ad65bf0364d4fb928f6241795_b9b1ba3a03ef263035b29bd6f001a37a" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="278" cb="67" le="351" ce="1">
<dos lb="279" cb="3" le="279" ce="3">
<u lb="279" cb="3" le="279" ce="3">
<if lb="279" cb="3" le="279" ce="3">
<xop lb="279" cb="3" le="279" ce="3" kind="&amp;&amp;">
<n32 lb="279" cb="3" le="279" ce="3">
<drx lb="279" cb="3" le="279" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="279" cb="3" le="279" ce="3" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="279" cb="3" le="279" ce="3">
<drx lb="279" cb="3" le="279" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="279" cb="3">
<n52 lb="279" cb="3">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="279" cb="3" le="279" ce="3">
<ocx lb="279" cb="3" le="279" ce="3" nbparm="2" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954">
<exp pvirg="true"/>
<n32 lb="279" cb="3">
<drx lb="279" cb="3" kind="lvalue" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="279" cb="3" le="279" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="279" cb="3">
<drx lb="279" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="279" cb="3" le="279" ce="3" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="279" cb="3">
<drx lb="279" cb="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="279" cb="3">
<n52 lb="279" cb="3">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="279" cb="3" le="279" ce="3">
<uo lb="279" cb="3" le="279" ce="3" kind="*">
<n32 lb="279" cb="3">
<drx lb="279" cb="3" kind="lvalue" nm="MI"/>
</n32>
</uo>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="279" cb="3">
<n45 lb="279" cb="3">
<flit/>
</n45>
</n32>
</dos>
<dst lb="281" cb="3" le="281" ce="43">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<mce lb="281" cb="28" le="281" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="281" cb="28" le="281" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="281" cb="28">
<drx lb="281" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="282" cb="3" le="282" ce="31">
<exp pvirg="true"/>
<Var nm="OldOpc" value="true">
<bt name="int"/>
<mce lb="282" cb="16" le="282" ce="30" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="282" cb="16" le="282" ce="20" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="282" cb="16">
<n32 lb="282" cb="16">
<drx lb="282" cb="16" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="283" cb="3" le="283" ce="42">
<exp pvirg="true"/>
<Var nm="NewOpc" value="true">
<bt name="int"/>
<ce lb="283" cb="16" le="283" ce="41" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_eee179c0c4cba333bbd2a67585057993">
<exp pvirg="true"/>
<n32 lb="283" cb="16">
<drx lb="283" cb="16" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_eee179c0c4cba333bbd2a67585057993" nm="getTransformOpcode"/>
</n32>
<n32 lb="283" cb="35">
<n32 lb="283" cb="35">
<drx lb="283" cb="35" kind="lvalue" nm="OldOpc"/>
</n32>
</n32>
</ce>
</Var>
</dst>
<ocast lb="284" cb="3" le="284" ce="3">
<bt name="void"/>
<n46 lb="284" cb="3" le="284" ce="3">
<exp pvirg="true"/>
<xop lb="284" cb="3" le="284" ce="3" kind="||">
<n46 lb="284" cb="3" le="284" ce="3">
<exp pvirg="true"/>
<uo lb="284" cb="3" le="284" ce="3" kind="!">
<uo lb="284" cb="3" le="284" ce="3" kind="!">
<n46 lb="284" cb="3" le="284" ce="3">
<exp pvirg="true"/>
<xop lb="284" cb="3" le="284" ce="3" kind="&amp;&amp;">
<xop lb="284" cb="3" le="284" ce="3" kind="!=">
<n32 lb="284" cb="3">
<drx lb="284" cb="3" kind="lvalue" nm="OldOpc"/>
</n32>
<n32 lb="284" cb="3">
<drx lb="284" cb="3" kind="lvalue" nm="NewOpc"/>
</n32>
</xop>
<n32 lb="284" cb="3">
<n32 lb="284" cb="3">
<n52 lb="284" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="284" cb="3" le="284" ce="3">
<n46 lb="284" cb="3" le="284" ce="3">
<exp pvirg="true"/>
<xop lb="284" cb="3" le="284" ce="3" kind=",">
<ce lb="284" cb="3" le="284" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="284" cb="3">
<drx lb="284" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="284" cb="3">
<n52 lb="284" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="284" cb="3">
<n52 lb="284" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="284" cb="3">
<n45 lb="284" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="284" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="287" cb="3" le="287" ce="49">
<exp pvirg="true"/>
<Var nm="OrigSrc0" value="true">
<bt name="unsigned int"/>
<mce lb="287" cb="23" le="287" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="287" cb="23" le="287" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="287" cb="23" le="287" ce="39">
<mce lb="287" cb="23" le="287" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="287" cb="23" le="287" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="287" cb="23">
<drx lb="287" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="287" cb="38">
<n45 lb="287" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="288" cb="3" le="288" ce="49">
<exp pvirg="true"/>
<Var nm="OrigSrc1" value="true">
<bt name="unsigned int"/>
<mce lb="288" cb="23" le="288" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="288" cb="23" le="288" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="288" cb="23" le="288" ce="39">
<mce lb="288" cb="23" le="288" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="288" cb="23" le="288" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="288" cb="23">
<drx lb="288" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="288" cb="38">
<n45 lb="288" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="289" cb="3" le="289" ce="29">
<exp pvirg="true"/>
<Var nm="Src0" value="true">
<bt name="unsigned int"/>
<n32 lb="289" cb="19">
<n45 lb="289" cb="19"/>
</n32>
</Var>
<Var nm="SubReg0" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="290" cb="3" le="290" ce="29">
<exp pvirg="true"/>
<Var nm="Src1" value="true">
<bt name="unsigned int"/>
<n32 lb="290" cb="19">
<n45 lb="290" cb="19"/>
</n32>
</Var>
<Var nm="SubReg1" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="291" cb="3" le="303" ce="3">
<uo lb="291" cb="7" le="291" ce="31" kind="!">
<mce lb="291" cb="8" le="291" ce="31" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269">
<exp pvirg="true"/>
<mex lb="291" cb="8" le="291" ce="13" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269" nm="def_empty" arrow="1">
<n32 lb="291" cb="8">
<n32 lb="291" cb="8">
<mex lb="291" cb="8" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="291" cb="8"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="291" cb="23">
<drx lb="291" cb="23" kind="lvalue" nm="OrigSrc0"/>
</n32>
</mce>
</uo>
<u lb="291" cb="34" le="303" ce="3">
<dst lb="292" cb="5" le="293" ce="39">
<exp pvirg="true"/>
<Var nm="Def" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="342" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="44"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="55"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="61"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="66"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="293" cb="9" le="293" ce="38">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="293" cb="9" le="293" ce="38">
<exp pvirg="true"/>
<n32 lb="293" cb="9" le="293" ce="38">
<mce lb="293" cb="9" le="293" ce="38" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b">
<exp pvirg="true"/>
<mex lb="293" cb="9" le="293" ce="14" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b" nm="def_instr_begin" arrow="1">
<n32 lb="293" cb="9">
<n32 lb="293" cb="9">
<mex lb="293" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="293" cb="9"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="293" cb="30">
<drx lb="293" cb="30" kind="lvalue" nm="OrigSrc0"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocast lb="294" cb="5" le="294" ce="5">
<bt name="void"/>
<n46 lb="294" cb="5" le="294" ce="5">
<exp pvirg="true"/>
<xop lb="294" cb="5" le="294" ce="5" kind="||">
<n46 lb="294" cb="5" le="294" ce="5">
<exp pvirg="true"/>
<uo lb="294" cb="5" le="294" ce="5" kind="!">
<uo lb="294" cb="5" le="294" ce="5" kind="!">
<n46 lb="294" cb="5" le="294" ce="5">
<exp pvirg="true"/>
<xop lb="294" cb="5" le="294" ce="5" kind="&amp;&amp;">
<ocx lb="294" cb="5" le="294" ce="5" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2">
<exp pvirg="true"/>
<n32 lb="294" cb="5">
<drx lb="294" cb="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2" nm="operator=="/>
</n32>
<n32 lb="294" cb="5" le="294" ce="5">
<ce lb="294" cb="5" le="294" ce="5" nbparm="2" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5">
<exp pvirg="true"/>
<n32 lb="294" cb="5" le="294" ce="5">
<drx lb="294" cb="5" le="294" ce="5" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5" nm="next">
<template_arguments>
<rt>
<cts id="ee4673395519b9f405c4d99dd06fa84f_cbc8be1464534f63c93f129452ddae8c">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</drx>
</n32>
<n10 lb="294" cb="5">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="294" cb="5">
<drx lb="294" cb="5" kind="lvalue" nm="Def"/>
</n32>
</n10>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
<mte lb="294" cb="5" le="294" ce="5">
<exp pvirg="true"/>
<n32 lb="294" cb="5" le="294" ce="5">
<ce lb="294" cb="5" le="294" ce="5" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd">
<exp pvirg="true"/>
<n32 lb="294" cb="5" le="294" ce="5">
<mex lb="294" cb="5" le="294" ce="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd" nm="def_instr_end" arrow="1">
<n32 lb="294" cb="5">
<mex lb="294" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="294" cb="5"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</ocx>
<n32 lb="294" cb="5">
<n32 lb="294" cb="5">
<n52 lb="294" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="294" cb="5" le="294" ce="5">
<n46 lb="294" cb="5" le="294" ce="5">
<exp pvirg="true"/>
<xop lb="294" cb="5" le="294" ce="5" kind=",">
<ce lb="294" cb="5" le="294" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="294" cb="5">
<drx lb="294" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="294" cb="5">
<n52 lb="294" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="294" cb="5">
<n52 lb="294" cb="5"/>
</n32>
<n32 lb="294" cb="5">
<n45 lb="294" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="294" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="295" cb="5" le="295" ce="46" kind="=">
<drx lb="295" cb="5" kind="lvalue" nm="Src0"/>
<ce lb="295" cb="12" le="295" ce="46" nbparm="3" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c">
<exp pvirg="true"/>
<n32 lb="295" cb="12">
<drx lb="295" cb="12" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c" nm="getSrcFromCopy"/>
</n32>
<n32 lb="295" cb="27" le="295" ce="29">
<uo lb="295" cb="27" le="295" ce="29" kind="&amp;">
<ocx lb="295" cb="28" le="295" ce="29" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="295" cb="28">
<drx lb="295" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="295" cb="29">
<drx lb="295" cb="29" kind="lvalue" nm="Def"/>
</n32>
</ocx>
</uo>
</n32>
<n32 lb="295" cb="34">
<n32 lb="295" cb="34">
<mex lb="295" cb="34" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="295" cb="34"/>
</mex>
</n32>
</n32>
<drx lb="295" cb="39" kind="lvalue" nm="SubReg0"/>
</ce>
</xop>
<if lb="298" cb="5" le="302" ce="5">
<xop lb="298" cb="9" le="298" ce="46" kind="&amp;&amp;">
<n32 lb="298" cb="9">
<n32 lb="298" cb="9">
<drx lb="298" cb="9" kind="lvalue" nm="Src0"/>
</n32>
</n32>
<mce lb="298" cb="17" le="298" ce="46" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb">
<exp pvirg="true"/>
<mex lb="298" cb="17" le="298" ce="22" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb" nm="hasOneNonDBGUse" arrow="1">
<n32 lb="298" cb="17">
<n32 lb="298" cb="17">
<mex lb="298" cb="17" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="298" cb="17"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="298" cb="38">
<drx lb="298" cb="38" kind="lvalue" nm="OrigSrc0"/>
</n32>
</mce>
</xop>
<u lb="298" cb="49" le="302" ce="5">
<ocast lb="299" cb="7" le="299" ce="7">
<bt name="void"/>
<n46 lb="299" cb="7" le="299" ce="7">
<exp pvirg="true"/>
<xop lb="299" cb="7" le="299" ce="7" kind="||">
<n46 lb="299" cb="7" le="299" ce="7">
<exp pvirg="true"/>
<uo lb="299" cb="7" le="299" ce="7" kind="!">
<uo lb="299" cb="7" le="299" ce="7" kind="!">
<n46 lb="299" cb="7" le="299" ce="7">
<exp pvirg="true"/>
<xop lb="299" cb="7" le="299" ce="7" kind="&amp;&amp;">
<n32 lb="299" cb="7">
<n32 lb="299" cb="7">
<drx lb="299" cb="7" kind="lvalue" nm="Src0"/>
</n32>
</n32>
<n32 lb="299" cb="7">
<n32 lb="299" cb="7">
<n52 lb="299" cb="7">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="299" cb="7" le="299" ce="7">
<n46 lb="299" cb="7" le="299" ce="7">
<exp pvirg="true"/>
<xop lb="299" cb="7" le="299" ce="7" kind=",">
<ce lb="299" cb="7" le="299" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="299" cb="7">
<drx lb="299" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="299" cb="7">
<n52 lb="299" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="299" cb="7">
<n52 lb="299" cb="7"/>
</n32>
<n32 lb="299" cb="7">
<n45 lb="299" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="299" cb="7"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="300" cb="7" le="300" ce="28" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="300" cb="7" le="300" ce="12" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="300" cb="7" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_a0311545acbc45908515817981be20b2">
<exp pvirg="true"/>
<n32 lb="300" cb="10">
<drx lb="300" cb="10" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_a0311545acbc45908515817981be20b2" nm="operator-&gt;"/>
</n32>
<n32 lb="300" cb="7">
<drx lb="300" cb="7" kind="lvalue" nm="Def"/>
</n32>
</ocx>
</mex>
</mce>
<ocx lb="301" cb="7" le="301" ce="9" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="301" cb="7">
<drx lb="301" cb="7" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="301" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_ec799540eeffe8a35c16e1aa956d8018" nm="NumCopiesDeleted"/>
</ocx>
</u>
</if>
</u>
</if>
<if lb="304" cb="3" le="316" ce="3">
<uo lb="304" cb="7" le="304" ce="31" kind="!">
<mce lb="304" cb="8" le="304" ce="31" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269">
<exp pvirg="true"/>
<mex lb="304" cb="8" le="304" ce="13" id="ee4673395519b9f405c4d99dd06fa84f_b5a7b293b84bfaaa17dc64e2b303e269" nm="def_empty" arrow="1">
<n32 lb="304" cb="8">
<n32 lb="304" cb="8">
<mex lb="304" cb="8" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="304" cb="8"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="304" cb="23">
<drx lb="304" cb="23" kind="lvalue" nm="OrigSrc1"/>
</n32>
</mce>
</uo>
<u lb="304" cb="34" le="316" ce="3">
<dst lb="305" cb="5" le="306" ce="39">
<exp pvirg="true"/>
<Var nm="Def" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="342" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="44"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="55"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="61"/>

</Stmt>
<Stmt>
<n9 lb="342" cb="66"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="306" cb="9" le="306" ce="38">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="306" cb="9" le="306" ce="38">
<exp pvirg="true"/>
<n32 lb="306" cb="9" le="306" ce="38">
<mce lb="306" cb="9" le="306" ce="38" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b">
<exp pvirg="true"/>
<mex lb="306" cb="9" le="306" ce="14" id="ee4673395519b9f405c4d99dd06fa84f_01193815afa71019e88055d713defb8b" nm="def_instr_begin" arrow="1">
<n32 lb="306" cb="9">
<n32 lb="306" cb="9">
<mex lb="306" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="306" cb="9"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="306" cb="30">
<drx lb="306" cb="30" kind="lvalue" nm="OrigSrc1"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocast lb="307" cb="5" le="307" ce="5">
<bt name="void"/>
<n46 lb="307" cb="5" le="307" ce="5">
<exp pvirg="true"/>
<xop lb="307" cb="5" le="307" ce="5" kind="||">
<n46 lb="307" cb="5" le="307" ce="5">
<exp pvirg="true"/>
<uo lb="307" cb="5" le="307" ce="5" kind="!">
<uo lb="307" cb="5" le="307" ce="5" kind="!">
<n46 lb="307" cb="5" le="307" ce="5">
<exp pvirg="true"/>
<xop lb="307" cb="5" le="307" ce="5" kind="&amp;&amp;">
<ocx lb="307" cb="5" le="307" ce="5" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2">
<exp pvirg="true"/>
<n32 lb="307" cb="5">
<drx lb="307" cb="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_534d411d93318b1cc76784263404f3a2" nm="operator=="/>
</n32>
<n32 lb="307" cb="5" le="307" ce="5">
<ce lb="307" cb="5" le="307" ce="5" nbparm="2" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5">
<exp pvirg="true"/>
<n32 lb="307" cb="5" le="307" ce="5">
<drx lb="307" cb="5" le="307" ce="5" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5" nm="next">
<template_arguments>
<rt>
<cts id="ee4673395519b9f405c4d99dd06fa84f_cbc8be1464534f63c93f129452ddae8c">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</drx>
</n32>
<n10 lb="307" cb="5">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="307" cb="5">
<drx lb="307" cb="5" kind="lvalue" nm="Def"/>
</n32>
</n10>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
<mte lb="307" cb="5" le="307" ce="5">
<exp pvirg="true"/>
<n32 lb="307" cb="5" le="307" ce="5">
<ce lb="307" cb="5" le="307" ce="5" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd">
<exp pvirg="true"/>
<n32 lb="307" cb="5" le="307" ce="5">
<mex lb="307" cb="5" le="307" ce="5" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_d995d8b5695e251fdbe06af81541a3fd" nm="def_instr_end" arrow="1">
<n32 lb="307" cb="5">
<mex lb="307" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="307" cb="5"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</ocx>
<n32 lb="307" cb="5">
<n32 lb="307" cb="5">
<n52 lb="307" cb="5"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="307" cb="5" le="307" ce="5">
<n46 lb="307" cb="5" le="307" ce="5">
<exp pvirg="true"/>
<xop lb="307" cb="5" le="307" ce="5" kind=",">
<ce lb="307" cb="5" le="307" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="307" cb="5">
<drx lb="307" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="307" cb="5">
<n52 lb="307" cb="5"/>
</n32>
<n32 lb="307" cb="5">
<n52 lb="307" cb="5"/>
</n32>
<n32 lb="307" cb="5">
<n45 lb="307" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="307" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="308" cb="5" le="308" ce="46" kind="=">
<drx lb="308" cb="5" kind="lvalue" nm="Src1"/>
<ce lb="308" cb="12" le="308" ce="46" nbparm="3" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c">
<exp pvirg="true"/>
<n32 lb="308" cb="12">
<drx lb="308" cb="12" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_1c1ed27461bd78e399c5add2c05f137c" nm="getSrcFromCopy"/>
</n32>
<n32 lb="308" cb="27" le="308" ce="29">
<uo lb="308" cb="27" le="308" ce="29" kind="&amp;">
<ocx lb="308" cb="28" le="308" ce="29" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="308" cb="28">
<drx lb="308" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="308" cb="29">
<drx lb="308" cb="29" kind="lvalue" nm="Def"/>
</n32>
</ocx>
</uo>
</n32>
<n32 lb="308" cb="34">
<n32 lb="308" cb="34">
<mex lb="308" cb="34" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="308" cb="34"/>
</mex>
</n32>
</n32>
<drx lb="308" cb="39" kind="lvalue" nm="SubReg1"/>
</ce>
</xop>
<if lb="311" cb="5" le="315" ce="5">
<xop lb="311" cb="9" le="311" ce="46" kind="&amp;&amp;">
<n32 lb="311" cb="9">
<n32 lb="311" cb="9">
<drx lb="311" cb="9" kind="lvalue" nm="Src1"/>
</n32>
</n32>
<mce lb="311" cb="17" le="311" ce="46" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb">
<exp pvirg="true"/>
<mex lb="311" cb="17" le="311" ce="22" id="ee4673395519b9f405c4d99dd06fa84f_cd478c08b228c06ecb0cf4cfdbbbb7fb" nm="hasOneNonDBGUse" arrow="1">
<n32 lb="311" cb="17">
<n32 lb="311" cb="17">
<mex lb="311" cb="17" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="311" cb="17"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="311" cb="38">
<drx lb="311" cb="38" kind="lvalue" nm="OrigSrc1"/>
</n32>
</mce>
</xop>
<u lb="311" cb="49" le="315" ce="5">
<ocast lb="312" cb="7" le="312" ce="7">
<bt name="void"/>
<n46 lb="312" cb="7" le="312" ce="7">
<exp pvirg="true"/>
<xop lb="312" cb="7" le="312" ce="7" kind="||">
<n46 lb="312" cb="7" le="312" ce="7">
<exp pvirg="true"/>
<uo lb="312" cb="7" le="312" ce="7" kind="!">
<uo lb="312" cb="7" le="312" ce="7" kind="!">
<n46 lb="312" cb="7" le="312" ce="7">
<exp pvirg="true"/>
<xop lb="312" cb="7" le="312" ce="7" kind="&amp;&amp;">
<n32 lb="312" cb="7">
<n32 lb="312" cb="7">
<drx lb="312" cb="7" kind="lvalue" nm="Src1"/>
</n32>
</n32>
<n32 lb="312" cb="7">
<n32 lb="312" cb="7">
<n52 lb="312" cb="7"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="312" cb="7" le="312" ce="7">
<n46 lb="312" cb="7" le="312" ce="7">
<exp pvirg="true"/>
<xop lb="312" cb="7" le="312" ce="7" kind=",">
<ce lb="312" cb="7" le="312" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="312" cb="7">
<drx lb="312" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="312" cb="7">
<n52 lb="312" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="312" cb="7">
<n52 lb="312" cb="7"/>
</n32>
<n32 lb="312" cb="7">
<n45 lb="312" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="312" cb="7"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="313" cb="7" le="313" ce="28" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="313" cb="7" le="313" ce="12" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="313" cb="7" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_a0311545acbc45908515817981be20b2">
<exp pvirg="true"/>
<n32 lb="313" cb="10">
<drx lb="313" cb="10" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_a0311545acbc45908515817981be20b2" nm="operator-&gt;"/>
</n32>
<n32 lb="313" cb="7">
<drx lb="313" cb="7" kind="lvalue" nm="Def"/>
</n32>
</ocx>
</mex>
</mce>
<ocx lb="314" cb="7" le="314" ce="9" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="314" cb="7">
<drx lb="314" cb="7" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="314" cb="9" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_ec799540eeffe8a35c16e1aa956d8018" nm="NumCopiesDeleted"/>
</ocx>
</u>
</if>
</u>
</if>
<if lb="319" cb="3" le="323" ce="3">
<uo lb="319" cb="7" le="319" ce="8" kind="!">
<n32 lb="319" cb="8">
<n32 lb="319" cb="8">
<drx lb="319" cb="8" kind="lvalue" nm="Src0"/>
</n32>
</n32>
</uo>
<u lb="319" cb="14" le="323" ce="3">
<xop lb="320" cb="5" le="320" ce="15" kind="=">
<drx lb="320" cb="5" kind="lvalue" nm="SubReg0"/>
<n32 lb="320" cb="15">
<n45 lb="320" cb="15"/>
</n32>
</xop>
<ce lb="322" cb="5" le="322" ce="45" nbparm="5" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8">
<exp pvirg="true"/>
<n32 lb="322" cb="5">
<drx lb="322" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8" nm="insertCopy"/>
</n32>
<n32 lb="322" cb="16">
<mex lb="322" cb="16" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_467affe9ca9164faa480bf5fc84f4e5c" nm="TII" arrow="1">
<n19 lb="322" cb="16"/>
</mex>
</n32>
<n32 lb="322" cb="21">
<drx lb="322" cb="21" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="322" cb="25">
<drx lb="322" cb="25" kind="lvalue" nm="Src0"/>
</n32>
<n32 lb="322" cb="31">
<drx lb="322" cb="31" kind="lvalue" nm="OrigSrc0"/>
</n32>
<n9 lb="322" cb="41"/>
</ce>
</u>
</if>
<if lb="324" cb="3" le="328" ce="3">
<uo lb="324" cb="7" le="324" ce="8" kind="!">
<n32 lb="324" cb="8">
<n32 lb="324" cb="8">
<drx lb="324" cb="8" kind="lvalue" nm="Src1"/>
</n32>
</n32>
</uo>
<u lb="324" cb="14" le="328" ce="3">
<xop lb="325" cb="5" le="325" ce="15" kind="=">
<drx lb="325" cb="5" kind="lvalue" nm="SubReg1"/>
<n32 lb="325" cb="15">
<n45 lb="325" cb="15"/>
</n32>
</xop>
<ce lb="327" cb="5" le="327" ce="45" nbparm="5" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8">
<exp pvirg="true"/>
<n32 lb="327" cb="5">
<drx lb="327" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8" nm="insertCopy"/>
</n32>
<n32 lb="327" cb="16">
<mex lb="327" cb="16" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_467affe9ca9164faa480bf5fc84f4e5c" nm="TII" arrow="1">
<n19 lb="327" cb="16"/>
</mex>
</n32>
<n32 lb="327" cb="21">
<drx lb="327" cb="21" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="327" cb="25">
<drx lb="327" cb="25" kind="lvalue" nm="Src1"/>
</n32>
<n32 lb="327" cb="31">
<drx lb="327" cb="31" kind="lvalue" nm="OrigSrc1"/>
</n32>
<n9 lb="327" cb="41"/>
</ce>
</u>
</if>
<dst lb="333" cb="3" le="333" ce="69">
<exp pvirg="true"/>
<Var nm="Dst" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<ce lb="345" cb="3" le="345" ce="60" nbparm="5" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8">
<exp pvirg="true"/>
<n32 lb="345" cb="3">
<drx lb="345" cb="3" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_85fe80814f3362c5cc6de249ea71ccb8" nm="insertCopy"/>
</n32>
<n32 lb="345" cb="14">
<mex lb="345" cb="14" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_467affe9ca9164faa480bf5fc84f4e5c" nm="TII" arrow="1">
<n19 lb="345" cb="14"/>
</mex>
</n32>
<n32 lb="345" cb="19">
<drx lb="345" cb="19" kind="lvalue" nm="MI"/>
</n32>
<mce lb="345" cb="23" le="345" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="345" cb="23" le="345" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="345" cb="23" le="345" ce="39">
<mce lb="345" cb="23" le="345" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="345" cb="23" le="345" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="345" cb="23">
<drx lb="345" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="345" cb="38">
<n45 lb="345" cb="38"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<n32 lb="345" cb="51">
<drx lb="345" cb="51" kind="lvalue" nm="Dst"/>
</n32>
<n9 lb="345" cb="56"/>
</ce>
<mce lb="348" cb="3" le="348" ce="23" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="348" cb="3" le="348" ce="7" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="348" cb="3">
<drx lb="348" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<ocx lb="350" cb="3" le="350" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="350" cb="3">
<drx lb="350" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="350" cb="5" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_c0f42575771e13ba1b7cd9dbef687aba" nm="NumScalarInsnsUsed"/>
</ocx>
</u>

</Stmt>
</m>
<m name="processMachineBasicBlock" id="0011b08ad65bf0364d4fb928f6241795_2d097f8ecc4e24c1a73febd1cf9caffe" file="1" linestart="354" lineend="365" previous="0011b08ad65bf0364d4fb928f6241795_2d097f8ecc4e24c1a73febd1cf9caffe" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="354" cb="77" le="365" ce="1">
<dst lb="355" cb="3" le="355" ce="23">
<exp pvirg="true"/>
<Var nm="Changed" value="true">
<bt name="bool"/>
<n9 lb="355" cb="18"/>
</Var>
</dst>
<fx lb="356" cb="3" le="363" ce="3">
<dst lb="356" cb="8" le="356" ce="68">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="356" cb="40" le="356" ce="51">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="356" cb="40" le="356" ce="51">
<exp pvirg="true"/>
<mce lb="356" cb="40" le="356" ce="51" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="356" cb="40" le="356" ce="45" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" arrow="1">
<n32 lb="356" cb="40">
<drx lb="356" cb="40" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="356" cb="58" le="356" ce="67">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="356" cb="58" le="356" ce="67">
<exp pvirg="true"/>
<mce lb="356" cb="58" le="356" ce="67" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="356" cb="58" le="356" ce="63" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" arrow="1">
<n32 lb="356" cb="58">
<drx lb="356" cb="58" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="356" cb="70" le="356" ce="75" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="356" cb="72">
<drx lb="356" cb="72" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="356" cb="70">
<drx lb="356" cb="70" kind="lvalue" nm="I"/>
</n32>
<n32 lb="356" cb="75">
<drx lb="356" cb="75" kind="lvalue" nm="E"/>
</n32>
</ocx>
<u lb="356" cb="79" le="363" ce="3">
<dst lb="357" cb="5" le="357" ce="25">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="357" cb="24">
<mce lb="357" cb="24" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="357" cb="24" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="357" cb="24">
<drx lb="357" cb="24" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<ocx lb="358" cb="5" le="358" ce="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c">
<exp pvirg="true"/>
<n32 lb="358" cb="5">
<drx lb="358" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c" nm="operator++"/>
</n32>
<drx lb="358" cb="7" kind="lvalue" nm="I"/>
</ocx>
<if lb="359" cb="5" le="362" ce="5">
<mce lb="359" cb="9" le="359" ce="35" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_e98f17f50e90b5e4b6f2dad38d3f6a6e">
<exp pvirg="true"/>
<mex lb="359" cb="9" id="0011b08ad65bf0364d4fb928f6241795_e98f17f50e90b5e4b6f2dad38d3f6a6e" nm="isProfitableToTransform" arrow="1">
<n32 lb="359" cb="9">
<n19 lb="359" cb="9"/>
</n32>
</mex>
<n32 lb="359" cb="33">
<n32 lb="359" cb="33">
<drx lb="359" cb="33" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mce>
<u lb="359" cb="38" le="362" ce="5">
<mce lb="360" cb="7" le="360" ce="30" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_b9b1ba3a03ef263035b29bd6f001a37a">
<exp pvirg="true"/>
<mex lb="360" cb="7" id="0011b08ad65bf0364d4fb928f6241795_b9b1ba3a03ef263035b29bd6f001a37a" nm="transformInstruction" arrow="1">
<n19 lb="360" cb="7"/>
</mex>
<n32 lb="360" cb="28">
<drx lb="360" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mce>
<xop lb="361" cb="7" le="361" ce="17" kind="=">
<drx lb="361" cb="7" kind="lvalue" nm="Changed"/>
<n9 lb="361" cb="17"/>
</xop>
</u>
</if>
</u>
</fx>
<rx lb="364" cb="3" le="364" ce="10" pvirg="true">
<n32 lb="364" cb="10">
<drx lb="364" cb="10" kind="lvalue" nm="Changed"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="runOnMachineFunction" id="0011b08ad65bf0364d4fb928f6241795_262a6064e6b0df1f6de77ca6373ca02c" file="1" linestart="368" lineend="381" previous="0011b08ad65bf0364d4fb928f6241795_262a6064e6b0df1f6de77ca6373ca02c" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="mf" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="368" cb="70" le="381" ce="1">
<dst lb="369" cb="3" le="369" ce="23">
<exp pvirg="true"/>
<Var nm="Changed" value="true">
<bt name="bool"/>
<n9 lb="369" cb="18"/>
</Var>
</dst>
<dos lb="370" cb="3" le="370" ce="3">
<u lb="370" cb="3" le="370" ce="3">
<if lb="370" cb="3" le="370" ce="3">
<xop lb="370" cb="3" le="370" ce="3" kind="&amp;&amp;">
<n32 lb="370" cb="3" le="370" ce="3">
<drx lb="370" cb="3" le="370" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="370" cb="3" le="370" ce="3" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="370" cb="3" le="370" ce="3">
<drx lb="370" cb="3" le="370" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="370" cb="3">
<n52 lb="370" cb="3">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="370" cb="3" le="370" ce="3">
<ocx lb="370" cb="3" le="370" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="370" cb="3">
<drx lb="370" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="370" cb="3" le="370" ce="3" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="370" cb="3">
<drx lb="370" cb="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="370" cb="3">
<n52 lb="370" cb="3">
<slit/>
</n52>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="370" cb="3">
<n45 lb="370" cb="3">
<flit/>
</n45>
</n32>
</dos>
<dst lb="372" cb="3" le="372" ce="43">
<exp pvirg="true"/>
<Var nm="TM">
<lrf>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</lrf>
<mce lb="372" cb="29" le="372" ce="42" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="372" cb="29" le="372" ce="32" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="372" cb="29">
<drx lb="372" cb="29" kind="lvalue" nm="mf"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="373" cb="3" le="373" ce="24" kind="=">
<mex lb="373" cb="3" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_0e3e2fc9bac642b51a37a625d8126be8" nm="MRI" arrow="1">
<n19 lb="373" cb="3"/>
</mex>
<uo lb="373" cb="9" le="373" ce="24" kind="&amp;">
<mce lb="373" cb="10" le="373" ce="24" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="373" cb="10" le="373" ce="13" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" point="1">
<drx lb="373" cb="10" kind="lvalue" nm="mf"/>
</mex>
</mce>
</uo>
</xop>
<xop lb="374" cb="3" le="374" ce="64" kind="=">
<mex lb="374" cb="3" kind="lvalue" id="0011b08ad65bf0364d4fb928f6241795_467affe9ca9164faa480bf5fc84f4e5c" nm="TII" arrow="1">
<n19 lb="374" cb="3"/>
</mex>
<scast lb="374" cb="9" le="374" ce="64">
<cast cast="Dependent">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="374" cb="47" le="374" ce="63" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="374" cb="47" le="374" ce="50" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<drx lb="374" cb="47" kind="lvalue" nm="TM"/>
</mex>
</mce>
</scast>
</xop>
<fx lb="377" cb="3" le="379" ce="17">
<dst lb="377" cb="8" le="377" ce="62">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="377" cb="38" le="377" ce="47">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="377" cb="38" le="377" ce="47">
<exp pvirg="true"/>
<mce lb="377" cb="38" le="377" ce="47" nbparm="0" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227">
<exp pvirg="true"/>
<mex lb="377" cb="38" le="377" ce="41" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227" nm="begin" point="1">
<drx lb="377" cb="38" kind="lvalue" nm="mf"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="377" cb="54" le="377" ce="61">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="377" cb="54" le="377" ce="61">
<exp pvirg="true"/>
<mce lb="377" cb="54" le="377" ce="61" nbparm="0" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b">
<exp pvirg="true"/>
<mex lb="377" cb="54" le="377" ce="57" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b" nm="end" point="1">
<drx lb="377" cb="54" kind="lvalue" nm="mf"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="377" cb="64" le="377" ce="69" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="377" cb="66">
<drx lb="377" cb="66" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="377" cb="64">
<drx lb="377" cb="64" kind="lvalue" nm="I"/>
</n32>
<n32 lb="377" cb="69">
<drx lb="377" cb="69" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="377" cb="72" le="377" ce="74" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="377" cb="72">
<drx lb="377" cb="72" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="377" cb="74" kind="lvalue" nm="I"/>
</ocx>
<if lb="378" cb="5" le="379" ce="17">
<mce lb="378" cb="9" le="378" ce="35" nbparm="1" id="0011b08ad65bf0364d4fb928f6241795_2d097f8ecc4e24c1a73febd1cf9caffe">
<exp pvirg="true"/>
<mex lb="378" cb="9" id="0011b08ad65bf0364d4fb928f6241795_2d097f8ecc4e24c1a73febd1cf9caffe" nm="processMachineBasicBlock" arrow="1">
<n19 lb="378" cb="9"/>
</mex>
<n32 lb="378" cb="34">
<mce lb="378" cb="34" nbparm="0" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f">
<exp pvirg="true"/>
<mex lb="378" cb="34" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f" nm="operator class llvm::MachineBasicBlock *" point="1">
<n32 lb="378" cb="34">
<drx lb="378" cb="34" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</mce>
<xop lb="379" cb="7" le="379" ce="17" kind="=">
<drx lb="379" cb="7" kind="lvalue" nm="Changed"/>
<n9 lb="379" cb="17"/>
</xop>
</if>
</fx>
<rx lb="380" cb="3" le="380" ce="10" pvirg="true">
<n32 lb="380" cb="10">
<drx lb="380" cb="10" kind="lvalue" nm="Changed"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<f namespace="llvm" name="createAArch64AdvSIMDScalar" id="0011b08ad65bf0364d4fb928f6241795_19edb628147c5e634e1acdb99409dc3c" file="1" linestart="385" lineend="387" previous="a54e3233ba352421e4357083c4a6d8d5_19edb628147c5e634e1acdb99409dc3c" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<Stmt>
<u lb="385" cb="50" le="387" ce="1">
<rx lb="386" cb="3" le="386" ce="35" pvirg="true">
<n32 lb="386" cb="10" le="386" ce="35">
<new lb="386" cb="10" le="386" ce="35">
<typeptr id="0011b08ad65bf0364d4fb928f6241795_b544fb63ad1d9d8a299cb3f1dad05427"/>
<exp pvirg="true"/>
<n10 lb="386" cb="14" le="386" ce="35">
<typeptr id="0011b08ad65bf0364d4fb928f6241795_b544fb63ad1d9d8a299cb3f1dad05427"/>
<temp/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
