# Verilog-learning
experience of learning verilog laguage
first step at github
