==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './resnet_top3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.97 seconds. CPU system time: 6.62 seconds. Elapsed time: 34.09 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,805 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,693 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,481 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<1024, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<1024>(float (*) [64], float (*) [1024], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<1024, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<1024>(float (*) [64], float (*) [1024], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<1024, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 1024>(float*, float (*) [1024], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util3.h:147:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util3.h:147:29)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.14 seconds. CPU system time: 1.62 seconds. Elapsed time: 9.82 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.497 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (./resnet_util3.h:85) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (./resnet_batchnorm.cpp:41) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_3' (./resnet_util3.h:123) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_3' (./resnet_util3.h:123) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (./resnet_layer3.cpp:52) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_6' (./resnet_layer3.cpp:73) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_9' (./resnet_layer3.cpp:95) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_12' (./resnet_layer3.cpp:118) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_15' (./resnet_layer3.cpp:141) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_18' (./resnet_layer3.cpp:165) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_21' (./resnet_layer3.cpp:187) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_24' (./resnet_layer3.cpp:209) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_27' (./resnet_layer3.cpp:232) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_254_30' (./resnet_layer3.cpp:254) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_33' (./resnet_layer3.cpp:276) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_299_36' (./resnet_layer3.cpp:299) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_39' (./resnet_layer3.cpp:321) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_42' (./resnet_layer3.cpp:343) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_45' (./resnet_layer3.cpp:366) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_48' (./resnet_layer3.cpp:388) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_51' (./resnet_layer3.cpp:410) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_54' (./resnet_layer3.cpp:433) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_455_57' (./resnet_layer3.cpp:455) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_478_60' (./resnet_layer3.cpp:478) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_3' (./resnet_top3.cpp:72) in function 'resnet_top_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_6' (./resnet_top3.cpp:114) in function 'resnet_top_3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' (./resnet_conv_3x3.cpp:12:34)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' (./resnet_conv_3x3.cpp:12:34)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.529 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_2' (./resnet_top3.cpp:70:26) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (./resnet_top3.cpp:68:22) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_5' (./resnet_top3.cpp:112:27) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_4' (./resnet_top3.cpp:110:23) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_2' (./resnet_layer3.cpp:50:26) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (./resnet_layer3.cpp:48:22) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_5' (./resnet_layer3.cpp:71:26) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (./resnet_layer3.cpp:69:22) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_8' (./resnet_layer3.cpp:93:26) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_7' (./resnet_layer3.cpp:91:22) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_11' (./resnet_layer3.cpp:116:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_10' (./resnet_layer3.cpp:114:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_14' (./resnet_layer3.cpp:139:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_13' (./resnet_layer3.cpp:137:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_17' (./resnet_layer3.cpp:163:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_16' (./resnet_layer3.cpp:161:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_20' (./resnet_layer3.cpp:185:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_19' (./resnet_layer3.cpp:183:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_23' (./resnet_layer3.cpp:207:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_22' (./resnet_layer3.cpp:205:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_230_26' (./resnet_layer3.cpp:230:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_25' (./resnet_layer3.cpp:228:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_29' (./resnet_layer3.cpp:252:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_250_28' (./resnet_layer3.cpp:250:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_32' (./resnet_layer3.cpp:274:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_31' (./resnet_layer3.cpp:272:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_35' (./resnet_layer3.cpp:297:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_34' (./resnet_layer3.cpp:295:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_38' (./resnet_layer3.cpp:319:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_37' (./resnet_layer3.cpp:317:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_41' (./resnet_layer3.cpp:341:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_339_40' (./resnet_layer3.cpp:339:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_44' (./resnet_layer3.cpp:364:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_43' (./resnet_layer3.cpp:362:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_386_47' (./resnet_layer3.cpp:386:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_384_46' (./resnet_layer3.cpp:384:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_408_50' (./resnet_layer3.cpp:408:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_49' (./resnet_layer3.cpp:406:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_431_53' (./resnet_layer3.cpp:431:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_429_52' (./resnet_layer3.cpp:429:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_453_56' (./resnet_layer3.cpp:453:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_451_55' (./resnet_layer3.cpp:451:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_476_59' (./resnet_layer3.cpp:476:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_474_58' (./resnet_layer3.cpp:474:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_349_5' (./resnet_util3.h:349:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_341_4' (./resnet_util3.h:341:35) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (./resnet_util3.h:83:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (./resnet_util3.h:81:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (./resnet_batchnorm.cpp:39:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (./resnet_batchnorm.cpp:37:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_339_3' (./resnet_util3.h:339:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_334_2' (./resnet_util3.h:334:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_2' (./resnet_util3.h:121:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (./resnet_util3.h:119:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_291_5' (./resnet_util3.h:291:36) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_281_4' (./resnet_util3.h:281:35) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_279_3' (./resnet_util3.h:279:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_2' (./resnet_util3.h:274:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_1' (./resnet_util3.h:272:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_2' (./resnet_util3.h:121:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (./resnet_util3.h:119:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_291_5' (./resnet_util3.h:291:36) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_281_4' (./resnet_util3.h:281:35) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_279_3' (./resnet_util3.h:279:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_2' (./resnet_util3.h:274:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_5' (./resnet_util3.h:231:36) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_4' (./resnet_util3.h:221:35) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_3' (./resnet_util3.h:219:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_2' (./resnet_util3.h:214:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_1' (./resnet_util3.h:212:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_5' (./resnet_util3.h:231:36) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_4' (./resnet_util3.h:221:35) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_3' (./resnet_util3.h:219:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_2' (./resnet_util3.h:214:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_1' (./resnet_util3.h:212:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_5' (./resnet_util3.h:231:36) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_4' (./resnet_util3.h:221:35) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_3' (./resnet_util3.h:219:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_2' (./resnet_util3.h:214:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.68 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.65 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_3' ...
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' to 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' to 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' to 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' to 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' to 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' to 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.37 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.55 seconds; current allocated memory: 2.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.53 seconds; current allocated memory: 2.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util3.h:250) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.71 seconds; current allocated memory: 2.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 2.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.61 seconds; current allocated memory: 2.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.35 seconds; current allocated memory: 2.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.34 seconds; current allocated memory: 2.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util3.h:250) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util3.h:310) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.66 seconds; current allocated memory: 2.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.11 seconds; current allocated memory: 2.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.16 seconds; current allocated memory: 2.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_1', ./resnet_batchnorm.cpp:12->./resnet_util3.h:366) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.25 seconds; current allocated memory: 2.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.02 seconds; current allocated memory: 2.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.29 seconds; current allocated memory: 2.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_5', ./resnet_batchnorm.cpp:12->./resnet_util3.h:250) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 2.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util3.h:310) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln234) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln256) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln279) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln323) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln346) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln368) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln390) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln413) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln435) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln457) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln480_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln480) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln116_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln116) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.47 seconds; current allocated memory: 2.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.94 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s/grp_fu_498_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.08 seconds; current allocated memory: 2.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s/grp_fu_498_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' pipeline 'VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI' pipeline 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' pipeline 'VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' pipeline 'VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' pipeline 'VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1' pipeline 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 2.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' pipeline 'VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' pipeline 'VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' pipeline 'VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' pipeline 'VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' pipeline 'VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' pipeline 'VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' pipeline 'VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' pipeline 'VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' pipeline 'VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' pipeline 'VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' pipeline 'VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' pipeline 'VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' pipeline 'VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_7ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.39 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.68 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' pipeline 'VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_6ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_7ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.92 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer2_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer4_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.06 seconds. CPU system time: 1.06 seconds. Elapsed time: 13.49 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.9 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.32 seconds; current allocated memory: 2.569 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_3.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 267.3 seconds. CPU system time: 14.46 seconds. Elapsed time: 311.86 seconds; current allocated memory: 1.091 GB.
