// Seed: 3084127502
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8,
    output id_9,
    input logic id_10
);
  assign id_8 = 1'd0;
  assign id_8 = id_3#(.id_6(id_10));
endmodule
