# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v"
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/adder.v"
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/shifter.v"
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/logical.v"
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/comparator.v"
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/addsub.v"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/register_file.sv"
verilog xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/ALU.v"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/new/screenmem.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/new/dmem.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/datapath.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/new/controller.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab7/Lab7.srcs/sources_1/new/vgatimer.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/new/bmem.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/new/keyboard.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/new/mips.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/new/memIO.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/new/imem.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab7/Lab7.srcs/sources_1/new/vgadisplaydriver.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sources_1/imports/541Lab/Lab10/Lab10.srcs/sources_1/new/top.sv"
sv xil_defaultlib  "../../../Lab Project Part A.srcs/sim_1/new/project_screentest.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
