v 20130925 2
T 700 800 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
P 100 1100 300 1100 1 0 0
{
T 250 1150 5 8 0 1 0 6 1
pinnumber=G
T 250 1050 5 8 0 1 0 8 1
pinseq=2
T 300 1100 9 8 0 1 0 0 1
pinlabel=G
T 300 1100 5 8 0 1 0 2 1
pintype=in
}
P 1950 1100 2150 1100 1 0 1
{
T 2045 1145 5 8 0 1 0 0 1
pinnumber=D
T 2000 1050 5 8 0 1 270 2 1
pinseq=1
T 1895 1095 9 8 0 1 0 6 1
pinlabel=D
T 1750 1100 5 8 0 1 270 5 1
pintype=pas
}
P 900 200 900 0 1 0 1
{
T 950 50 5 8 0 1 0 0 1
pinnumber=S
T 950 50 5 8 0 1 0 2 1
pinseq=3
T 900 200 9 8 0 1 0 3 1
pinlabel=S
T 900 500 5 8 0 1 0 3 1
pintype=pas
}
T 1000 1200 8 10 1 1 0 0 1
refdes=Mp?
T 700 1400 5 10 0 0 0 0 1
description=NMOS transistor
T 700 1200 5 10 0 0 0 0 1
numslots=0
T 700 1000 5 10 0 0 0 0 1
symversion=0.1
L 300 200 900 200 3 0 0 0 -1 -1
L 900 200 1300 200 3 0 0 0 -1 -1
L 1950 200 1300 200 3 0 0 0 -1 -1
L 1950 1100 1100 1100 3 0 0 0 -1 -1
L 300 200 300 600 3 0 0 0 -1 -1
L 100 600 500 600 3 0 0 0 -1 -1
L 500 700 100 700 3 0 0 0 -1 -1
L 300 700 300 1100 3 0 0 0 -1 -1
L 1100 200 1100 450 3 0 0 0 -1 -1
L 1100 450 900 650 3 0 0 0 -1 -1
L 900 650 1100 850 3 0 0 0 -1 -1
L 1100 850 1300 650 3 0 0 0 -1 -1
L 1300 650 1100 450 3 0 0 0 -1 -1
L 1100 550 1100 750 3 0 0 0 -1 -1
L 1050 600 1100 550 3 0 0 0 -1 -1
L 1100 550 1150 600 3 0 0 0 -1 -1
L 1100 850 1100 1100 3 0 0 0 -1 -1
L 1950 200 1950 350 3 0 0 0 -1 -1
L 1950 350 1850 400 3 0 0 0 -1 -1
L 1850 400 2050 500 3 0 0 0 -1 -1
L 2050 500 1850 600 3 0 0 0 -1 -1
L 1850 600 2050 700 3 0 0 0 -1 -1
L 2050 700 1850 800 3 0 0 0 -1 -1
L 1850 800 2050 900 3 0 0 0 -1 -1
L 2050 900 1950 950 3 0 0 0 -1 -1
L 1950 950 1950 1100 3 0 0 0 -1 -1
T 300 900 8 10 1 1 0 0 1
refdes=Cgsp?
T 1100 900 8 10 1 1 0 0 1
refdes=-Vgsgmp?
T 2050 900 8 10 1 1 0 0 1
refdes=1/gdsp?
