#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x281ebb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x281fed0 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x2817ac0 .functor NOT 1, L_0x2852680, C4<0>, C4<0>, C4<0>;
L_0x281e0b0 .functor XOR 1, L_0x2852200, L_0x2852350, C4<0>, C4<0>;
L_0x2852570 .functor XOR 1, L_0x281e0b0, L_0x28524a0, C4<0>, C4<0>;
v0x2851270_0 .net *"_ivl_10", 0 0, L_0x28524a0;  1 drivers
v0x2851370_0 .net *"_ivl_12", 0 0, L_0x2852570;  1 drivers
v0x2851450_0 .net *"_ivl_2", 0 0, L_0x2852140;  1 drivers
v0x2851510_0 .net *"_ivl_4", 0 0, L_0x2852200;  1 drivers
v0x28515f0_0 .net *"_ivl_6", 0 0, L_0x2852350;  1 drivers
v0x2851720_0 .net *"_ivl_8", 0 0, L_0x281e0b0;  1 drivers
v0x2851800_0 .var "clk", 0 0;
v0x28518a0_0 .var/2u "stats1", 159 0;
v0x2851960_0 .var/2u "strobe", 0 0;
v0x2851a20_0 .net "tb_match", 0 0, L_0x2852680;  1 drivers
v0x2851ae0_0 .net "tb_mismatch", 0 0, L_0x2817ac0;  1 drivers
v0x2851ba0_0 .net "wavedrom_enable", 0 0, v0x2850700_0;  1 drivers
v0x2851c70_0 .net "wavedrom_title", 511 0, v0x28507c0_0;  1 drivers
v0x2851d40_0 .net "x", 0 0, v0x2850880_0;  1 drivers
v0x2851de0_0 .net "y", 0 0, v0x2850920_0;  1 drivers
v0x2851e80_0 .net "z_dut", 0 0, v0x2850f50_0;  1 drivers
v0x2851f50_0 .net "z_ref", 0 0, L_0x2818100;  1 drivers
L_0x2852140 .concat [ 1 0 0 0], L_0x2818100;
L_0x2852200 .concat [ 1 0 0 0], L_0x2818100;
L_0x2852350 .concat [ 1 0 0 0], v0x2850f50_0;
L_0x28524a0 .concat [ 1 0 0 0], L_0x2818100;
L_0x2852680 .cmp/eeq 1, L_0x2852140, L_0x2852570;
S_0x2820060 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x281fed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x2817da0 .functor XOR 1, v0x2850880_0, v0x2850920_0, C4<0>, C4<0>;
L_0x2818100 .functor NOT 1, L_0x2817da0, C4<0>, C4<0>, C4<0>;
v0x281e2b0_0 .net *"_ivl_0", 0 0, L_0x2817da0;  1 drivers
v0x281e350_0 .net "x", 0 0, v0x2850880_0;  alias, 1 drivers
v0x2817860_0 .net "y", 0 0, v0x2850920_0;  alias, 1 drivers
v0x2817b90_0 .net "z", 0 0, L_0x2818100;  alias, 1 drivers
S_0x284ff90 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0x281fed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2818210_0 .net "clk", 0 0, v0x2851800_0;  1 drivers
v0x2850700_0 .var "wavedrom_enable", 0 0;
v0x28507c0_0 .var "wavedrom_title", 511 0;
v0x2850880_0 .var "x", 0 0;
v0x2850920_0 .var "y", 0 0;
E_0x28267d0/0 .event negedge, v0x2818210_0;
E_0x28267d0/1 .event posedge, v0x2818210_0;
E_0x28267d0 .event/or E_0x28267d0/0, E_0x28267d0/1;
E_0x2826a10 .event negedge, v0x2818210_0;
E_0x2826c30 .event posedge, v0x2818210_0;
S_0x2850280 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x284ff90;
 .timescale -12 -12;
v0x2817eb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28504e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x284ff90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2850a70 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x281fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x2850c90_0 .net "x", 0 0, v0x2850880_0;  alias, 1 drivers
v0x2850da0_0 .net "y", 0 0, v0x2850920_0;  alias, 1 drivers
v0x2850eb0_0 .net "z", 0 0, v0x2850f50_0;  alias, 1 drivers
v0x2850f50_0 .var "z_internal", 0 0;
E_0x28119f0 .event anyedge, v0x2817860_0, v0x281e350_0;
S_0x2851070 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x281fed0;
 .timescale -12 -12;
E_0x2822940 .event anyedge, v0x2851960_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2851960_0;
    %nor/r;
    %assign/vec4 v0x2851960_0, 0;
    %wait E_0x2822940;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x284ff90;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2850920_0, 0;
    %assign/vec4 v0x2850880_0, 0;
    %wait E_0x2826a10;
    %wait E_0x2826c30;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2850880_0, 0;
    %assign/vec4 v0x2850920_0, 0;
    %wait E_0x2826c30;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2850880_0, 0;
    %assign/vec4 v0x2850920_0, 0;
    %wait E_0x2826c30;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2850880_0, 0;
    %assign/vec4 v0x2850920_0, 0;
    %wait E_0x2826c30;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2850880_0, 0;
    %assign/vec4 v0x2850920_0, 0;
    %wait E_0x2826a10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28504e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28267d0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x2850920_0, 0;
    %assign/vec4 v0x2850880_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2850a70;
T_4 ;
    %wait E_0x28119f0;
    %load/vec4 v0x2850c90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x2850da0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2850f50_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2850c90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x2850da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2850f50_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2850f50_0, 0, 1;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x281fed0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2851800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2851960_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x281fed0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x2851800_0;
    %inv;
    %store/vec4 v0x2851800_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x281fed0;
T_7 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2818210_0, v0x2851ae0_0, v0x2851d40_0, v0x2851de0_0, v0x2851f50_0, v0x2851e80_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x281fed0;
T_8 ;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x281fed0;
T_9 ;
    %wait E_0x28267d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28518a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28518a0_0, 4, 32;
    %load/vec4 v0x2851a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28518a0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28518a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28518a0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x2851f50_0;
    %load/vec4 v0x2851f50_0;
    %load/vec4 v0x2851e80_0;
    %xor;
    %load/vec4 v0x2851f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28518a0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x28518a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28518a0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/mt2015_q4b/iter0/response7/top_module.sv";
