|sine_wave_generator
clk => sine_out[0]~reg0.CLK
clk => sine_out[1]~reg0.CLK
clk => sine_out[2]~reg0.CLK
clk => sine_out[3]~reg0.CLK
clk => sine_out[4]~reg0.CLK
clk => sine_out[5]~reg0.CLK
clk => sine_out[6]~reg0.CLK
clk => sine_out[7]~reg0.CLK
rst_n => sine_out[0]~reg0.ACLR
rst_n => sine_out[1]~reg0.ACLR
rst_n => sine_out[2]~reg0.ACLR
rst_n => sine_out[3]~reg0.ACLR
rst_n => sine_out[4]~reg0.ACLR
rst_n => sine_out[5]~reg0.ACLR
rst_n => sine_out[6]~reg0.ACLR
rst_n => sine_out[7]~reg0.ACLR
phase[0] => Mux0.IN69
phase[0] => Mux1.IN69
phase[0] => Mux2.IN69
phase[0] => Mux3.IN69
phase[0] => Mux4.IN69
phase[0] => Mux5.IN69
phase[0] => Mux6.IN69
phase[0] => Mux7.IN69
phase[0] => Mux8.IN69
phase[0] => Mux9.IN69
phase[0] => Mux10.IN69
phase[0] => Mux11.IN69
phase[0] => Mux12.IN69
phase[0] => Mux13.IN69
phase[1] => Mux0.IN68
phase[1] => Mux1.IN68
phase[1] => Mux2.IN68
phase[1] => Mux3.IN68
phase[1] => Mux4.IN68
phase[1] => Mux5.IN68
phase[1] => Mux6.IN68
phase[1] => Mux7.IN68
phase[1] => Mux8.IN68
phase[1] => Mux9.IN68
phase[1] => Mux10.IN68
phase[1] => Mux11.IN68
phase[1] => Mux12.IN68
phase[1] => Mux13.IN68
phase[2] => Mux0.IN67
phase[2] => Mux1.IN67
phase[2] => Mux2.IN67
phase[2] => Mux3.IN67
phase[2] => Mux4.IN67
phase[2] => Mux5.IN67
phase[2] => Mux6.IN67
phase[2] => Mux7.IN67
phase[2] => Mux8.IN67
phase[2] => Mux9.IN67
phase[2] => Mux10.IN67
phase[2] => Mux11.IN67
phase[2] => Mux12.IN67
phase[2] => Mux13.IN67
phase[3] => Mux0.IN66
phase[3] => Mux1.IN66
phase[3] => Mux2.IN66
phase[3] => Mux3.IN66
phase[3] => Mux4.IN66
phase[3] => Mux5.IN66
phase[3] => Mux6.IN66
phase[3] => Mux7.IN66
phase[3] => Mux8.IN66
phase[3] => Mux9.IN66
phase[3] => Mux10.IN66
phase[3] => Mux11.IN66
phase[3] => Mux12.IN66
phase[3] => Mux13.IN66
phase[4] => Mux0.IN65
phase[4] => Mux1.IN65
phase[4] => Mux2.IN65
phase[4] => Mux3.IN65
phase[4] => Mux4.IN65
phase[4] => Mux5.IN65
phase[4] => Mux6.IN65
phase[4] => Mux7.IN65
phase[4] => Mux8.IN65
phase[4] => Mux9.IN65
phase[4] => Mux10.IN65
phase[4] => Mux11.IN65
phase[4] => Mux12.IN65
phase[4] => Mux13.IN65
phase[5] => Mux0.IN64
phase[5] => Mux1.IN64
phase[5] => Mux2.IN64
phase[5] => Mux3.IN64
phase[5] => Mux4.IN64
phase[5] => Mux5.IN64
phase[5] => Mux6.IN64
phase[5] => Mux7.IN64
phase[5] => Mux8.IN64
phase[5] => Mux9.IN64
phase[5] => Mux10.IN64
phase[5] => Mux11.IN64
phase[5] => Mux12.IN64
phase[5] => Mux13.IN64
phase[6] => Mux14.IN5
phase[6] => Mux15.IN5
phase[6] => Mux16.IN5
phase[6] => Mux17.IN5
phase[6] => Mux18.IN5
phase[6] => Mux19.IN5
phase[6] => Mux20.IN5
phase[6] => Mux21.IN5
phase[7] => Mux14.IN4
phase[7] => Mux15.IN4
phase[7] => Mux16.IN4
phase[7] => Mux17.IN4
phase[7] => Mux18.IN4
phase[7] => Mux19.IN4
phase[7] => Mux20.IN4
phase[7] => Mux21.IN4
sine_out[0] <= sine_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[1] <= sine_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[2] <= sine_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[3] <= sine_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[4] <= sine_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[5] <= sine_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[6] <= sine_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine_out[7] <= sine_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


