Time resolution is 1 ps
$finish called at time : 3030 ns : File "/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sim_1/new/tb_test.v" Line 54
