Return-Path: <openrisc-bounces@lists.librecores.org>
X-Original-To: lists+openrisc@lfdr.de
Delivered-To: lists+openrisc@lfdr.de
Received: from mail.librecores.org (lists.librecores.org [88.198.125.70])
	by mail.lfdr.de (Postfix) with ESMTP id AD2035F8321
	for <lists+openrisc@lfdr.de>; Sat,  8 Oct 2022 07:26:51 +0200 (CEST)
Received: from [172.31.1.100] (localhost.localdomain [127.0.0.1])
	by mail.librecores.org (Postfix) with ESMTP id 785ED24A04;
	Sat,  8 Oct 2022 07:26:51 +0200 (CEST)
Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com
 [209.85.128.41])
 by mail.librecores.org (Postfix) with ESMTPS id 93716248D5
 for <openrisc@lists.librecores.org>; Sat,  8 Oct 2022 07:26:50 +0200 (CEST)
Received: by mail-wm1-f41.google.com with SMTP id
 bi26-20020a05600c3d9a00b003c1e11f54d2so2390852wmb.2
 for <openrisc@lists.librecores.org>; Fri, 07 Oct 2022 22:26:50 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=in-reply-to:content-disposition:mime-version:references:message-id
 :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
 bh=PW6BygRIZdIPThWq8HGuaZv9/pJut4DcDnHQ9i39hOE=;
 b=Til3juUEVTsPMC3Y9k87Ip8krET6/ZDmxKC9sOIVA1gCimNg4uLZhc9kqh2OgcDnNR
 +2ln76EmHgOlAapvn/qA/VD4UeKcat0pt0UqqNPI/WVajt5jw/lVqCkFlZwp1uUmWs2P
 SIwWgSU1UDy6qwdWcaxhcFscmJV+VLCpHg7Xu+CW6QzmQsEAomE45h0XVug4oc2j1Z2l
 j3pulMosNtNxsFiPGGWhYdyUjLwvnoCrFr/6e4Y8Tw+VG0+wTDQ7BoF7xsZ2UQ66tAJa
 E4W5iEeHBtVxD49RzZrs078qSaTqPf5QUW4NR1A4QxJn1tyxn6TkMVcu9P+h5u3EOTB5
 LzjQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=in-reply-to:content-disposition:mime-version:references:message-id
 :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to;
 bh=PW6BygRIZdIPThWq8HGuaZv9/pJut4DcDnHQ9i39hOE=;
 b=TQkQJd1I2q8roKPnM5D8ZA5mKirli+N7gghJ8CJhNXKVCZRVeY0HtabMw90VZSNfbS
 8NVm8PHsBbSGOEiURn2wpLzEdDSClA1opltpOVe+VvKxULOnyucLg3n5JH3QCJfX84tj
 md3bLcZ3RDR6LVDTQ+HfaqTOtzWn+JetG+amsYD+Gs1yHRLvgvCl4Myg0xqqk9vZYaVq
 +oZbDE5qXJDnWxcDEnb29jQ2rQ5YCB0fzajo1T43ZnnDS/MbhNT/nAYSndvHY9RTdUbl
 RAUZU7xu1sklbHwFz1QLqxpiDAyLxcJ7errJXYtxb3r/StwxA0XyYKwKnYbTJJXdJ92a
 UsRg==
X-Gm-Message-State: ACrzQf1jUCig0OitjLfukj39PahEIx0//wOCGCuWEymTk3Oe7Zw+mxtd
 kNATy6RSMJhtSbW+DuvjXIg=
X-Google-Smtp-Source: AMsMyM6ggLd+qaTpzqW5qlHpjm9XNolDRSbLdTK8ZdNBv5j7GwwEsWEAn90R33LA1bNEdAnyGQtgmA==
X-Received: by 2002:a7b:cc96:0:b0:3b4:ffb5:6366 with SMTP id
 p22-20020a7bcc96000000b003b4ffb56366mr5284736wma.48.1665206810201; 
 Fri, 07 Oct 2022 22:26:50 -0700 (PDT)
Received: from localhost ([2a03:b0c0:1:d0::dee:c001])
 by smtp.gmail.com with ESMTPSA id
 j11-20020a5d448b000000b0022efc4322a9sm2343815wrq.10.2022.10.07.22.26.49
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 07 Oct 2022 22:26:49 -0700 (PDT)
Date: Sat, 8 Oct 2022 05:26:49 +0000
From: Stafford Horne <shorne@gmail.com>
To: linux-kernel@vger.kernel.org
Subject: Re: [PATCH] openrisc: Fix pagewalk usage in arch_dma_{clear,
 set}_uncached
Message-ID: <Y0EKGV38rvbbXZF6@oscomms1>
References: <20221008052422.29695-1-shorne@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20221008052422.29695-1-shorne@gmail.com>
X-BeenThere: openrisc@lists.librecores.org
X-Mailman-Version: 2.1.26
Precedence: list
List-Id: Discussion around the OpenRISC processor
 <openrisc.lists.librecores.org>
List-Unsubscribe: <https://lists.librecores.org/options/openrisc>,
 <mailto:openrisc-request@lists.librecores.org?subject=unsubscribe>
List-Archive: <http://lists.librecores.org/pipermail/openrisc/>
List-Post: <mailto:openrisc@lists.librecores.org>
List-Help: <mailto:openrisc-request@lists.librecores.org?subject=help>
List-Subscribe: <https://lists.librecores.org/listinfo/openrisc>,
 <mailto:openrisc-request@lists.librecores.org?subject=subscribe>
Cc: Jonas Bonn <jonas@southpole.se>, openrisc@lists.librecores.org,
 Steven Price <steven.price@arm.com>, Jann Horn <jannh@google.com>
Errors-To: openrisc-bounces@lists.librecores.org
Sender: "OpenRISC" <openrisc-bounces@lists.librecores.org>

Sorry, meant to tag this as v2. But I missed the command line option as I am on
a new system and was working on getting aliases and other things setup to send
this mail.

-Stafford

On Sat, Oct 08, 2022 at 06:24:21AM +0100, Stafford Horne wrote:
> From: Jann Horn <jannh@google.com>
> 
> Since commit 8782fb61cc848 ("mm: pagewalk: Fix race between unmap and page
> walker"), walk_page_range() on kernel ranges won't work anymore,
> walk_page_range_novma() must be used instead.
> 
> Note: I don't have an openrisc development setup, so this is completely
> untested.
> 
> Fixes: 8782fb61cc848 ("mm: pagewalk: Fix race between unmap and page walker")
> Signed-off-by: Jann Horn <jannh@google.com>
> Signed-off-by: Stafford Horne <shorne@gmail.com>
> ---
> Since v1:
>  - Repost to include LKML.
>  - Added my SOB
>  - I tested this by booking this on the qemu virt platform and it works fine.
> 
>  arch/openrisc/kernel/dma.c | 16 ++++++++--------
>  1 file changed, 8 insertions(+), 8 deletions(-)
> 
> diff --git a/arch/openrisc/kernel/dma.c b/arch/openrisc/kernel/dma.c
> index a82b2caaa560..b3edbb33b621 100644
> --- a/arch/openrisc/kernel/dma.c
> +++ b/arch/openrisc/kernel/dma.c
> @@ -74,10 +74,10 @@ void *arch_dma_set_uncached(void *cpu_addr, size_t size)
>  	 * We need to iterate through the pages, clearing the dcache for
>  	 * them and setting the cache-inhibit bit.
>  	 */
> -	mmap_read_lock(&init_mm);
> -	error = walk_page_range(&init_mm, va, va + size, &set_nocache_walk_ops,
> -			NULL);
> -	mmap_read_unlock(&init_mm);
> +	mmap_write_lock(&init_mm);
> +	error = walk_page_range_novma(&init_mm, va, va + size,
> +			&set_nocache_walk_ops, NULL, NULL);
> +	mmap_write_unlock(&init_mm);
>  
>  	if (error)
>  		return ERR_PTR(error);
> @@ -88,11 +88,11 @@ void arch_dma_clear_uncached(void *cpu_addr, size_t size)
>  {
>  	unsigned long va = (unsigned long)cpu_addr;
>  
> -	mmap_read_lock(&init_mm);
> +	mmap_write_lock(&init_mm);
>  	/* walk_page_range shouldn't be able to fail here */
> -	WARN_ON(walk_page_range(&init_mm, va, va + size,
> -			&clear_nocache_walk_ops, NULL));
> -	mmap_read_unlock(&init_mm);
> +	WARN_ON(walk_page_range_novma(&init_mm, va, va + size,
> +			&clear_nocache_walk_ops, NULL, NULL));
> +	mmap_write_unlock(&init_mm);
>  }
>  
>  void arch_sync_dma_for_device(phys_addr_t addr, size_t size,
> -- 
> 2.37.2
> 
