Analysis & Synthesis report for 8Bit_computer_diagram
Sun Nov 05 13:28:35 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Nov 05 13:28:35 2023               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; 8Bit_computer_diagram                           ;
; Top-level Entity Name              ; 8Bit_computer_diagram                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP2C35F672C6          ;                       ;
; Top-level entity name                                                      ; 8Bit_computer_diagram ; 8Bit_computer_diagram ;
; Family name                                                                ; Cyclone II            ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                   ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                    ;
; Parallel Synthesis                                                         ; Off                   ; Off                   ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                    ; Off                   ; Off                   ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                   ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; SDC constraint protection                                                  ; Off                   ; Off                   ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
; Synthesis Seed                                                             ; 1                     ; 1                     ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 05 13:28:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8Bit_computer_diagram -c 8Bit_computer_diagram
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file 8bit_computer_diagram.bdf
    Info (12023): Found entity 1: 8Bit_computer_diagram
Info (12021): Found 1 design units, including 1 entities, in source file adder.bdf
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file clocked_sr_flipflop.bdf
    Info (12023): Found entity 1: Clocked_SR_FlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file d_flipflop.bdf
    Info (12023): Found entity 1: D_FlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file edge_tri_d_flipflop.bdf
    Info (12023): Found entity 1: Edge_Tri_D_FlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file ms_d_flipflop.bdf
    Info (12023): Found entity 1: MS_D_FlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file register.bdf
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file sr_latch.bdf
    Info (12023): Found entity 1: SR_Latch
Info (12021): Found 1 design units, including 1 entities, in source file bcd_4bit.bdf
    Info (12023): Found entity 1: BCD_4bit
Info (12021): Found 1 design units, including 1 entities, in source file 7_seg_drivert.bdf
    Info (12023): Found entity 1: 7_seg_drivert
Info (12021): Found 1 design units, including 1 entities, in source file 7_seg_driver.bdf
    Info (12023): Found entity 1: 7_seg_driver
Info (12021): Found 1 design units, including 1 entities, in source file dabble.bdf
    Info (12023): Found entity 1: Dabble
Info (12021): Found 1 design units, including 1 entities, in source file double_dabble.bdf
    Info (12023): Found entity 1: Double_Dabble
Info (12021): Found 1 design units, including 1 entities, in source file 3_7segments_bcd_display.bdf
    Info (12023): Found entity 1: 3_7segments_BCD_Display
Info (12021): Found 1 design units, including 1 entities, in source file doubledabble_test.bdf
    Info (12023): Found entity 1: doubleDabble_test
Info (12021): Found 1 design units, including 1 entities, in source file garbage_bin.bdf
    Info (12023): Found entity 1: Garbage_bin
Info (12021): Found 1 design units, including 1 entities, in source file 4bit_adder.bdf
    Info (12023): Found entity 1: 4bit_Adder
Info (12021): Found 1 design units, including 1 entities, in source file negate.bdf
    Info (12023): Found entity 1: Negate
Warning (12019): Can't analyze file -- file RAM_Cell.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram.bdf
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file ram_cells.bdf
    Info (12023): Found entity 1: RAM_Cells
Warning (12019): Can't analyze file -- file RAM_MegaF.bdf is missing
Warning (12019): Can't analyze file -- file RAM_7489.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram_7489_test.bdf
    Info (12023): Found entity 1: RAM_7489_TEST
Info (12021): Found 1 design units, including 1 entities, in source file microinstructioncounter.bdf
    Info (12023): Found entity 1: MicroInstructionCounter
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.bdf
    Info (12023): Found entity 1: ProgramCounter
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.bdf
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file op_code.bdf
    Info (12023): Found entity 1: Op_Code
Warning (12019): Can't analyze file -- file NOT.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file inverse_bits.bdf
    Info (12023): Found entity 1: Inverse_Bits
Info (12127): Elaborating entity "8Bit_computer_diagram" for the top level hierarchy
Warning (275011): Block or symbol "VCC" of instance "inst35" overlaps another block or symbol
Info (12128): Elaborating entity "Register" for hierarchy "Register:RegisterA"
Info (12128): Elaborating entity "Edge_Tri_D_FlipFlop" for hierarchy "Register:RegisterA|Edge_Tri_D_FlipFlop:inst"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:inst31"
Warning (275008): Primitive "NOT" of instance "inst8" not used
Warning (275008): Primitive "NOT" of instance "inst9" not used
Info (12128): Elaborating entity "Op_Code" for hierarchy "ControlUnit:inst31|Op_Code:inst85"
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:inst5"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst"
Info (12128): Elaborating entity "Adder" for hierarchy "ALU:inst|Adder:inst"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst2"
Info (12128): Elaborating entity "RAM_Cells" for hierarchy "RAM:inst2|RAM_Cells:inst"
Info (12128): Elaborating entity "MicroInstructionCounter" for hierarchy "MicroInstructionCounter:inst30"
Info (12128): Elaborating entity "3_7segments_BCD_Display" for hierarchy "3_7segments_BCD_Display:inst4"
Info (12128): Elaborating entity "7_seg_driver" for hierarchy "3_7segments_BCD_Display:inst4|7_seg_driver:inst18"
Info (12128): Elaborating entity "Double_Dabble" for hierarchy "3_7segments_BCD_Display:inst4|Double_Dabble:inst"
Warning (275043): Pin "Hundreds_3" is missing source
Info (12128): Elaborating entity "Dabble" for hierarchy "3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6t14.tdf
    Info (12023): Found entity 1: altsyncram_6t14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf
    Info (12023): Found entity 1: cntr_ndi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf
    Info (12023): Found entity 1: cmpr_dcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[132]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[132]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[167]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[167]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[168]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[168]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[169]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[169]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[170]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[170]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[171]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[171]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[172]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[172]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[173]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[173]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[174]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[174]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[175]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[175]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[176]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[176]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[177]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[177]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[178]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[178]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[179]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[179]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[180]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[180]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[181]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[181]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[182]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[182]" with macrofunction "|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[288]" with macrofunction "|8Bit_computer_diagram|Register:InstructionRegister"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[288]" with macrofunction "|8Bit_computer_diagram|Register:InstructionRegister"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_trigger_in[289]" with macrofunction "|8Bit_computer_diagram|Register:MAR"
Error (12044): SignalTap II or debug node instance "sld_signaltap:auto_signaltap_0" cannot connect output port "acq_data_in[289]" with macrofunction "|8Bit_computer_diagram|Register:MAR"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 38 errors, 8 warnings
    Error: Peak virtual memory: 4704 megabytes
    Error: Processing ended: Sun Nov 05 13:28:36 2023
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:07


