WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1282928 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 23 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1282928 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 18138104 heartbeat IPC: 0.5513 cumulative IPC: 0.2966 (Simulation time: 00 hr 03 min 53 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 16855177 cumulative IPC: 0.2966 (Simulation time: 00 hr 03 min 53 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 16855177 cumulative IPC: 0.2966 (Simulation time: 00 hr 03 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2966 instructions: 5000002 cycles: 16855177
CPU 0 Branch Prediction Accuracy: 91.66% MPKI: 16.52 Average ROB Occupancy at Mispredict: 23.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0978
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 16.4
BRANCH_DIRECT_CALL: 0.003
BRANCH_INDIRECT_CALL: 0.0016
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     247259 HIT:     120499 MISS:     126760
LLC LOAD         ACCESS:     124230 HIT:      27211 MISS:      97019
LLC RFO          ACCESS:      41484 HIT:      12670 MISS:      28814
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      80418 HIT:      80418 MISS:          0
LLC TRANSLATION  ACCESS:       1127 HIT:        200 MISS:        927
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 981 cycles
cpu0_DTLB TOTAL        ACCESS:    1045003 HIT:    1005003 MISS:      40000
cpu0_DTLB LOAD         ACCESS:    1045003 HIT:    1005003 MISS:      40000
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 29.39 cycles
cpu0_ITLB TOTAL        ACCESS:        510 HIT:        505 MISS:          5
cpu0_ITLB LOAD         ACCESS:        510 HIT:        505 MISS:          5
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 139.6 cycles
cpu0_L1D TOTAL        ACCESS:    1212692 HIT:     732716 MISS:     479976
cpu0_L1D LOAD         ACCESS:     794435 HIT:     465655 MISS:     328780
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     415218 HIT:     265766 MISS:     149452
cpu0_L1D TRANSLATION  ACCESS:       3039 HIT:       1295 MISS:       1744
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 260.7 cycles
cpu0_L1I TOTAL        ACCESS:        602 HIT:        425 MISS:        177
cpu0_L1I LOAD         ACCESS:        602 HIT:        425 MISS:        177
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 303.2 cycles
cpu0_L2C TOTAL        ACCESS:     319372 HIT:     152450 MISS:     166922
cpu0_L2C LOAD         ACCESS:     163771 HIT:      39541 MISS:     124230
cpu0_L2C RFO          ACCESS:      49925 HIT:       8441 MISS:      41484
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104030 HIT:     103949 MISS:         81
cpu0_L2C TRANSLATION  ACCESS:       1646 HIT:        519 MISS:       1127
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 765.7 cycles
cpu0_STLB TOTAL        ACCESS:      24783 HIT:      21749 MISS:       3034
cpu0_STLB LOAD         ACCESS:      24783 HIT:      21749 MISS:       3034
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 484.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38306
  ROW_BUFFER_MISS:      88444
 AVG DBUS CONGESTED CYCLE: 3.951
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2736
  FULL:      53154
