#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 25 03:39:04 2023
# Process ID: 4021
# Current directory: /home/ubuntu/SOC_Design
# Command line: vivado
# Log file: /home/ubuntu/SOC_Design/vivado.log
# Journal file: /home/ubuntu/SOC_Design/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 6, Host memory: 16765 MB
#-----------------------------------------------------------
start_gui
open_project /home/ubuntu/SOC_Design/lab_fir_vivado/lab_fir_vivado.xpr
update_compile_order -fileset sources_1
launch_simulation
source fir_tb.tcl
save_wave_config {/home/ubuntu/SOC_Design/lab_fir_vivado/fir_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse /home/ubuntu/SOC_Design/lab_fir_vivado/fir_tb_behav1.wcfg
set_property xsim.view /home/ubuntu/SOC_Design/lab_fir_vivado/fir_tb_behav1.wcfg [get_filesets sim_1]
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
save_constraints
close_sim
