

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 05:25:08 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       base_sol
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1681|  1681|  1681|  1681|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- OUTPUT_ROW       |  1680|  1680|       210|          -|          -|     8|    no    |
        | + OUTPUT_COL      |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ KERNEL_ROW    |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ KERNEL_COL  |     6|     6|         2|          -|          -|     3|    no    |
        +-------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %a) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %res) nounwind, !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [final_project/matrix_conv.cpp:23]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %11 ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [final_project/matrix_conv.cpp:23]   --->   Operation 13 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [final_project/matrix_conv.cpp:23]   --->   Operation 15 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %12, label %2" [final_project/matrix_conv.cpp:23]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [final_project/matrix_conv.cpp:23]   --->   Operation 17 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [final_project/matrix_conv.cpp:23]   --->   Operation 18 'specregionbegin' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i, i3 0)" [final_project/matrix_conv.cpp:23]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i7 %tmp to i8" [final_project/matrix_conv.cpp:24]   --->   Operation 20 'zext' 'tmp_10_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %3" [final_project/matrix_conv.cpp:24]   --->   Operation 21 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [final_project/matrix_conv.cpp:35]   --->   Operation 22 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %2 ], [ %j_1, %10 ]"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [final_project/matrix_conv.cpp:24]   --->   Operation 24 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j, 1" [final_project/matrix_conv.cpp:24]   --->   Operation 26 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %4" [final_project/matrix_conv.cpp:24]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [final_project/matrix_conv.cpp:24]   --->   Operation 28 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1) nounwind" [final_project/matrix_conv.cpp:24]   --->   Operation 29 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %5" [final_project/matrix_conv.cpp:26]   --->   Operation 30 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_5) nounwind" [final_project/matrix_conv.cpp:33]   --->   Operation 31 'specregionend' 'empty_7' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [final_project/matrix_conv.cpp:23]   --->   Operation 32 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sum = phi i16 [ 0, %4 ], [ %sum_1, %9 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 33 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %4 ], [ %m_1, %9 ]"   --->   Operation 34 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%m_cast4 = zext i2 %m to i4" [final_project/matrix_conv.cpp:26]   --->   Operation 35 'zext' 'm_cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %m, -1" [final_project/matrix_conv.cpp:26]   --->   Operation 36 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.56ns)   --->   "%m_1 = add i2 %m, 1" [final_project/matrix_conv.cpp:26]   --->   Operation 38 'add' 'm_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %6" [final_project/matrix_conv.cpp:26]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:26]   --->   Operation 40 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:26]   --->   Operation 41 'specregionbegin' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.73ns)   --->   "%tmp_4 = add i4 %m_cast4, %i" [final_project/matrix_conv.cpp:28]   --->   Operation 42 'add' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_4, i3 0)" [final_project/matrix_conv.cpp:28]   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_9 to i8" [final_project/matrix_conv.cpp:28]   --->   Operation 44 'zext' 'p_shl1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_4, i1 false)" [final_project/matrix_conv.cpp:28]   --->   Operation 45 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %tmp_10 to i8" [final_project/matrix_conv.cpp:28]   --->   Operation 46 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.87ns)   --->   "%tmp_11 = add i8 %p_shl2_cast, %p_shl1_cast" [final_project/matrix_conv.cpp:28]   --->   Operation 47 'add' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i2 %m to i5" [final_project/matrix_conv.cpp:26]   --->   Operation 48 'zext' 'tmp_6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)" [final_project/matrix_conv.cpp:26]   --->   Operation 49 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_12 to i5" [final_project/matrix_conv.cpp:28]   --->   Operation 50 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.73ns)   --->   "%tmp_13 = sub i5 %p_shl_cast, %tmp_6_cast" [final_project/matrix_conv.cpp:28]   --->   Operation 51 'sub' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.76ns)   --->   "br label %7" [final_project/matrix_conv.cpp:27]   --->   Operation 52 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i4 %j to i8" [final_project/matrix_conv.cpp:31]   --->   Operation 53 'zext' 'tmp_2_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.87ns)   --->   "%tmp_2 = add i8 %tmp_10_cast, %tmp_2_cast" [final_project/matrix_conv.cpp:31]   --->   Operation 54 'add' 'tmp_2' <Predicate = (exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i8 %tmp_2 to i64" [final_project/matrix_conv.cpp:31]   --->   Operation 55 'zext' 'tmp_13_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [64 x i16]* %res, i64 0, i64 %tmp_13_cast" [final_project/matrix_conv.cpp:31]   --->   Operation 56 'getelementptr' 'res_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "store i16 %sum, i16* %res_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 57 'store' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp_1) nounwind" [final_project/matrix_conv.cpp:32]   --->   Operation 58 'specregionend' 'empty_6' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:24]   --->   Operation 59 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.95>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sum_1 = phi i16 [ %sum, %6 ], [ %sum_2, %8 ]"   --->   Operation 60 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %6 ], [ %n_1, %8 ]"   --->   Operation 61 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%n_cast2 = zext i2 %n to i4" [final_project/matrix_conv.cpp:27]   --->   Operation 62 'zext' 'n_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %n, -1" [final_project/matrix_conv.cpp:27]   --->   Operation 63 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.56ns)   --->   "%n_1 = add i2 %n, 1" [final_project/matrix_conv.cpp:27]   --->   Operation 65 'add' 'n_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [final_project/matrix_conv.cpp:27]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%tmp_8 = add i4 %n_cast2, %j" [final_project/matrix_conv.cpp:28]   --->   Operation 67 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i4 %tmp_8 to i8" [final_project/matrix_conv.cpp:28]   --->   Operation 68 'zext' 'tmp_9_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.91ns)   --->   "%tmp_14 = add i8 %tmp_11, %tmp_9_cast" [final_project/matrix_conv.cpp:28]   --->   Operation 69 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i8 %tmp_14 to i64" [final_project/matrix_conv.cpp:28]   --->   Operation 70 'zext' 'tmp_19_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_19_cast" [final_project/matrix_conv.cpp:28]   --->   Operation 71 'getelementptr' 'a_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (2.30ns)   --->   "%a_load = load i8* %a_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 72 'load' 'a_load' <Predicate = (!exitcond)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %n to i5" [final_project/matrix_conv.cpp:28]   --->   Operation 73 'zext' 'tmp_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.78ns)   --->   "%tmp_15 = add i5 %tmp_13, %tmp_1_cast" [final_project/matrix_conv.cpp:28]   --->   Operation 74 'add' 'tmp_15' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i5 %tmp_15 to i64" [final_project/matrix_conv.cpp:28]   --->   Operation 75 'sext' 'tmp_20_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_20_cast" [final_project/matrix_conv.cpp:28]   --->   Operation 76 'getelementptr' 'b_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 77 'load' 'b_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_6) nounwind" [final_project/matrix_conv.cpp:30]   --->   Operation 78 'specregionend' 'empty_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:26]   --->   Operation 79 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.70>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [final_project/matrix_conv.cpp:27]   --->   Operation 80 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (2.30ns)   --->   "%a_load = load i8* %a_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 81 'load' 'a_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 82 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 83 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %b_load to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 84 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.36ns) (grouped into DSP with root node sum_2)   --->   "%tmp_7 = mul i16 %tmp_3, %tmp_s" [final_project/matrix_conv.cpp:28]   --->   Operation 85 'mul' 'tmp_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_2 = add i16 %sum_1, %tmp_7" [final_project/matrix_conv.cpp:28]   --->   Operation 86 'add' 'sum_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:27]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specbitsmap      ) [ 0000000]
StgValue_8  (specbitsmap      ) [ 0000000]
StgValue_9  (specbitsmap      ) [ 0000000]
StgValue_10 (spectopmodule    ) [ 0000000]
StgValue_11 (br               ) [ 0111111]
i           (phi              ) [ 0010111]
exitcond3   (icmp             ) [ 0011111]
empty       (speclooptripcount) [ 0000000]
i_1         (add              ) [ 0111111]
StgValue_16 (br               ) [ 0000000]
StgValue_17 (specloopname     ) [ 0000000]
tmp_5       (specregionbegin  ) [ 0001111]
tmp         (bitconcatenate   ) [ 0000000]
tmp_10_cast (zext             ) [ 0001111]
StgValue_21 (br               ) [ 0011111]
StgValue_22 (ret              ) [ 0000000]
j           (phi              ) [ 0001111]
exitcond2   (icmp             ) [ 0011111]
empty_2     (speclooptripcount) [ 0000000]
j_1         (add              ) [ 0011111]
StgValue_27 (br               ) [ 0000000]
StgValue_28 (specloopname     ) [ 0000000]
tmp_1       (specregionbegin  ) [ 0000111]
StgValue_30 (br               ) [ 0011111]
empty_7     (specregionend    ) [ 0000000]
StgValue_32 (br               ) [ 0111111]
sum         (phi              ) [ 0000111]
m           (phi              ) [ 0000100]
m_cast4     (zext             ) [ 0000000]
exitcond1   (icmp             ) [ 0011111]
empty_3     (speclooptripcount) [ 0000000]
m_1         (add              ) [ 0011111]
StgValue_39 (br               ) [ 0000000]
StgValue_40 (specloopname     ) [ 0000000]
tmp_6       (specregionbegin  ) [ 0000011]
tmp_4       (add              ) [ 0000000]
tmp_9       (bitconcatenate   ) [ 0000000]
p_shl1_cast (zext             ) [ 0000000]
tmp_10      (bitconcatenate   ) [ 0000000]
p_shl2_cast (zext             ) [ 0000000]
tmp_11      (add              ) [ 0000011]
tmp_6_cast  (zext             ) [ 0000000]
tmp_12      (bitconcatenate   ) [ 0000000]
p_shl_cast  (zext             ) [ 0000000]
tmp_13      (sub              ) [ 0000011]
StgValue_52 (br               ) [ 0011111]
tmp_2_cast  (zext             ) [ 0000000]
tmp_2       (add              ) [ 0000000]
tmp_13_cast (zext             ) [ 0000000]
res_addr    (getelementptr    ) [ 0000000]
StgValue_57 (store            ) [ 0000000]
empty_6     (specregionend    ) [ 0000000]
StgValue_59 (br               ) [ 0011111]
sum_1       (phi              ) [ 0011111]
n           (phi              ) [ 0000010]
n_cast2     (zext             ) [ 0000000]
exitcond    (icmp             ) [ 0011111]
empty_4     (speclooptripcount) [ 0000000]
n_1         (add              ) [ 0011111]
StgValue_66 (br               ) [ 0000000]
tmp_8       (add              ) [ 0000000]
tmp_9_cast  (zext             ) [ 0000000]
tmp_14      (add              ) [ 0000000]
tmp_19_cast (zext             ) [ 0000000]
a_addr      (getelementptr    ) [ 0000001]
tmp_1_cast  (zext             ) [ 0000000]
tmp_15      (add              ) [ 0000000]
tmp_20_cast (sext             ) [ 0000000]
b_addr      (getelementptr    ) [ 0000001]
empty_5     (specregionend    ) [ 0000000]
StgValue_79 (br               ) [ 0011111]
StgValue_80 (specloopname     ) [ 0000000]
a_load      (load             ) [ 0000000]
tmp_s       (sext             ) [ 0000000]
b_load      (load             ) [ 0000000]
tmp_3       (sext             ) [ 0000000]
tmp_7       (mul              ) [ 0000000]
sum_2       (add              ) [ 0011111]
StgValue_87 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_conv_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="res_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="StgValue_57_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="a_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="j_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="sum_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="sum_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="16" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="m_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="m_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="sum_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="sum_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="16" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="n_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="n_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_10_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="m_cast4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="m_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="2"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_9_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_shl1_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_10_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl2_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_11_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_6_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_12_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_2_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="2"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_13_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="n_cast2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast2/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="n_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="2"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_9_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_14_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_19_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_1_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_15_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="0" index="1" bw="2" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_20_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="350" class="1007" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="16" slack="1"/>
<pin id="354" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/6 sum_2/6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_10_cast_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2"/>
<pin id="368" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="j_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="m_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_11_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_13_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="400" class="1005" name="n_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="a_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="1"/>
<pin id="407" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="b_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="sum_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="54" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="54" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="65" pin=1"/></net>

<net id="133"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="155"><net_src comp="121" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="101" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="101" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="101" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="113" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="113" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="138" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="138" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="138" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="204" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="97" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="220" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="234" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="138" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="138" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="256" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="109" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="295"><net_src comp="161" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="161" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="161" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="109" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="331"><net_src comp="161" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="345"><net_src comp="78" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="91" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="342" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="145" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="364"><net_src comp="174" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="369"><net_src comp="188" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="377"><net_src comp="198" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="385"><net_src comp="214" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="390"><net_src comp="250" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="395"><net_src comp="272" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="403"><net_src comp="302" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="408"><net_src comp="71" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="413"><net_src comp="84" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="418"><net_src comp="350" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrix_conv : a | {5 6 }
	Port: matrix_conv : b | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_16 : 2
		tmp : 1
		tmp_10_cast : 2
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_27 : 2
	State 4
		m_cast4 : 1
		exitcond1 : 1
		m_1 : 1
		StgValue_39 : 2
		tmp_4 : 2
		tmp_9 : 3
		p_shl1_cast : 4
		tmp_10 : 3
		p_shl2_cast : 4
		tmp_11 : 5
		tmp_6_cast : 1
		tmp_12 : 1
		p_shl_cast : 2
		tmp_13 : 3
		tmp_2 : 1
		tmp_13_cast : 2
		res_addr : 3
		StgValue_57 : 4
	State 5
		n_cast2 : 1
		exitcond : 1
		n_1 : 1
		StgValue_66 : 2
		tmp_8 : 2
		tmp_9_cast : 3
		tmp_14 : 4
		tmp_19_cast : 5
		a_addr : 6
		a_load : 7
		tmp_1_cast : 1
		tmp_15 : 2
		tmp_20_cast : 3
		b_addr : 4
		b_load : 5
	State 6
		tmp_s : 1
		tmp_3 : 1
		tmp_7 : 2
		sum_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_174     |    0    |    0    |    13   |
|          |     j_1_fu_198     |    0    |    0    |    13   |
|          |     m_1_fu_214     |    0    |    0    |    10   |
|          |    tmp_4_fu_220    |    0    |    0    |    13   |
|    add   |    tmp_11_fu_250   |    0    |    0    |    15   |
|          |    tmp_2_fu_282    |    0    |    0    |    15   |
|          |     n_1_fu_302     |    0    |    0    |    10   |
|          |    tmp_8_fu_308    |    0    |    0    |    13   |
|          |    tmp_14_fu_318   |    0    |    0    |    15   |
|          |    tmp_15_fu_332   |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond3_fu_168  |    0    |    0    |    9    |
|   icmp   |  exitcond2_fu_192  |    0    |    0    |    9    |
|          |  exitcond1_fu_208  |    0    |    0    |    8    |
|          |   exitcond_fu_296  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_13_fu_272   |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_350     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_180     |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_226    |    0    |    0    |    0    |
|          |    tmp_10_fu_238   |    0    |    0    |    0    |
|          |    tmp_12_fu_260   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_10_cast_fu_188 |    0    |    0    |    0    |
|          |   m_cast4_fu_204   |    0    |    0    |    0    |
|          | p_shl1_cast_fu_234 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_246 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_256 |    0    |    0    |    0    |
|   zext   |  p_shl_cast_fu_268 |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_278 |    0    |    0    |    0    |
|          | tmp_13_cast_fu_287 |    0    |    0    |    0    |
|          |   n_cast2_fu_292   |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_314 |    0    |    0    |    0    |
|          | tmp_19_cast_fu_323 |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_328 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_20_cast_fu_337 |    0    |    0    |    0    |
|   sext   |    tmp_s_fu_342    |    0    |    0    |    0    |
|          |    tmp_3_fu_346    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   179   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_405  |    7   |
|   b_addr_reg_410  |    4   |
|    i_1_reg_361    |    4   |
|      i_reg_97     |    4   |
|    j_1_reg_374    |    4   |
|     j_reg_109     |    4   |
|    m_1_reg_382    |    2   |
|     m_reg_134     |    2   |
|    n_1_reg_400    |    2   |
|     n_reg_157     |    2   |
|   sum_1_reg_145   |   16   |
|   sum_2_reg_415   |   16   |
|    sum_reg_121    |   16   |
|tmp_10_cast_reg_366|    8   |
|   tmp_11_reg_387  |    8   |
|   tmp_13_reg_392  |    5   |
+-------------------+--------+
|       Total       |   104  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_91 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_97     |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_109    |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_121   |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   104  |   224  |
+-----------+--------+--------+--------+--------+
