[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|lut_1",
    "duplicate":"~top|top/softmax_top:softmax_top/compute_module:Softmax_compute/lut_k1:lut_1",
    "index":0.4117647058823529
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|lut_2",
    "duplicate":"~top|top/softmax_top:softmax_top/compute_module:Softmax_compute/lut_b1:lut_2",
    "index":0.47058823529411764
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|lut_4",
    "duplicate":"~top|top/softmax_top:softmax_top/compute_module:Softmax_compute/lut_k2:lut_1",
    "index":0.5882352941176471
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|lut_5",
    "duplicate":"~top|top/softmax_top:softmax_top/compute_module:Softmax_compute/lut_b2:lut_2",
    "index":0.6470588235294118
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]