Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/test_CPU_isim_beh.exe -prj E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/test_CPU_beh.prj test_CPU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/slt32.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/single_pc.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/regs.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/MUX2T1_5.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/MUX2T1_32.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/jump_addr.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/Ext_imm16.v" into library work
WARNING:HDLCompiler:327 - "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/Ext_imm16.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/control.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/ALU.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/add_32.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/SCPU.v" into library work
Analyzing Verilog file "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/test_CPU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/Ext_imm16.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/SCPU.v" Line 79: Size mismatch in connection of port <I0>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/ALU.v" Line 31: Size mismatch in connection of port <slt>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module single_pc
Compiling module Ext_32
Compiling module control
Compiling module MUX2T1_32
Compiling module MUX2T1_5
Compiling module regs
Compiling module slt32
Compiling module ALU
Compiling module add_32
Compiling module jump_addr
Compiling module SCPU
Compiling module test_CPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable E:/Study/Coumputer Science/s2/computer orgization/project/Single_Cycle_CPU/test_CPU_isim_beh.exe
Fuse Memory Usage: 30024 KB
Fuse CPU Usage: 405 ms
