
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.461790                       # Number of seconds simulated
sim_ticks                                461789943000                       # Number of ticks simulated
final_tick                               1202145772500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183412                       # Simulator instruction rate (inst/s)
host_op_rate                                   230969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42348930                       # Simulator tick rate (ticks/s)
host_mem_usage                                2260428                       # Number of bytes of host memory used
host_seconds                                 10904.41                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2518585035                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst     10179968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      6508160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16704384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     10179968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10179968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       129856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          129856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       159062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       101690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              261006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher         35202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     22044586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     14093334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36173122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     22044586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22044586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          281201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               281201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          281201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        35202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     22044586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     14093334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36454324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      261006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2029                       # Number of write requests accepted
system.mem_ctrls.readBursts                    261006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16701760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  128576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16704384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               129856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              136                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  461788486500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                261006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  238553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.430282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.873805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    30.133913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       188499     84.48%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33783     15.14%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          760      0.34%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2245.008772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    360.868113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3981.810953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           73     64.04%     64.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           11      9.65%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      2.63%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            6      5.26%     81.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            3      2.63%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.88%     85.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            3      2.63%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            7      6.14%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      1.75%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      2.63%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.88%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           114                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.622807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.587520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30     26.32%     26.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.63%     28.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     58.77%     87.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      7.89%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      3.51%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           114                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10359667183                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15252760933                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1304825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39697.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58447.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        36.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    39454                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1755616.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    15.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                656665800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                349022355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               708723540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5940360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37684807680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8693413710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1165942080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    105603818490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     72232478400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7526088990                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           234696255735                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            508.231593                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         439534319492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1593087000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15977090000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  19842265000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 188105644012                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4684097258                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 231587759730                       # Time in different power states
system.mem_ctrls_1.actEnergy                936439560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                497721840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1154566560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4546620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36694622640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9473408550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            993101280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    126664763880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     55485839040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5345820015                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           237263663325                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            513.791315                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         438399901246                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1023017500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15539540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16132172000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 144497255074                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6826014504                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 277771943922                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3717432                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           705241812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3718456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            189.659851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   139.879309                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   884.120691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.136601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.863399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1193927676                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1193927676                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    370876730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       370876730                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213904686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213904686                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1447119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1447119                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161850                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161850                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    584781416                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        584781416                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    586228535                       # number of overall hits
system.cpu.dcache.overall_hits::total       586228535                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      5998594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5998594                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2497278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2497278                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        57003                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        57003                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      8495872                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8495872                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      8552875                       # number of overall misses
system.cpu.dcache.overall_misses::total       8552875                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  63291283000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63291283000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  21461905454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21461905454                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  84753188454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  84753188454                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  84753188454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  84753188454                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    376875324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376875324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216401964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216401964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1504122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1504122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    593277288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    593277288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    594781410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    594781410                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015917                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011540                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.037898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.037898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000037                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000037                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014380                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10551.019622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10551.019622                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8594.119459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8594.119459                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9975.808069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9975.808069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9909.321539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9909.321539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1561236                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                71                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          213299                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.380282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.319472                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3717432                       # number of writebacks
system.cpu.dcache.writebacks::total           3717432                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3037941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3037941                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1774690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1774690                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4812631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4812631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4812631                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4812631                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2960653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2960653                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       722588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       722588                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        34193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        34193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3683241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3683241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3717434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3717434                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  31999748000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31999748000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6039970954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6039970954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    286773000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    286773000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  38039718954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38039718954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  38326491954                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38326491954                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.022733                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022733                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006208                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10808.341268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10808.341268                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8358.803293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8358.803293                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data  8386.892054                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8386.892054                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10327.784403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10327.784403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10309.932054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10309.932054                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2983913                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           619131108                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2984425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            207.454068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.200153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   448.799353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.123438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.876561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         707582973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        707582973                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    349296483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       349296483                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    349296483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        349296483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    349296483                       # number of overall hits
system.cpu.icache.overall_hits::total       349296483                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3003043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3003043                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3003043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3003043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3003043                       # number of overall misses
system.cpu.icache.overall_misses::total       3003043                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  39632513134                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39632513134                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  39632513134                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39632513134                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  39632513134                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39632513134                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    352299526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    352299526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    352299526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    352299526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    352299526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    352299526                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008524                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008524                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13197.451097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13197.451097                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13197.451097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13197.451097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13197.451097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13197.451097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       835462                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             62825                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.298241                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2983913                       # number of writebacks
system.cpu.icache.writebacks::total           2983913                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        19122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19122                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        19122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        19122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19122                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2983921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2983921                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2983921                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2983921                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2983921                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2983921                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  37902637684                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37902637684                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  37902637684                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37902637684                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  37902637684                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37902637684                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12702.292616                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12702.292616                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12702.292616                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12702.292616                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12702.292616                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12702.292616                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           193993                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              194003                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 99549                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2685                       # number of replacements
system.l2.tags.tagsinuse                 31282.292544                       # Cycle average of tags in use
system.l2.tags.total_refs                     8072901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    237.970198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31214.596545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    67.695999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.952594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.002066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           113                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28562                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003448                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.949890                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 111597430                       # Number of tag accesses
system.l2.tags.data_accesses                111597430                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3102792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3102792                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3340136                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3340136                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       722443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                722443                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2824851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2824851                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2893292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2893292                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2824851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3615735                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6440586                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2824851                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3615735                       # number of overall hits
system.l2.overall_hits::total                 6440586                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 155                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       159062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           159062                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       101542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101542                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       159062                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       101697                       # number of demand (read+write) misses
system.l2.demand_misses::total                 260759                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       159062                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       101697                       # number of overall misses
system.l2.overall_misses::total                260759                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     11893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11893500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  16353385500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16353385500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   8834877500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8834877500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  16353385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   8846771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25200156500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  16353385500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   8846771000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25200156500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3102792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3102792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3340136                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3340136                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       722598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2983913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2983913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2994834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2994834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2983913                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3717432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6701345                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2983913                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3717432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6701345                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000215                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.053307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.053307                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.033906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033906                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.053307                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.027357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038911                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.053307                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.027357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038911                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 76732.258065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76732.258065                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 102811.391156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102811.391156                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 87007.125130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87007.125130                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 102811.391156                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86991.464842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96641.559831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 102811.391156                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86991.464842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96641.559831                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        19                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2029                       # number of writebacks
system.l2.writebacks::total                      2029                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        66447                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          66447                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            155                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       159062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       159062                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       101535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101535                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       159062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       101690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            260752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        66447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       159062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       101690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           327199                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     61128624                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     61128624                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        88000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        88000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     10963500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10963500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  15399013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15399013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   8223702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8223702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  15399013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   8234665500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23633679000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     61128624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  15399013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   8234665500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23694807624                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.053307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.053307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.033903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033903                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.053307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.027355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.053307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.027355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048826                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   919.960630                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   919.960630                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70732.258065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70732.258065                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 96811.391156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96811.391156                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 80993.765697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80993.765697                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 96811.391156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80978.124693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90636.616402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   919.960630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 96811.391156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80978.124693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72417.115040                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        263699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       261118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             260851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2029                       # Transaction distribution
system.membus.trans_dist::CleanEvict              656                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq               155                       # Transaction distribution
system.membus.trans_dist::ReadExResp              155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        260851                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       524705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 524705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16834240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16834240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            261014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  261014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              261014                       # Request fanout histogram
system.membus.reqLayer0.occupancy           135974409                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          666345067                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       190796499                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    124227439                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5798067                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    112181593                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        96774822                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.266222                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        24328601                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         8744                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     12021579                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     11347189                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       674390                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       623254                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1202145772500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                923579886                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     54244058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1225235089                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           190796499                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    132450612                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             838121908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11673184                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         4242                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2439                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        16062                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         352299649                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        219542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    898225301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.711111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.253607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        230140522     25.62%     25.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        182597836     20.33%     45.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        102095277     11.37%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        383391666     42.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    898225301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.206584                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.326615                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        120687545                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     268003998                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         409006114                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      95115905                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5411727                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     89805440                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        427134                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1407384841                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      17719710                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5411727                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        187492416                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       124508307                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5765143                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         427938580                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     147109116                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1381451074                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       9222352                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      67120271                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         630370                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       20810298                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15888098                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      9653119                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1799045249                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8197584797                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1295988139                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    670556439                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658488627                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        140556602                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       169846                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       169117                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         226029338                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    403225943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    235383902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23939983                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     29897303                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1373689054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       502896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1337616553                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4856141                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114061299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    285799035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    898225301                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.489177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.152117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    206507682     22.99%     22.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    276486452     30.78%     53.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    230151524     25.62%     79.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    140631450     15.66%     95.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     43319308      4.82%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1117839      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11046      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    898225301                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        70060579     16.09%     16.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         123215      0.03%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       525945      0.12%     16.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       231001      0.05%     16.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       244448      0.06%     16.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         3050      0.00%     16.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       274475      0.06%     16.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       299676      0.07%     16.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2933418      0.67%     17.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      113275337     26.02%     43.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      86785250     19.93%     63.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    118879094     27.31%     90.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     41716297      9.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     543880940     40.66%     40.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       603613      0.05%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23989683      1.79%     42.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     26324454      1.97%     44.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7175694      0.54%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2143048      0.16%     45.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     39812717      2.98%     48.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23718418      1.77%     49.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     42030736      3.14%     53.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       185249      0.01%     53.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    232579484     17.39%     70.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    179795227     13.44%     83.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    165497346     12.37%     96.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     49879944      3.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1337616553                       # Type of FU issued
system.switch_cpus.iq.rate                   1.448295                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           435351785                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.325468                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3137641538                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1109488155                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    968351308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    876024793                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    378808154                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    350380882                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1253400444                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       519567894                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13722381                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     36218128                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6359                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        43180                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     18218438                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3363656                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       563703                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5411727                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10790181                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1069882                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1374207583                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     403225943                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    235383902                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       169081                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          77665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        992769                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        43180                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3006502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2588879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5595381                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1327547482                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     393492615                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     10069069                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 15633                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            620573278                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        163730786                       # Number of branches executed
system.switch_cpus.iew.exec_stores          227080663                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.437393                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1320944894                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1318732190                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         698088380                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1320812147                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.427849                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.528530                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    106725362                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5373202                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    882258442                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.428311                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.168137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    425838017     48.27%     48.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    203905327     23.11%     71.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     93141418     10.56%     81.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36975793      4.19%     86.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29046197      3.29%     89.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20772897      2.35%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16844340      1.91%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7967174      0.90%     94.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47767279      5.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    882258442                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008664                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260139305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584173273                       # Number of memory references committed
system.switch_cpus.commit.loads             367007810                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155343110                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343119665                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995417519                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21578076                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512588301     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579680      0.05%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23880868      1.90%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25819237      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6926263      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140749      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39083149      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23279022      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41511979      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156784      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208428397     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169604025     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158579413     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47561438      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260139305                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47767279                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2201346691                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2749759436                       # The number of ROB writes
system.switch_cpus.timesIdled                  324836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                25354585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260130641                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.923580                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.923580                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.082743                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.082743                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1208709498                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       631099758                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         650440548                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        516228166                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5115191710                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        426772247                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3341591770                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130594077                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13402706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6701358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       273520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          66193                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        66192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1202145772500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5978755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3104821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3598553                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             656                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            66548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722598                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2983921                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2994834                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8951747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11152312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20104059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    381940864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    475831296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              857772160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69241                       # Total snoops (count)
system.tol2bus.snoopTraffic                    130368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6770594                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050177                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.218310                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6430868     94.98%     94.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 339725      5.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6770594                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13402698000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4478956338                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5576174455                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
