git clone --depth 1 --no-tags https://github.com/skxsvc/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/472576773
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/SequenceDetector-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/474565636
git clone --depth 1 --no-tags https://github.com/khaledswilam/Single_Cycle_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/474966800
git clone --depth 1 --no-tags https://github.com/Linkegvh/FYP_Complete_Prototype_Code_Base.git f:/verilog_sva_gh_scraper/data/full_repos/474904609
git clone --depth 1 --no-tags https://github.com/01fe20bec426/car-parking.git f:/verilog_sva_gh_scraper/data/full_repos/475011436
git clone --depth 1 --no-tags https://github.com/eaglestrike10/egg-timer.git f:/verilog_sva_gh_scraper/data/full_repos/469195529
git clone --depth 1 --no-tags https://github.com/AndyLi1998/Xilinx-Spartan-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/469194464
git clone --depth 1 --no-tags https://github.com/santoshmudenur/XOR-gate-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/474052154
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Half_Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/474107381
git clone --depth 1 --no-tags https://github.com/ninadshenvi/GCD_FSM_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474100774
git clone --depth 1 --no-tags https://github.com/ninadshenvi/PIPELINE_1.git f:/verilog_sva_gh_scraper/data/full_repos/474109584
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/memory_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474135635
git clone --depth 1 --no-tags https://github.com/JinFuuMugen/kuznetchik.git f:/verilog_sva_gh_scraper/data/full_repos/474192946
git clone --depth 1 --no-tags https://github.com/sicajc/2018_IMAGE_DISPLAY_CTR.git f:/verilog_sva_gh_scraper/data/full_repos/473990985
git clone --depth 1 --no-tags https://github.com/ruisheng1/1410932021.git f:/verilog_sva_gh_scraper/data/full_repos/474011666
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/256x32_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/473786918
git clone --depth 1 --no-tags https://github.com/01fe20bec404/PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/473954184
git clone --depth 1 --no-tags https://github.com/Mahalasu/VLSI_Final_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/470453452
git clone --depth 1 --no-tags https://github.com/Markay12/Lab3_SwordFSM.git f:/verilog_sva_gh_scraper/data/full_repos/470361182
git clone --depth 1 --no-tags https://github.com/1y1c0c8/IC_Contest2022_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/470984489
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/Singel_Cycled_MIPS_Processor_Harvard_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/471157823
git clone --depth 1 --no-tags https://github.com/vedi97/Scalable-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/471124074
git clone --depth 1 --no-tags https://github.com/pipipipi2002/EE2026-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/473421529
git clone --depth 1 --no-tags https://github.com/yizhiyuzishao/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/472594583
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/3-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/473202847
git clone --depth 1 --no-tags https://github.com/yousefosama654/Verilog-PTS.git f:/verilog_sva_gh_scraper/data/full_repos/473388911
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/PARKING_SYSTEM.git f:/verilog_sva_gh_scraper/data/full_repos/472706950
git clone --depth 1 --no-tags https://github.com/01fe20bec408/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/473055483
git clone --depth 1 --no-tags https://github.com/yatingliu2019/HDLBits-Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/473945191
git clone --depth 1 --no-tags https://github.com/ranzbak/ili9431demo.git f:/verilog_sva_gh_scraper/data/full_repos/474364957
git clone --depth 1 --no-tags https://github.com/IsmaelElsharkawi/caravel_example.git f:/verilog_sva_gh_scraper/data/full_repos/473322203
git clone --depth 1 --no-tags https://github.com/SabaFathi/FullAdder_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/469129654
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/gcd.git f:/verilog_sva_gh_scraper/data/full_repos/472806303
git clone --depth 1 --no-tags https://github.com/vinodhiniceg/LVDT_Readout.git f:/verilog_sva_gh_scraper/data/full_repos/473058174
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/caravel_vtc_tapeout_mpw5.git f:/verilog_sva_gh_scraper/data/full_repos/471889291
git clone --depth 1 --no-tags https://github.com/dils2k/processor.git f:/verilog_sva_gh_scraper/data/full_repos/472835834
git clone --depth 1 --no-tags https://github.com/ammadz789/Logic-and-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/472912918
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipE.git f:/verilog_sva_gh_scraper/data/full_repos/468783454
git clone --depth 1 --no-tags https://github.com/Alhelamene/test.git f:/verilog_sva_gh_scraper/data/full_repos/468655047
git clone --depth 1 --no-tags https://github.com/zhen-lz/buaa-co.git f:/verilog_sva_gh_scraper/data/full_repos/472031678
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/472709085
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/472706083
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/472442522
git clone --depth 1 --no-tags https://github.com/charan8095181918/mux_2-1.git f:/verilog_sva_gh_scraper/data/full_repos/472069088
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Sequence_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/472043282
git clone --depth 1 --no-tags https://github.com/barakhoffer/mpw_reram.git f:/verilog_sva_gh_scraper/data/full_repos/472042261
git clone --depth 1 --no-tags https://github.com/josephdprince/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/473306388
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Ripple-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/474238900
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/474238110
git clone --depth 1 --no-tags https://github.com/grifatron/Lab6CA.git f:/verilog_sva_gh_scraper/data/full_repos/473628325
git clone --depth 1 --no-tags https://github.com/gerardofisch/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/474904887
git clone --depth 1 --no-tags https://github.com/KHermanUBB/KHermanUBB-SonarOnChip-MPW6.git f:/verilog_sva_gh_scraper/data/full_repos/475105514
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/JK-Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/474235837
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Sequence_detecor.git f:/verilog_sva_gh_scraper/data/full_repos/474144567
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Assignment_2.git f:/verilog_sva_gh_scraper/data/full_repos/474153405
git clone --depth 1 --no-tags https://github.com/TangChiaHui/homework.git f:/verilog_sva_gh_scraper/data/full_repos/473520641
git clone --depth 1 --no-tags https://github.com/gavinritt3r/ComparchLab5.git f:/verilog_sva_gh_scraper/data/full_repos/473661078
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/474115407
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Assignment-2_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/474110067
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Tik_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/474363384
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Assignment-1.git f:/verilog_sva_gh_scraper/data/full_repos/474365372
git clone --depth 1 --no-tags https://github.com/jasper-favis/system-level-design-small-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/473733258
git clone --depth 1 --no-tags https://github.com/ykhodke/ECE260B_project.git f:/verilog_sva_gh_scraper/data/full_repos/470773316
git clone --depth 1 --no-tags https://github.com/vlasikov/motor_for_print.git f:/verilog_sva_gh_scraper/data/full_repos/468664715
git clone --depth 1 --no-tags https://github.com/Thomas164-cadu/circuit_verilog_digital_system.git f:/verilog_sva_gh_scraper/data/full_repos/469399348
git clone --depth 1 --no-tags https://github.com/Gaon-Choi/ITE4003.git f:/verilog_sva_gh_scraper/data/full_repos/468612001
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/ASSIGNMENT2.git f:/verilog_sva_gh_scraper/data/full_repos/474407788
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Assignment_2.git f:/verilog_sva_gh_scraper/data/full_repos/474554943
git clone --depth 1 --no-tags https://github.com/aditiangadi/multi.git f:/verilog_sva_gh_scraper/data/full_repos/472204104
git clone --depth 1 --no-tags https://github.com/nzcsx/ECE241-Space-Combat.git f:/verilog_sva_gh_scraper/data/full_repos/472184066
git clone --depth 1 --no-tags https://github.com/Daneshwari13/adld.git f:/verilog_sva_gh_scraper/data/full_repos/473221566
git clone --depth 1 --no-tags https://github.com/tianjingxiao/Basic-physiological-parameter-monitor-system-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/472968079
git clone --depth 1 --no-tags https://github.com/yuvalelb/UART-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472080200
git clone --depth 1 --no-tags https://github.com/hoanglong2000tc/Neuron_Grid.git f:/verilog_sva_gh_scraper/data/full_repos/473523820
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw1.git f:/verilog_sva_gh_scraper/data/full_repos/473603585
git clone --depth 1 --no-tags https://github.com/luca0107/fpga_first.git f:/verilog_sva_gh_scraper/data/full_repos/473559598
git clone --depth 1 --no-tags https://github.com/01fe20bec403/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/473662323
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Assignment-1---Parking-System-.git f:/verilog_sva_gh_scraper/data/full_repos/473665320
git clone --depth 1 --no-tags https://github.com/zhizhou57/computer_organization.git f:/verilog_sva_gh_scraper/data/full_repos/472357133
git clone --depth 1 --no-tags https://github.com/RobertGajda/PRUC_projekt.git f:/verilog_sva_gh_scraper/data/full_repos/472424542
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/472472119
git clone --depth 1 --no-tags https://github.com/MohamedH-Adly/SPI-slave.git f:/verilog_sva_gh_scraper/data/full_repos/472440821
git clone --depth 1 --no-tags https://github.com/BigNixon/uar_nios2.git f:/verilog_sva_gh_scraper/data/full_repos/472535610
git clone --depth 1 --no-tags https://github.com/6Kotnk/async_fib2.git f:/verilog_sva_gh_scraper/data/full_repos/472622808
git clone --depth 1 --no-tags https://github.com/lukanemsi/Computer_Architect-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/473907866
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/473772183
git clone --depth 1 --no-tags https://github.com/ZzX1ng/ME_Circuit_Design.git f:/verilog_sva_gh_scraper/data/full_repos/469080355
git clone --depth 1 --no-tags https://github.com/kaveripriyap/fpga-16-bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/469312749
git clone --depth 1 --no-tags https://github.com/fjmcde/hexDriver-DE-10-Lite-.git f:/verilog_sva_gh_scraper/data/full_repos/469006105
git clone --depth 1 --no-tags https://github.com/natalia1310/Maze-solver.git f:/verilog_sva_gh_scraper/data/full_repos/469057032
git clone --depth 1 --no-tags https://github.com/arka84/I2C_ADS113.git f:/verilog_sva_gh_scraper/data/full_repos/468629026
git clone --depth 1 --no-tags https://github.com/chihyu1206/CCU-DDLab2019.git f:/verilog_sva_gh_scraper/data/full_repos/468774327
git clone --depth 1 --no-tags https://github.com/DevinGoodwin/Portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/469391314
git clone --depth 1 --no-tags https://github.com/alok4020/Vivado_Automation_Script.git f:/verilog_sva_gh_scraper/data/full_repos/469437928
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/MIPS_Processor_Test.git f:/verilog_sva_gh_scraper/data/full_repos/471160934
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/471166159
git clone --depth 1 --no-tags https://github.com/JeremyEngineer/VerilogExampleProject.git f:/verilog_sva_gh_scraper/data/full_repos/471535671
git clone --depth 1 --no-tags https://github.com/phong2372/MIPS-Processor-32-BIT.git f:/verilog_sva_gh_scraper/data/full_repos/470660732
git clone --depth 1 --no-tags https://github.com/shkim1104/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/470456870
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Or-gate-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/474051083
