timestamp 1757846223
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "clk" 2 -473 -113 -473 -113 m2
port "comp_in" 4 -201 9462 -201 9462 m2
port "d0" 10 28012 19501 28012 19501 m2
port "d1" 9 23968 19504 23968 19504 m2
port "d2" 8 19926 19501 19926 19501 m2
port "d3" 7 15885 19501 15885 19501 m2
port "d5" 5 7734 19504 7734 19504 m2
port "d4" 6 11789 19501 11789 19501 m2
port "reset" 3 -201 8954 -201 8954 m2
port "vdd" 0 19630 18385 19630 18385 m5
port "vss" 1 15578 30 15578 30 m4
node "a_25372_443#" 12 34.5733 25372 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_443#" 12 97.7557 25188 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_443#" 12 34.5733 21330 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_443#" 12 97.7557 21146 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_443#" 12 34.5733 17288 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_443#" 12 97.7557 17104 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_443#" 12 34.5733 13246 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_443#" 12 97.7557 13062 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_443#" 12 34.5733 9204 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_443#" 12 97.7557 9020 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_443#" 12 34.5733 5162 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_443#" 12 97.7557 4978 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_1150_443#" 12 49.0684 1150 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_966_443#" 12 111.064 966 443 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26858_2649#" 12 40.4026 26858 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26674_2649#" 12 103.585 26674 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25372_2648#" 12 34.5733 25372 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_2648#" 12 97.7557 25188 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22816_2649#" 12 40.4026 22816 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22632_2649#" 12 103.585 22632 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_2648#" 12 34.5733 21330 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_2648#" 12 97.7557 21146 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18774_2649#" 12 40.4026 18774 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18590_2649#" 12 103.585 18590 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_2648#" 12 34.5733 17288 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_2648#" 12 97.7557 17104 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14732_2649#" 12 40.4026 14732 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14548_2649#" 12 103.585 14548 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_2648#" 12 34.5733 13246 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_2648#" 12 97.7557 13062 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10690_2649#" 12 40.4026 10690 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10506_2649#" 12 103.585 10506 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_2648#" 12 34.5733 9204 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_2648#" 12 97.7557 9020 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6648_2649#" 12 40.4026 6648 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6464_2649#" 12 103.585 6464 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_2648#" 12 34.5733 5162 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_2648#" 12 97.7557 4978 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_2636_2649#" 12 40.4026 2636 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_2452_2649#" 12 103.585 2452 2649 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_1150_2648#" 12 34.5733 1150 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_966_2648#" 12 97.7557 966 2648 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "dffrs_5.nand3_8.C" 364 2909.07 25108 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_5.nand3_8.C" "dffrs_5.nand3_6.Z"
equiv "dffrs_5.nand3_8.C" "dffrs_5.nand3_7.B"
node "dffrs_4.nand3_8.C" 364 2909.07 21066 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_4.nand3_8.C" "dffrs_4.nand3_6.Z"
equiv "dffrs_4.nand3_8.C" "dffrs_4.nand3_7.B"
node "dffrs_3.nand3_8.C" 364 2909.07 17024 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_3.nand3_8.C" "dffrs_3.nand3_6.Z"
equiv "dffrs_3.nand3_8.C" "dffrs_3.nand3_7.B"
node "dffrs_2.nand3_8.C" 364 2909.07 12982 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_2.nand3_8.C" "dffrs_2.nand3_6.Z"
equiv "dffrs_2.nand3_8.C" "dffrs_2.nand3_7.B"
node "dffrs_1.nand3_8.C" 364 2909.07 8940 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_1.nand3_8.C" "dffrs_1.nand3_6.Z"
equiv "dffrs_1.nand3_8.C" "dffrs_1.nand3_7.B"
node "dffrs_0.nand3_8.C" 364 2908.85 4898 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_0.nand3_8.C" "dffrs_0.nand3_6.Z"
equiv "dffrs_0.nand3_8.C" "dffrs_0.nand3_7.B"
node "dffrs_13.nand3_8.C" 364 2973.08 886 351 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_13.nand3_8.C" "dffrs_13.nand3_6.Z"
equiv "dffrs_13.nand3_8.C" "dffrs_13.nand3_7.B"
node "a_26858_4853#" 12 34.563 26858 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26674_4853#" 12 97.7454 26674 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25372_4853#" 12 35.4653 25372 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_4853#" 12 98.6478 25188 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22816_4853#" 12 34.563 22816 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22632_4853#" 12 97.7454 22632 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_4853#" 12 35.4653 21330 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_4853#" 12 98.6478 21146 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18774_4853#" 12 34.563 18774 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18590_4853#" 12 97.7454 18590 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_4853#" 12 35.4653 17288 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_4853#" 12 98.6478 17104 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14732_4853#" 12 34.563 14732 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14548_4853#" 12 97.7454 14548 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_4853#" 12 35.4653 13246 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_4853#" 12 98.6478 13062 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10690_4853#" 12 34.563 10690 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10506_4853#" 12 97.7454 10506 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_4853#" 12 35.4653 9204 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_4853#" 12 98.6478 9020 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6648_4853#" 12 34.563 6648 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6464_4853#" 12 97.7454 6464 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_4853#" 12 35.4653 5162 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_4853#" 12 98.6478 4978 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_2636_4853#" 12 34.563 2636 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_2452_4853#" 12 97.7454 2452 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_1150_4853#" 12 35.4653 1150 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_966_4853#" 12 98.6478 966 4853 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "dffrs_5.Q" 231 2284.75 26594 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265788 10526 246252 7496 0 0 0 0 0 0
equiv "dffrs_5.Q" "dffrs_5.nand3_2.Z"
equiv "dffrs_5.Q" "dffrs_5.nand3_7.C"
node "dffrs_4.Q" 374 4160.74 22552 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428396 16798 536236 18008 0 0 0 0 0 0
equiv "dffrs_4.Q" "dffrs_5.nand3_8.A"
equiv "dffrs_4.Q" "dffrs_5.d"
equiv "dffrs_4.Q" "dffrs_4.nand3_2.Z"
equiv "dffrs_4.Q" "dffrs_4.nand3_7.C"
node "dffrs_4.d" 374 4160.74 18510 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428396 16798 536236 18008 0 0 0 0 0 0
equiv "dffrs_4.d" "dffrs_3.nand3_2.Z"
equiv "dffrs_4.d" "dffrs_3.nand3_7.C"
equiv "dffrs_4.d" "dffrs_3.Q"
equiv "dffrs_4.d" "dffrs_4.nand3_8.A"
node "dffrs_2.Q" 374 4160.74 14468 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428396 16798 536236 18008 0 0 0 0 0 0
equiv "dffrs_2.Q" "dffrs_3.nand3_8.A"
equiv "dffrs_2.Q" "dffrs_3.d"
equiv "dffrs_2.Q" "dffrs_2.nand3_2.Z"
equiv "dffrs_2.Q" "dffrs_2.nand3_7.C"
node "dffrs_2.d" 374 4160.74 10426 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428396 16798 536236 18008 0 0 0 0 0 0
equiv "dffrs_2.d" "dffrs_1.nand3_2.Z"
equiv "dffrs_2.d" "dffrs_1.nand3_7.C"
equiv "dffrs_2.d" "dffrs_1.Q"
equiv "dffrs_2.d" "dffrs_2.nand3_8.A"
node "dffrs_0.Q" 374 4160.74 6384 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428396 16798 536236 18008 0 0 0 0 0 0
equiv "dffrs_0.Q" "dffrs_1.nand3_8.A"
equiv "dffrs_0.Q" "dffrs_1.d"
equiv "dffrs_0.Q" "dffrs_0.nand3_2.Z"
equiv "dffrs_0.Q" "dffrs_0.nand3_7.C"
node "dffrs_0.d" 374 4100.99 2372 2557 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 426476 16738 535436 17988 0 0 0 0 0 0
equiv "dffrs_0.d" "dffrs_13.nand3_2.Z"
equiv "dffrs_0.d" "dffrs_13.nand3_7.C"
equiv "dffrs_0.d" "dffrs_13.Q"
equiv "dffrs_0.d" "dffrs_0.nand3_8.A"
node "clk" 1953 36741.3 -473 -113 m2 0 0 0 0 0 0 0 0 0 0 0 0 1196160 34384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2114056 81570 2415176 87642 2426800 48736 0 0 0 0
equiv "clk" "dffrs_5.nand3_1.A"
equiv "clk" "dffrs_5.nand3_6.B"
equiv "clk" "dffrs_5.clk"
equiv "clk" "dffrs_3.nand3_1.A"
equiv "clk" "dffrs_3.nand3_6.B"
equiv "clk" "dffrs_3.clk"
equiv "clk" "dffrs_4.nand3_1.A"
equiv "clk" "dffrs_4.nand3_6.B"
equiv "clk" "dffrs_4.clk"
equiv "clk" "dffrs_1.nand3_1.A"
equiv "clk" "dffrs_1.nand3_6.B"
equiv "clk" "dffrs_1.clk"
equiv "clk" "dffrs_2.nand3_1.A"
equiv "clk" "dffrs_2.nand3_6.B"
equiv "clk" "dffrs_2.clk"
equiv "clk" "dffrs_13.nand3_1.A"
equiv "clk" "dffrs_13.nand3_6.B"
equiv "clk" "dffrs_13.clk"
equiv "clk" "dffrs_0.nand3_1.A"
equiv "clk" "dffrs_0.nand3_6.B"
equiv "clk" "dffrs_0.clk"
node "a_25372_7058#" 12 34.5733 25372 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_7058#" 12 97.7557 25188 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_7058#" 12 34.5733 21330 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_7058#" 12 97.7557 21146 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_7058#" 12 34.5733 17288 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_7058#" 12 97.7557 17104 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_7058#" 12 34.5733 13246 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_7058#" 12 97.7557 13062 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_7058#" 12 34.5733 9204 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_7058#" 12 97.7557 9020 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_7058#" 12 34.5733 5162 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_7058#" 12 97.7557 4978 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_1150_7058#" 12 34.5733 1150 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_966_7058#" 12 97.7557 966 7058 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "dffrs_5.nand3_1.C" 231 2401.75 25108 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_5.nand3_1.C" "dffrs_5.nand3_0.Z"
node "dffrs_5.nand3_6.C" 503 5053.18 25108 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_5.nand3_6.C" "dffrs_5.nand3_0.A"
equiv "dffrs_5.nand3_6.C" "dffrs_5.nand3_1.Z"
equiv "dffrs_5.nand3_6.C" "dffrs_5.nand3_2.B"
node "dffrs_5.nand3_8.Z" 373 5018.59 25188 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_5.nand3_8.Z" "dffrs_5.nand3_0.B"
equiv "dffrs_5.nand3_8.Z" "dffrs_5.nand3_6.A"
node "dffrs_4.nand3_1.C" 231 2401.75 21066 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_4.nand3_1.C" "dffrs_4.nand3_0.Z"
node "dffrs_4.nand3_6.C" 503 5053.33 21066 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_4.nand3_6.C" "dffrs_4.nand3_0.A"
equiv "dffrs_4.nand3_6.C" "dffrs_4.nand3_1.Z"
equiv "dffrs_4.nand3_6.C" "dffrs_4.nand3_2.B"
node "dffrs_4.nand3_8.Z" 373 5019.42 21146 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_4.nand3_8.Z" "dffrs_4.nand3_0.B"
equiv "dffrs_4.nand3_8.Z" "dffrs_4.nand3_6.A"
node "dffrs_3.nand3_1.C" 231 2401.75 17024 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_3.nand3_1.C" "dffrs_3.nand3_0.Z"
node "dffrs_3.nand3_6.C" 503 5053.33 17024 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_3.nand3_6.C" "dffrs_3.nand3_0.A"
equiv "dffrs_3.nand3_6.C" "dffrs_3.nand3_1.Z"
equiv "dffrs_3.nand3_6.C" "dffrs_3.nand3_2.B"
node "dffrs_3.nand3_8.Z" 373 5019.42 17104 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_3.nand3_8.Z" "dffrs_3.nand3_0.B"
equiv "dffrs_3.nand3_8.Z" "dffrs_3.nand3_6.A"
node "dffrs_2.nand3_1.C" 231 2401.75 12982 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_2.nand3_1.C" "dffrs_2.nand3_0.Z"
node "dffrs_2.nand3_6.C" 503 5053.33 12982 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_2.nand3_6.C" "dffrs_2.nand3_0.A"
equiv "dffrs_2.nand3_6.C" "dffrs_2.nand3_1.Z"
equiv "dffrs_2.nand3_6.C" "dffrs_2.nand3_2.B"
node "dffrs_2.nand3_8.Z" 373 5019.42 13062 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_2.nand3_8.Z" "dffrs_2.nand3_0.B"
equiv "dffrs_2.nand3_8.Z" "dffrs_2.nand3_6.A"
node "dffrs_1.nand3_1.C" 231 2401.75 8940 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_1.nand3_1.C" "dffrs_1.nand3_0.Z"
node "dffrs_1.nand3_6.C" 503 5053.33 8940 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_1.nand3_6.C" "dffrs_1.nand3_0.A"
equiv "dffrs_1.nand3_6.C" "dffrs_1.nand3_1.Z"
equiv "dffrs_1.nand3_6.C" "dffrs_1.nand3_2.B"
node "dffrs_1.nand3_8.Z" 373 5019.42 9020 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_1.nand3_8.Z" "dffrs_1.nand3_0.B"
equiv "dffrs_1.nand3_8.Z" "dffrs_1.nand3_6.A"
node "dffrs_0.nand3_1.C" 231 2400.41 4898 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_0.nand3_1.C" "dffrs_0.nand3_0.Z"
node "dffrs_0.nand3_6.C" 503 5053.22 4898 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_0.nand3_6.C" "dffrs_0.nand3_0.A"
equiv "dffrs_0.nand3_6.C" "dffrs_0.nand3_1.Z"
equiv "dffrs_0.nand3_6.C" "dffrs_0.nand3_2.B"
node "dffrs_0.nand3_8.Z" 373 5004.75 4978 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_0.nand3_8.Z" "dffrs_0.nand3_0.B"
equiv "dffrs_0.nand3_8.Z" "dffrs_0.nand3_6.A"
node "dffrs_13.nand3_1.C" 231 2386.34 886 4761 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_13.nand3_1.C" "dffrs_13.nand3_0.Z"
node "dffrs_13.nand3_6.C" 503 5028.21 886 2556 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_13.nand3_6.C" "dffrs_13.nand3_0.A"
equiv "dffrs_13.nand3_6.C" "dffrs_13.nand3_1.Z"
equiv "dffrs_13.nand3_6.C" "dffrs_13.nand3_2.B"
node "dffrs_13.nand3_8.Z" 373 5479.69 966 1303 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_13.nand3_8.Z" "dffrs_13.nand3_0.B"
equiv "dffrs_13.nand3_8.Z" "dffrs_13.nand3_6.A"
node "a_29414_10019#" 12 49.0684 29414 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_29230_10019#" 12 111.064 29230 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25372_10019#" 12 34.5733 25372 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_10019#" 12 97.7557 25188 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_10019#" 12 34.5733 21330 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_10019#" 12 97.7557 21146 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_10019#" 12 34.5733 17288 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_10019#" 12 97.7557 17104 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_10019#" 12 34.5733 13246 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_10019#" 12 97.7557 13062 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_10019#" 12 34.5733 9204 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_10019#" 12 97.7557 9020 10019 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_10022#" 12 34.5733 5162 10022 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_10022#" 12 97.7557 4978 10022 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "comp_in" 828 23943.2 -201 9462 m2 0 0 0 0 0 0 0 0 0 0 0 0 512640 14736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 858576 33564 626208 23168 2358800 47376 0 0 0 0
equiv "comp_in" "dffrs_11.nand3_8.A"
equiv "comp_in" "dffrs_11.d"
equiv "comp_in" "dffrs_9.nand3_8.A"
equiv "comp_in" "dffrs_9.d"
equiv "comp_in" "dffrs_10.nand3_8.A"
equiv "comp_in" "dffrs_10.d"
equiv "comp_in" "dffrs_7.nand3_8.A"
equiv "comp_in" "dffrs_7.d"
equiv "comp_in" "dffrs_8.nand3_8.A"
equiv "comp_in" "dffrs_8.d"
equiv "comp_in" "dffrs_14.nand3_8.A"
equiv "comp_in" "dffrs_14.d"
node "a_30900_12225#" 12 40.4026 30900 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_30716_12225#" 12 103.585 30716 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_29414_12224#" 12 35.7601 29414 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_29230_12224#" 12 98.9425 29230 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26858_12225#" 12 40.4026 26858 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26674_12225#" 12 103.585 26674 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25372_12224#" 12 34.5733 25372 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_12224#" 12 97.7557 25188 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22816_12225#" 12 40.4026 22816 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22632_12225#" 12 103.585 22632 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_12224#" 12 34.5733 21330 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_12224#" 12 97.7557 21146 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18774_12225#" 12 40.4026 18774 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18590_12225#" 12 103.585 18590 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_12224#" 12 34.5733 17288 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_12224#" 12 97.7557 17104 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14732_12225#" 12 40.4026 14732 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14548_12225#" 12 103.585 14548 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_12224#" 12 34.5733 13246 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_12224#" 12 97.7557 13062 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10690_12225#" 12 40.4026 10690 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10506_12225#" 12 103.585 10506 12225 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_12224#" 12 34.5733 9204 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_12224#" 12 97.7557 9020 12224 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6648_12228#" 12 40.4026 6648 12228 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6464_12228#" 12 103.585 6464 12228 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_12227#" 12 34.5733 5162 12227 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_12227#" 12 97.7557 4978 12227 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "dffrs_12.nand3_8.C" 364 3090.22 29150 9927 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_12.nand3_8.C" "dffrs_12.nand3_6.Z"
equiv "dffrs_12.nand3_8.C" "dffrs_12.nand3_7.B"
node "dffrs_11.nand3_8.C" 364 2914 25108 9927 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_11.nand3_8.C" "dffrs_11.nand3_6.Z"
equiv "dffrs_11.nand3_8.C" "dffrs_11.nand3_7.B"
node "dffrs_10.nand3_8.C" 364 2913.84 21066 9927 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_10.nand3_8.C" "dffrs_10.nand3_6.Z"
equiv "dffrs_10.nand3_8.C" "dffrs_10.nand3_7.B"
node "dffrs_9.nand3_8.C" 364 2913.84 17024 9927 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_9.nand3_8.C" "dffrs_9.nand3_6.Z"
equiv "dffrs_9.nand3_8.C" "dffrs_9.nand3_7.B"
node "dffrs_8.nand3_8.C" 364 2913.84 12982 9927 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_8.nand3_8.C" "dffrs_8.nand3_6.Z"
equiv "dffrs_8.nand3_8.C" "dffrs_8.nand3_7.B"
node "dffrs_7.nand3_8.C" 364 2913.84 8940 9927 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_7.nand3_8.C" "dffrs_7.nand3_6.Z"
equiv "dffrs_7.nand3_8.C" "dffrs_7.nand3_7.B"
node "dffrs_14.nand3_8.C" 364 2881.33 4898 9930 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
equiv "dffrs_14.nand3_8.C" "dffrs_14.nand3_6.Z"
equiv "dffrs_14.nand3_8.C" "dffrs_14.nand3_7.B"
node "a_30900_14429#" 12 34.563 30900 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_30716_14429#" 12 97.7454 30716 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_29414_14429#" 12 49.9604 29414 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_29230_14429#" 12 111.956 29230 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26858_14429#" 12 34.563 26858 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_26674_14429#" 12 97.7454 26674 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25372_14429#" 12 35.4653 25372 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_14429#" 12 98.6478 25188 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22816_14429#" 12 34.563 22816 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_22632_14429#" 12 97.7454 22632 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_14429#" 12 35.4653 21330 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_14429#" 12 98.6478 21146 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18774_14429#" 12 34.563 18774 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18590_14429#" 12 97.7454 18590 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_14429#" 12 35.4653 17288 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_14429#" 12 98.6478 17104 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14732_14429#" 12 34.563 14732 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_14548_14429#" 12 97.7454 14548 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_14429#" 12 35.4653 13246 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_14429#" 12 98.6478 13062 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10690_14429#" 12 34.563 10690 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_10506_14429#" 12 97.7454 10506 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_14429#" 12 35.4653 9204 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_14429#" 12 98.6478 9020 14429 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6648_14432#" 12 34.563 6648 14432 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_6464_14432#" 12 97.7454 6464 14432 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_14432#" 12 35.4653 5162 14432 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_14432#" 12 98.6478 4978 14432 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "dffrs_12.Qb" 232 3177.36 30716 13085 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_12.Qb" "dffrs_12.nand3_2.A"
equiv "dffrs_12.Qb" "dffrs_12.nand3_7.Z"
node "dffrs_11.Qb" 232 2976.04 26674 13085 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_11.Qb" "dffrs_11.nand3_2.A"
equiv "dffrs_11.Qb" "dffrs_11.nand3_7.Z"
node "dffrs_12.Q" 529 9674.15 25292 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1032208 38856 788344 27196 0 0 0 0 0 0
equiv "dffrs_12.Q" "dffrs_11.nand3_1.A"
equiv "dffrs_12.Q" "dffrs_11.nand3_6.B"
equiv "dffrs_12.Q" "dffrs_11.clk"
equiv "dffrs_12.Q" "dffrs_12.nand3_2.Z"
equiv "dffrs_12.Q" "dffrs_12.nand3_7.C"
node "dffrs_10.Qb" 232 2962.37 22632 13085 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_10.Qb" "dffrs_10.nand3_2.A"
equiv "dffrs_10.Qb" "dffrs_10.nand3_7.Z"
node "d0" 531 9347.51 28012 19501 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1031508 38836 850028 29404 0 0 0 0 0 0
equiv "d0" "dffrs_11.nand3_2.Z"
equiv "d0" "dffrs_11.nand3_7.C"
equiv "d0" "dffrs_11.Q"
equiv "d0" "dffrs_10.nand3_1.A"
equiv "d0" "dffrs_10.nand3_6.B"
equiv "d0" "dffrs_10.clk"
node "dffrs_9.Qb" 232 2962.37 18590 13085 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_9.Qb" "dffrs_9.nand3_2.A"
equiv "dffrs_9.Qb" "dffrs_9.nand3_7.Z"
node "d1" 531 9099.32 23968 19504 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1031508 38836 860052 29762 0 0 0 0 0 0
equiv "d1" "dffrs_9.nand3_1.A"
equiv "d1" "dffrs_9.nand3_6.B"
equiv "d1" "dffrs_9.clk"
equiv "d1" "dffrs_10.nand3_2.Z"
equiv "d1" "dffrs_10.nand3_7.C"
equiv "d1" "dffrs_10.Q"
node "dffrs_8.Qb" 232 2962.37 14548 13085 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_8.Qb" "dffrs_8.nand3_2.A"
equiv "dffrs_8.Qb" "dffrs_8.nand3_7.Z"
node "d2" 531 9560.88 19926 19501 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1031508 38836 869740 30108 0 0 0 0 0 0
equiv "d2" "dffrs_9.nand3_2.Z"
equiv "d2" "dffrs_9.nand3_7.C"
equiv "d2" "dffrs_9.Q"
equiv "d2" "dffrs_8.nand3_1.A"
equiv "d2" "dffrs_8.nand3_6.B"
equiv "d2" "dffrs_8.clk"
node "dffrs_7.Qb" 232 2962.36 10506 13085 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_7.Qb" "dffrs_7.nand3_2.A"
equiv "dffrs_7.Qb" "dffrs_7.nand3_7.Z"
node "d3" 530 9044.12 15885 19501 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1031508 38836 840172 29052 0 0 0 0 0 0
equiv "d3" "dffrs_7.nand3_1.A"
equiv "d3" "dffrs_7.nand3_6.B"
equiv "d3" "dffrs_7.clk"
equiv "d3" "dffrs_8.nand3_2.Z"
equiv "d3" "dffrs_8.nand3_7.C"
equiv "d3" "dffrs_8.Q"
node "d5" 240 3684.4 7734 19504 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 297008 11634 503824 16800 0 0 0 0 0 0
equiv "d5" "dffrs_14.nand3_2.Z"
equiv "d5" "dffrs_14.nand3_7.C"
equiv "d5" "dffrs_14.Q"
node "dffrs_14.Qb" 232 2962.38 6464 13088 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
equiv "dffrs_14.Qb" "dffrs_14.nand3_2.A"
equiv "dffrs_14.Qb" "dffrs_14.nand3_7.Z"
node "d4" 531 9494.79 11789 19501 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1031508 38836 849860 29398 0 0 0 0 0 0
equiv "d4" "dffrs_7.nand3_2.Z"
equiv "d4" "dffrs_7.nand3_7.C"
equiv "d4" "dffrs_7.Q"
equiv "d4" "dffrs_14.nand3_1.A"
equiv "d4" "dffrs_14.nand3_6.B"
equiv "d4" "dffrs_14.clk"
node "reset" 5803 109756 -201 8954 m2 0 0 0 0 0 0 0 0 0 0 0 0 3503040 100696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7422888 284798 8963704 324670 2817628 56554 0 0 0 0
equiv "reset" "dffrs_11.nand3_1.B"
equiv "reset" "dffrs_11.nand3_7.A"
equiv "reset" "dffrs_11.nand3_8.B"
equiv "reset" "dffrs_11.resetb"
equiv "reset" "dffrs_12.nand3_1.B"
equiv "reset" "dffrs_12.nand3_7.A"
equiv "reset" "dffrs_12.nand3_8.B"
equiv "reset" "dffrs_12.resetb"
equiv "reset" "dffrs_9.nand3_1.B"
equiv "reset" "dffrs_9.nand3_7.A"
equiv "reset" "dffrs_9.nand3_8.B"
equiv "reset" "dffrs_9.resetb"
equiv "reset" "dffrs_10.nand3_1.B"
equiv "reset" "dffrs_10.nand3_7.A"
equiv "reset" "dffrs_10.nand3_8.B"
equiv "reset" "dffrs_10.resetb"
equiv "reset" "dffrs_7.nand3_1.B"
equiv "reset" "dffrs_7.nand3_7.A"
equiv "reset" "dffrs_7.nand3_8.B"
equiv "reset" "dffrs_7.resetb"
equiv "reset" "dffrs_8.nand3_1.B"
equiv "reset" "dffrs_8.nand3_7.A"
equiv "reset" "dffrs_8.nand3_8.B"
equiv "reset" "dffrs_8.resetb"
equiv "reset" "dffrs_14.nand3_1.B"
equiv "reset" "dffrs_14.nand3_7.A"
equiv "reset" "dffrs_14.nand3_8.B"
equiv "reset" "dffrs_14.resetb"
equiv "reset" "dffrs_5.nand3_1.B"
equiv "reset" "dffrs_5.nand3_7.A"
equiv "reset" "dffrs_5.nand3_8.B"
equiv "reset" "dffrs_5.resetb"
equiv "reset" "dffrs_3.nand3_1.B"
equiv "reset" "dffrs_3.nand3_7.A"
equiv "reset" "dffrs_3.nand3_8.B"
equiv "reset" "dffrs_3.resetb"
equiv "reset" "dffrs_4.nand3_1.B"
equiv "reset" "dffrs_4.nand3_7.A"
equiv "reset" "dffrs_4.nand3_8.B"
equiv "reset" "dffrs_4.resetb"
equiv "reset" "dffrs_1.nand3_1.B"
equiv "reset" "dffrs_1.nand3_7.A"
equiv "reset" "dffrs_1.nand3_8.B"
equiv "reset" "dffrs_1.resetb"
equiv "reset" "dffrs_2.nand3_1.B"
equiv "reset" "dffrs_2.nand3_7.A"
equiv "reset" "dffrs_2.nand3_8.B"
equiv "reset" "dffrs_2.resetb"
equiv "reset" "dffrs_13.nand3_0.C"
equiv "reset" "dffrs_13.nand3_2.C"
equiv "reset" "dffrs_13.setb"
equiv "reset" "dffrs_0.nand3_1.B"
equiv "reset" "dffrs_0.nand3_7.A"
equiv "reset" "dffrs_0.nand3_8.B"
equiv "reset" "dffrs_0.resetb"
node "a_29414_16634#" 12 34.5733 29414 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_29230_16634#" 12 97.7557 29230 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25372_16634#" 12 34.5733 25372 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_25188_16634#" 12 97.7557 25188 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21330_16634#" 12 34.5733 21330 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_21146_16634#" 12 97.7557 21146 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17288_16634#" 12 34.5733 17288 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_17104_16634#" 12 97.7557 17104 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13246_16634#" 12 34.5733 13246 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_13062_16634#" 12 97.7557 13062 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9204_16634#" 12 34.5733 9204 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_9020_16634#" 12 97.7557 9020 16634 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_5162_16637#" 12 34.5733 5162 16637 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_4978_16637#" 12 97.7557 4978 16637 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "dffrs_12.nand3_1.C" 231 2499.17 29150 14337 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_12.nand3_1.C" "dffrs_12.nand3_0.Z"
node "dffrs_12.nand3_6.C" 503 6817.9 29150 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_12.nand3_6.C" "dffrs_12.nand3_0.A"
equiv "dffrs_12.nand3_6.C" "dffrs_12.nand3_1.Z"
equiv "dffrs_12.nand3_6.C" "dffrs_12.nand3_2.B"
node "dffrs_12.nand3_8.Z" 373 6608.94 29230 10879 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_12.nand3_8.Z" "dffrs_12.nand3_0.B"
equiv "dffrs_12.nand3_8.Z" "dffrs_12.nand3_6.A"
node "dffrs_5.Qb" 531 11295.9 26674 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 771340 29450 1130372 39210 0 0 0 0 0 0
equiv "dffrs_5.Qb" "dffrs_12.nand3_0.C"
equiv "dffrs_5.Qb" "dffrs_12.nand3_2.C"
equiv "dffrs_5.Qb" "dffrs_12.setb"
equiv "dffrs_5.Qb" "dffrs_5.nand3_2.A"
equiv "dffrs_5.Qb" "dffrs_5.nand3_7.Z"
node "dffrs_11.nand3_1.C" 231 2396.92 25108 14337 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_11.nand3_1.C" "dffrs_11.nand3_0.Z"
node "dffrs_11.nand3_6.C" 503 5051.93 25108 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_11.nand3_6.C" "dffrs_11.nand3_0.A"
equiv "dffrs_11.nand3_6.C" "dffrs_11.nand3_1.Z"
equiv "dffrs_11.nand3_6.C" "dffrs_11.nand3_2.B"
node "dffrs_11.nand3_8.Z" 373 4937.08 25188 10879 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_11.nand3_8.Z" "dffrs_11.nand3_0.B"
equiv "dffrs_11.nand3_8.Z" "dffrs_11.nand3_6.A"
node "dffrs_4.Qb" 531 10575 22632 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 771200 29450 1129672 39190 0 0 0 0 0 0
equiv "dffrs_4.Qb" "dffrs_11.nand3_0.C"
equiv "dffrs_4.Qb" "dffrs_11.nand3_2.C"
equiv "dffrs_4.Qb" "dffrs_11.setb"
equiv "dffrs_4.Qb" "dffrs_4.nand3_2.A"
equiv "dffrs_4.Qb" "dffrs_4.nand3_7.Z"
node "dffrs_10.nand3_1.C" 231 2397.05 21066 14337 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_10.nand3_1.C" "dffrs_10.nand3_0.Z"
node "dffrs_10.nand3_6.C" 503 5051.93 21066 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_10.nand3_6.C" "dffrs_10.nand3_0.A"
equiv "dffrs_10.nand3_6.C" "dffrs_10.nand3_1.Z"
equiv "dffrs_10.nand3_6.C" "dffrs_10.nand3_2.B"
node "dffrs_10.nand3_8.Z" 373 4937.04 21146 10879 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_10.nand3_8.Z" "dffrs_10.nand3_0.B"
equiv "dffrs_10.nand3_8.Z" "dffrs_10.nand3_6.A"
node "dffrs_3.Qb" 531 10643.4 18590 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 771200 29450 1129672 39190 0 0 0 0 0 0
equiv "dffrs_3.Qb" "dffrs_10.nand3_0.C"
equiv "dffrs_3.Qb" "dffrs_10.nand3_2.C"
equiv "dffrs_3.Qb" "dffrs_10.setb"
equiv "dffrs_3.Qb" "dffrs_3.nand3_2.A"
equiv "dffrs_3.Qb" "dffrs_3.nand3_7.Z"
node "dffrs_9.nand3_1.C" 231 2397.15 17024 14337 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_9.nand3_1.C" "dffrs_9.nand3_0.Z"
node "dffrs_9.nand3_6.C" 503 5051.93 17024 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_9.nand3_6.C" "dffrs_9.nand3_0.A"
equiv "dffrs_9.nand3_6.C" "dffrs_9.nand3_1.Z"
equiv "dffrs_9.nand3_6.C" "dffrs_9.nand3_2.B"
node "dffrs_9.nand3_8.Z" 373 4937.15 17104 10879 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_9.nand3_8.Z" "dffrs_9.nand3_0.B"
equiv "dffrs_9.nand3_8.Z" "dffrs_9.nand3_6.A"
node "dffrs_2.Qb" 531 10692 14548 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 771200 29450 1129672 39190 0 0 0 0 0 0
equiv "dffrs_2.Qb" "dffrs_9.nand3_0.C"
equiv "dffrs_2.Qb" "dffrs_9.nand3_2.C"
equiv "dffrs_2.Qb" "dffrs_9.setb"
equiv "dffrs_2.Qb" "dffrs_2.nand3_2.A"
equiv "dffrs_2.Qb" "dffrs_2.nand3_7.Z"
node "dffrs_8.nand3_1.C" 231 2397.14 12982 14337 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_8.nand3_1.C" "dffrs_8.nand3_0.Z"
node "dffrs_8.nand3_6.C" 503 5052.01 12982 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_8.nand3_6.C" "dffrs_8.nand3_0.A"
equiv "dffrs_8.nand3_6.C" "dffrs_8.nand3_1.Z"
equiv "dffrs_8.nand3_6.C" "dffrs_8.nand3_2.B"
node "dffrs_8.nand3_8.Z" 373 4937.03 13062 10879 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_8.nand3_8.Z" "dffrs_8.nand3_0.B"
equiv "dffrs_8.nand3_8.Z" "dffrs_8.nand3_6.A"
node "dffrs_1.Qb" 531 10527.9 10506 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 771200 29450 1129672 39190 0 0 0 0 0 0
equiv "dffrs_1.Qb" "dffrs_8.nand3_0.C"
equiv "dffrs_1.Qb" "dffrs_8.nand3_2.C"
equiv "dffrs_1.Qb" "dffrs_8.setb"
equiv "dffrs_1.Qb" "dffrs_1.nand3_2.A"
equiv "dffrs_1.Qb" "dffrs_1.nand3_7.Z"
node "dffrs_7.nand3_1.C" 231 2397.06 8940 14337 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_7.nand3_1.C" "dffrs_7.nand3_0.Z"
node "dffrs_7.nand3_6.C" 503 5052.03 8940 12132 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_7.nand3_6.C" "dffrs_7.nand3_0.A"
equiv "dffrs_7.nand3_6.C" "dffrs_7.nand3_1.Z"
equiv "dffrs_7.nand3_6.C" "dffrs_7.nand3_2.B"
node "dffrs_7.nand3_8.Z" 373 4936.93 9020 10879 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_7.nand3_8.Z" "dffrs_7.nand3_0.B"
equiv "dffrs_7.nand3_8.Z" "dffrs_7.nand3_6.A"
node "dffrs_0.Qb" 531 10521.8 6464 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 771200 29450 1129672 39190 0 0 0 0 0 0
equiv "dffrs_0.Qb" "dffrs_7.nand3_0.C"
equiv "dffrs_0.Qb" "dffrs_7.nand3_2.C"
equiv "dffrs_0.Qb" "dffrs_7.setb"
equiv "dffrs_0.Qb" "dffrs_0.nand3_2.A"
equiv "dffrs_0.Qb" "dffrs_0.nand3_7.Z"
node "dffrs_14.nand3_1.C" 231 2386.7 4898 14340 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
equiv "dffrs_14.nand3_1.C" "dffrs_14.nand3_0.Z"
node "dffrs_14.nand3_6.C" 503 5028.21 4898 12135 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
equiv "dffrs_14.nand3_6.C" "dffrs_14.nand3_0.A"
equiv "dffrs_14.nand3_6.C" "dffrs_14.nand3_1.Z"
equiv "dffrs_14.nand3_6.C" "dffrs_14.nand3_2.B"
node "dffrs_14.nand3_8.Z" 373 4889.84 4978 10882 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
equiv "dffrs_14.nand3_8.Z" "dffrs_14.nand3_0.B"
equiv "dffrs_14.nand3_8.Z" "dffrs_14.nand3_6.A"
node "dffrs_13.Qb" 531 9972.81 2452 3509 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 769520 29390 1129840 39196 0 0 0 0 0 0
equiv "dffrs_13.Qb" "dffrs_14.nand3_0.C"
equiv "dffrs_13.Qb" "dffrs_14.nand3_2.C"
equiv "dffrs_13.Qb" "dffrs_14.setb"
equiv "dffrs_13.Qb" "dffrs_13.nand3_2.A"
equiv "dffrs_13.Qb" "dffrs_13.nand3_7.Z"
node "vdd" 369410 824375 19630 18385 m5 73261440 313824 0 0 19692288 547008 8064000 200256 0 0 0 0 1281600 36840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15478256 574412 12142816 380442 568288 28868 568288 28868 502265676 102302
equiv "vdd" "dffrs_11.nand3_0.VDD"
equiv "vdd" "dffrs_11.nand3_1.VDD"
equiv "vdd" "dffrs_11.nand3_2.VDD"
equiv "vdd" "dffrs_11.nand3_6.VDD"
equiv "vdd" "dffrs_11.nand3_7.VDD"
equiv "vdd" "dffrs_11.nand3_8.VDD"
equiv "vdd" "dffrs_11.vdd"
equiv "vdd" "dffrs_12.nand3_0.VDD"
equiv "vdd" "dffrs_12.nand3_1.VDD"
equiv "vdd" "dffrs_12.nand3_2.VDD"
equiv "vdd" "dffrs_12.nand3_6.VDD"
equiv "vdd" "dffrs_12.nand3_7.VDD"
equiv "vdd" "dffrs_12.nand3_8.VDD"
equiv "vdd" "dffrs_12.vdd"
equiv "vdd" "dffrs_9.nand3_0.VDD"
equiv "vdd" "dffrs_9.nand3_1.VDD"
equiv "vdd" "dffrs_9.nand3_2.VDD"
equiv "vdd" "dffrs_9.nand3_6.VDD"
equiv "vdd" "dffrs_9.nand3_7.VDD"
equiv "vdd" "dffrs_9.nand3_8.VDD"
equiv "vdd" "dffrs_9.vdd"
equiv "vdd" "dffrs_10.nand3_0.VDD"
equiv "vdd" "dffrs_10.nand3_1.VDD"
equiv "vdd" "dffrs_10.nand3_2.VDD"
equiv "vdd" "dffrs_10.nand3_6.VDD"
equiv "vdd" "dffrs_10.nand3_7.VDD"
equiv "vdd" "dffrs_10.nand3_8.VDD"
equiv "vdd" "dffrs_10.vdd"
equiv "vdd" "dffrs_7.nand3_0.VDD"
equiv "vdd" "dffrs_7.nand3_1.VDD"
equiv "vdd" "dffrs_7.nand3_2.VDD"
equiv "vdd" "dffrs_7.nand3_6.VDD"
equiv "vdd" "dffrs_7.nand3_7.VDD"
equiv "vdd" "dffrs_7.nand3_8.VDD"
equiv "vdd" "dffrs_7.vdd"
equiv "vdd" "dffrs_8.nand3_0.VDD"
equiv "vdd" "dffrs_8.nand3_1.VDD"
equiv "vdd" "dffrs_8.nand3_2.VDD"
equiv "vdd" "dffrs_8.nand3_6.VDD"
equiv "vdd" "dffrs_8.nand3_7.VDD"
equiv "vdd" "dffrs_8.nand3_8.VDD"
equiv "vdd" "dffrs_8.vdd"
equiv "vdd" "dffrs_14.nand3_0.VDD"
equiv "vdd" "dffrs_14.nand3_1.VDD"
equiv "vdd" "dffrs_14.nand3_2.VDD"
equiv "vdd" "dffrs_14.nand3_6.VDD"
equiv "vdd" "dffrs_14.nand3_7.VDD"
equiv "vdd" "dffrs_14.nand3_8.VDD"
equiv "vdd" "dffrs_14.vdd"
equiv "vdd" "dffrs_5.nand3_0.C"
equiv "vdd" "dffrs_5.nand3_0.VDD"
equiv "vdd" "dffrs_5.nand3_1.VDD"
equiv "vdd" "dffrs_5.nand3_2.C"
equiv "vdd" "dffrs_5.nand3_2.VDD"
equiv "vdd" "dffrs_5.nand3_6.VDD"
equiv "vdd" "dffrs_5.nand3_7.VDD"
equiv "vdd" "dffrs_5.nand3_8.VDD"
equiv "vdd" "dffrs_5.vdd"
equiv "vdd" "dffrs_5.setb"
equiv "vdd" "dffrs_3.nand3_0.C"
equiv "vdd" "dffrs_3.nand3_0.VDD"
equiv "vdd" "dffrs_3.nand3_1.VDD"
equiv "vdd" "dffrs_3.nand3_2.C"
equiv "vdd" "dffrs_3.nand3_2.VDD"
equiv "vdd" "dffrs_3.nand3_6.VDD"
equiv "vdd" "dffrs_3.nand3_7.VDD"
equiv "vdd" "dffrs_3.nand3_8.VDD"
equiv "vdd" "dffrs_3.vdd"
equiv "vdd" "dffrs_3.setb"
equiv "vdd" "dffrs_4.nand3_0.C"
equiv "vdd" "dffrs_4.nand3_0.VDD"
equiv "vdd" "dffrs_4.nand3_1.VDD"
equiv "vdd" "dffrs_4.nand3_2.C"
equiv "vdd" "dffrs_4.nand3_2.VDD"
equiv "vdd" "dffrs_4.nand3_6.VDD"
equiv "vdd" "dffrs_4.nand3_7.VDD"
equiv "vdd" "dffrs_4.nand3_8.VDD"
equiv "vdd" "dffrs_4.vdd"
equiv "vdd" "dffrs_4.setb"
equiv "vdd" "dffrs_1.nand3_0.C"
equiv "vdd" "dffrs_1.nand3_0.VDD"
equiv "vdd" "dffrs_1.nand3_1.VDD"
equiv "vdd" "dffrs_1.nand3_2.C"
equiv "vdd" "dffrs_1.nand3_2.VDD"
equiv "vdd" "dffrs_1.nand3_6.VDD"
equiv "vdd" "dffrs_1.nand3_7.VDD"
equiv "vdd" "dffrs_1.nand3_8.VDD"
equiv "vdd" "dffrs_1.vdd"
equiv "vdd" "dffrs_1.setb"
equiv "vdd" "dffrs_2.nand3_0.C"
equiv "vdd" "dffrs_2.nand3_0.VDD"
equiv "vdd" "dffrs_2.nand3_1.VDD"
equiv "vdd" "dffrs_2.nand3_2.C"
equiv "vdd" "dffrs_2.nand3_2.VDD"
equiv "vdd" "dffrs_2.nand3_6.VDD"
equiv "vdd" "dffrs_2.nand3_7.VDD"
equiv "vdd" "dffrs_2.nand3_8.VDD"
equiv "vdd" "dffrs_2.vdd"
equiv "vdd" "dffrs_2.setb"
equiv "vdd" "dffrs_13.nand3_0.VDD"
equiv "vdd" "dffrs_13.nand3_1.B"
equiv "vdd" "dffrs_13.nand3_1.VDD"
equiv "vdd" "dffrs_13.nand3_2.VDD"
equiv "vdd" "dffrs_13.nand3_6.VDD"
equiv "vdd" "dffrs_13.nand3_7.A"
equiv "vdd" "dffrs_13.nand3_7.VDD"
equiv "vdd" "dffrs_13.nand3_8.B"
equiv "vdd" "dffrs_13.nand3_8.VDD"
equiv "vdd" "dffrs_13.vdd"
equiv "vdd" "dffrs_13.resetb"
equiv "vdd" "dffrs_0.nand3_0.C"
equiv "vdd" "dffrs_0.nand3_0.VDD"
equiv "vdd" "dffrs_0.nand3_1.VDD"
equiv "vdd" "dffrs_0.nand3_2.C"
equiv "vdd" "dffrs_0.nand3_2.VDD"
equiv "vdd" "dffrs_0.nand3_6.VDD"
equiv "vdd" "dffrs_0.nand3_7.VDD"
equiv "vdd" "dffrs_0.nand3_8.VDD"
equiv "vdd" "dffrs_0.vdd"
equiv "vdd" "dffrs_0.setb"
substrate "vss" 0 0 15578 30 m4 0 0 0 0 1478400 48384 16063488 446208 0 0 0 0 341760 9824 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7503232 266808 6201024 170920 1094080 54712 476137776 265956 0 0
equiv "vss" "dffrs_11.nand3_0.VSS"
equiv "vss" "dffrs_11.nand3_1.VSS"
equiv "vss" "dffrs_11.nand3_2.VSS"
equiv "vss" "dffrs_11.nand3_6.VSS"
equiv "vss" "dffrs_11.nand3_7.VSS"
equiv "vss" "dffrs_11.nand3_8.VSS"
equiv "vss" "dffrs_11.vss"
equiv "vss" "dffrs_12.nand3_0.VSS"
equiv "vss" "dffrs_12.nand3_1.VSS"
equiv "vss" "dffrs_12.nand3_1.A"
equiv "vss" "dffrs_12.nand3_2.VSS"
equiv "vss" "dffrs_12.nand3_6.VSS"
equiv "vss" "dffrs_12.nand3_6.B"
equiv "vss" "dffrs_12.nand3_7.VSS"
equiv "vss" "dffrs_12.nand3_8.VSS"
equiv "vss" "dffrs_12.nand3_8.A"
equiv "vss" "dffrs_12.vss"
equiv "vss" "dffrs_12.d"
equiv "vss" "dffrs_12.clk"
equiv "vss" "dffrs_9.nand3_0.VSS"
equiv "vss" "dffrs_9.nand3_1.VSS"
equiv "vss" "dffrs_9.nand3_2.VSS"
equiv "vss" "dffrs_9.nand3_6.VSS"
equiv "vss" "dffrs_9.nand3_7.VSS"
equiv "vss" "dffrs_9.nand3_8.VSS"
equiv "vss" "dffrs_9.vss"
equiv "vss" "dffrs_10.nand3_0.VSS"
equiv "vss" "dffrs_10.nand3_1.VSS"
equiv "vss" "dffrs_10.nand3_2.VSS"
equiv "vss" "dffrs_10.nand3_6.VSS"
equiv "vss" "dffrs_10.nand3_7.VSS"
equiv "vss" "dffrs_10.nand3_8.VSS"
equiv "vss" "dffrs_10.vss"
equiv "vss" "dffrs_7.nand3_0.VSS"
equiv "vss" "dffrs_7.nand3_1.VSS"
equiv "vss" "dffrs_7.nand3_2.VSS"
equiv "vss" "dffrs_7.nand3_6.VSS"
equiv "vss" "dffrs_7.nand3_7.VSS"
equiv "vss" "dffrs_7.nand3_8.VSS"
equiv "vss" "dffrs_7.vss"
equiv "vss" "dffrs_8.nand3_0.VSS"
equiv "vss" "dffrs_8.nand3_1.VSS"
equiv "vss" "dffrs_8.nand3_2.VSS"
equiv "vss" "dffrs_8.nand3_6.VSS"
equiv "vss" "dffrs_8.nand3_7.VSS"
equiv "vss" "dffrs_8.nand3_8.VSS"
equiv "vss" "dffrs_8.vss"
equiv "vss" "dffrs_14.nand3_0.VSS"
equiv "vss" "dffrs_14.nand3_1.VSS"
equiv "vss" "dffrs_14.nand3_2.VSS"
equiv "vss" "dffrs_14.nand3_6.VSS"
equiv "vss" "dffrs_14.nand3_7.VSS"
equiv "vss" "dffrs_14.nand3_8.VSS"
equiv "vss" "dffrs_14.vss"
equiv "vss" "dffrs_5.nand3_0.VSS"
equiv "vss" "dffrs_5.nand3_1.VSS"
equiv "vss" "dffrs_5.nand3_2.VSS"
equiv "vss" "dffrs_5.nand3_6.VSS"
equiv "vss" "dffrs_5.nand3_7.VSS"
equiv "vss" "dffrs_5.nand3_8.VSS"
equiv "vss" "dffrs_5.vss"
equiv "vss" "dffrs_3.nand3_0.VSS"
equiv "vss" "dffrs_3.nand3_1.VSS"
equiv "vss" "dffrs_3.nand3_2.VSS"
equiv "vss" "dffrs_3.nand3_6.VSS"
equiv "vss" "dffrs_3.nand3_7.VSS"
equiv "vss" "dffrs_3.nand3_8.VSS"
equiv "vss" "dffrs_3.vss"
equiv "vss" "dffrs_4.nand3_0.VSS"
equiv "vss" "dffrs_4.nand3_1.VSS"
equiv "vss" "dffrs_4.nand3_2.VSS"
equiv "vss" "dffrs_4.nand3_6.VSS"
equiv "vss" "dffrs_4.nand3_7.VSS"
equiv "vss" "dffrs_4.nand3_8.VSS"
equiv "vss" "dffrs_4.vss"
equiv "vss" "dffrs_1.nand3_0.VSS"
equiv "vss" "dffrs_1.nand3_1.VSS"
equiv "vss" "dffrs_1.nand3_2.VSS"
equiv "vss" "dffrs_1.nand3_6.VSS"
equiv "vss" "dffrs_1.nand3_7.VSS"
equiv "vss" "dffrs_1.nand3_8.VSS"
equiv "vss" "dffrs_1.vss"
equiv "vss" "dffrs_2.nand3_0.VSS"
equiv "vss" "dffrs_2.nand3_1.VSS"
equiv "vss" "dffrs_2.nand3_2.VSS"
equiv "vss" "dffrs_2.nand3_6.VSS"
equiv "vss" "dffrs_2.nand3_7.VSS"
equiv "vss" "dffrs_2.nand3_8.VSS"
equiv "vss" "dffrs_2.vss"
equiv "vss" "dffrs_13.nand3_0.VSS"
equiv "vss" "dffrs_13.nand3_1.VSS"
equiv "vss" "dffrs_13.nand3_2.VSS"
equiv "vss" "dffrs_13.nand3_6.VSS"
equiv "vss" "dffrs_13.nand3_7.VSS"
equiv "vss" "dffrs_13.nand3_8.VSS"
equiv "vss" "dffrs_13.nand3_8.A"
equiv "vss" "dffrs_13.vss"
equiv "vss" "dffrs_13.d"
equiv "vss" "dffrs_0.nand3_0.VSS"
equiv "vss" "dffrs_0.nand3_1.VSS"
equiv "vss" "dffrs_0.nand3_2.VSS"
equiv "vss" "dffrs_0.nand3_6.VSS"
equiv "vss" "dffrs_0.nand3_7.VSS"
equiv "vss" "dffrs_0.nand3_8.VSS"
equiv "vss" "dffrs_0.vss"
cap "a_26858_2649#" "vdd" 0.462717
cap "vdd" "a_13246_4853#" 1.88374
cap "dffrs_10.nand3_8.Z" "dffrs_3.Qb" 1045.89
cap "clk" "dffrs_13.nand3_8.Z" 1247.92
cap "dffrs_2.nand3_6.C" "comp_in" 0.725888
cap "vdd" "a_966_4853#" 1.30521
cap "reset" "a_30716_12225#" 13.3083
cap "reset" "a_26858_12225#" 14.4951
cap "a_26674_14429#" "dffrs_4.Qb" 1.18676
cap "d3" "dffrs_7.nand3_6.C" 1768.03
cap "reset" "dffrs_3.nand3_1.C" 786.055
cap "vdd" "dffrs_0.Qb" 3275.78
cap "vdd" "dffrs_8.nand3_8.C" 2086.5
cap "a_26674_2649#" "dffrs_5.Q" 1.18676
cap "dffrs_13.nand3_6.C" "dffrs_13.nand3_8.C" 54.3506
cap "vdd" "a_9020_2648#" 0.0621028
cap "vdd" "dffrs_8.nand3_1.C" 1910.28
cap "d1" "dffrs_9.nand3_8.C" 84.6731
cap "dffrs_1.Qb" "d4" 1011.21
cap "d1" "dffrs_11.nand3_1.C" 1.95764
cap "vdd" "a_10506_4853#" 1.24887
cap "a_9020_10019#" "dffrs_7.nand3_8.C" 1.18676
cap "d3" "a_9020_14429#" 13.3083
cap "reset" "dffrs_11.Qb" 314.163
cap "dffrs_4.nand3_8.C" "a_22632_2649#" 2.36141
cap "dffrs_1.nand3_8.Z" "dffrs_0.Qb" 0.46929
cap "dffrs_4.Qb" "dffrs_5.Qb" 3.7921
cap "a_10690_2649#" "dffrs_1.nand3_8.C" 2.03343
cap "dffrs_1.nand3_8.Z" "a_9020_2648#" 20.6062
cap "vdd" "a_22632_14429#" 0.0621028
cap "dffrs_2.d" "dffrs_1.nand3_8.C" 809.061
cap "reset" "a_13062_10019#" 9.47654
cap "dffrs_12.Qb" "a_30716_14429#" 20.6278
cap "a_17288_14429#" "dffrs_9.nand3_6.C" 82.3367
cap "comp_in" "a_17104_10019#" 15.0663
cap "dffrs_12.Q" "dffrs_4.Qb" 763.379
cap "dffrs_7.nand3_6.C" "dffrs_7.nand3_8.C" 54.3506
cap "dffrs_5.nand3_6.C" "a_26674_4853#" 2.86917
cap "dffrs_4.Q" "a_22632_4853#" 4.05458
cap "vdd" "dffrs_0.nand3_6.C" 3566.56
cap "vdd" "a_25188_2648#" 0.0621028
cap "dffrs_1.nand3_6.C" "a_9020_4853#" 9.45447
cap "dffrs_5.nand3_1.C" "dffrs_4.Q" 0.194298
cap "dffrs_7.Qb" "dffrs_8.nand3_6.C" 0.0584935
cap "d5" "dffrs_7.nand3_8.Z" 0.305382
cap "vdd" "a_22632_4853#" 1.24887
cap "dffrs_11.nand3_8.Z" "a_25372_10019#" 76.6356
cap "a_21146_16634#" "a_21330_16634#" 62.5048
cap "dffrs_3.Qb" "dffrs_3.nand3_1.C" 0.0657945
cap "dffrs_8.nand3_8.Z" "a_13062_14429#" 1.27897
cap "dffrs_5.Qb" "a_26858_4853#" 21.8146
cap "clk" "dffrs_2.nand3_6.C" 1764.68
cap "a_17288_10019#" "comp_in" 16.2531
cap "dffrs_2.Qb" "dffrs_2.nand3_6.C" 1020.05
cap "a_2452_2649#" "dffrs_13.Qb" 3.82417
cap "dffrs_5.nand3_1.C" "vdd" 2012.97
cap "dffrs_9.nand3_8.Z" "dffrs_9.nand3_6.C" 1198.48
cap "dffrs_4.Qb" "d0" 30.2216
cap "a_4978_14432#" "dffrs_14.nand3_1.C" 1.18676
cap "reset" "a_21146_4853#" 1.18676
cap "dffrs_10.nand3_6.C" "vdd" 2511.08
cap "dffrs_2.nand3_6.C" "a_13062_7058#" 20.6062
cap "clk" "a_4978_2648#" 1.18676
cap "dffrs_5.nand3_8.C" "clk" 86.4357
cap "vdd" "a_1150_7058#" 1.8274
cap "dffrs_10.nand3_6.C" "dffrs_10.nand3_8.C" 54.3506
cap "dffrs_13.nand3_8.Z" "a_966_2648#" 20.6062
cap "d5" "dffrs_14.nand3_6.C" 189.143
cap "dffrs_11.nand3_8.Z" "d1" 0.370712
cap "reset" "a_18774_2649#" 14.4951
cap "a_4978_16637#" "dffrs_13.Qb" 1.18676
cap "a_4978_7058#" "dffrs_0.nand3_1.C" 4.05458
cap "a_4978_16637#" "dffrs_14.nand3_1.C" 4.05458
cap "dffrs_2.Qb" "a_14732_4853#" 21.8146
cap "dffrs_8.Qb" "dffrs_9.nand3_6.C" 0.0584935
cap "a_21330_443#" "dffrs_4.d" 14.4951
cap "dffrs_12.Qb" "dffrs_12.nand3_8.C" 100.291
cap "a_2452_4853#" "dffrs_13.Qb" 20.6278
cap "dffrs_8.nand3_6.C" "d2" 1767.87
cap "d5" "dffrs_14.nand3_8.C" 809.061
cap "dffrs_7.Qb" "dffrs_0.Qb" 94.4695
cap "dffrs_0.Qb" "dffrs_0.nand3_8.Z" 0.00338341
cap "d2" "dffrs_9.nand3_8.Z" 8.01495
cap "reset" "a_25372_4853#" 1.18676
cap "vdd" "a_1150_443#" 9.67708
cap "d3" "d5" 581.847
cap "vdd" "a_25188_14429#" 0.118441
cap "dffrs_8.Qb" "d2" 10.4589
cap "reset" "dffrs_3.Qb" 1643.07
cap "d1" "a_17104_14429#" 13.3083
cap "dffrs_14.Qb" "a_6464_14432#" 20.6278
cap "reset" "a_25188_4853#" 1.18676
cap "a_9204_10019#" "comp_in" 16.2531
cap "a_9204_12224#" "a_9020_12224#" 62.5048
cap "reset" "dffrs_5.Q" 95.7086
cap "a_21330_14429#" "a_21146_14429#" 62.5048
cap "dffrs_8.nand3_6.C" "a_13246_14429#" 82.3367
cap "dffrs_0.nand3_6.C" "dffrs_0.nand3_8.Z" 1198.48
cap "dffrs_3.Qb" "a_18774_2649#" 76.6356
cap "vdd" "a_22632_12225#" 0.0621028
cap "dffrs_12.nand3_8.Z" "a_29414_16634#" 2.09886
cap "d2" "dffrs_8.nand3_8.C" 84.6731
cap "dffrs_9.nand3_8.C" "comp_in" 97.0041
cap "a_5162_16637#" "dffrs_14.nand3_1.C" 76.9857
cap "d2" "dffrs_0.Qb" 0.0232349
cap "dffrs_10.nand3_8.C" "a_22632_12225#" 2.36141
cap "d2" "dffrs_8.nand3_1.C" 107.852
cap "a_29414_10019#" "dffrs_12.nand3_8.Z" 76.6356
cap "dffrs_7.nand3_6.C" "a_10506_14429#" 2.86917
cap "a_4978_4853#" "a_5162_4853#" 62.5048
cap "vdd" "dffrs_7.nand3_8.Z" 1680.86
cap "dffrs_10.nand3_1.C" "dffrs_10.Qb" 0.0657945
cap "d5" "a_6648_14432#" 76.9857
cap "vdd" "a_10506_12225#" 0.0621028
cap "reset" "dffrs_13.Qb" 1444.04
cap "a_2452_2649#" "a_2636_2649#" 62.5048
cap "dffrs_12.nand3_1.C" "dffrs_12.nand3_8.Z" 193.077
cap "reset" "dffrs_14.nand3_1.C" 766.973
cap "dffrs_2.nand3_8.Z" "a_13062_2648#" 20.6062
cap "a_25372_4853#" "a_25188_4853#" 62.5048
cap "a_26858_14429#" "dffrs_11.nand3_6.C" 2.34373
cap "a_9020_443#" "vdd" 0.0621028
cap "a_6464_12228#" "d5" 1.18676
cap "a_6464_4853#" "a_6648_4853#" 62.5048
cap "dffrs_2.d" "a_10506_4853#" 4.05458
cap "a_17104_12224#" "vdd" 0.0621028
cap "dffrs_9.nand3_8.Z" "dffrs_9.nand3_1.C" 193.077
cap "d3" "a_14732_14429#" 76.9857
cap "vdd" "dffrs_14.nand3_6.C" 2511.08
cap "reset" "dffrs_5.nand3_8.Z" 1484.71
cap "a_9020_16634#" "a_9204_16634#" 62.5048
cap "a_6648_4853#" "dffrs_0.Q" 76.9857
cap "dffrs_1.nand3_8.Z" "a_9020_443#" 3.82417
cap "a_21330_443#" "a_21146_443#" 62.5048
cap "a_4978_443#" "dffrs_0.nand3_8.C" 1.18676
cap "vdd" "dffrs_14.nand3_8.C" 2086.5
cap "reset" "a_9020_4853#" 1.18676
cap "dffrs_10.nand3_1.C" "dffrs_10.nand3_8.Z" 193.077
cap "dffrs_14.nand3_8.Z" "dffrs_14.Qb" 0.00338341
cap "clk" "dffrs_4.d" 84.516
cap "a_10690_12225#" "a_10506_12225#" 62.5048
cap "dffrs_12.nand3_6.C" "dffrs_5.Qb" 1056.4
cap "dffrs_2.Qb" "dffrs_9.nand3_8.C" 1.3264
cap "dffrs_10.nand3_6.C" "d2" 1.37552
cap "dffrs_12.nand3_6.C" "a_29230_12224#" 1.18676
cap "dffrs_1.Qb" "d1" 0.0232349
cap "a_25372_16634#" "dffrs_11.nand3_1.C" 76.9857
cap "dffrs_11.nand3_8.Z" "comp_in" 313.327
cap "vdd" "a_13062_2648#" 0.0621028
cap "vdd" "a_26674_14429#" 0.0621028
cap "d3" "vdd" 2603.72
cap "clk" "dffrs_13.nand3_8.C" 92.4123
cap "a_17104_7058#" "dffrs_3.nand3_6.C" 20.6062
cap "vdd" "a_29230_10019#" 0.0621028
cap "dffrs_12.Q" "dffrs_12.nand3_6.C" 189.821
cap "vdd" "a_966_7058#" 0.0621028
cap "reset" "a_25372_14429#" 1.18676
cap "dffrs_11.nand3_6.C" "dffrs_11.nand3_1.C" 1649.63
cap "dffrs_5.nand3_8.Z" "a_25372_4853#" 0.912098
cap "dffrs_1.nand3_6.C" "a_9204_4853#" 82.3367
cap "dffrs_8.nand3_6.C" "dffrs_8.nand3_8.Z" 1198.48
cap "reset" "a_25372_12224#" 0.72972
cap "dffrs_9.Qb" "dffrs_9.nand3_8.C" 100.291
cap "a_9204_14429#" "dffrs_7.nand3_8.Z" 0.912098
cap "dffrs_13.nand3_1.C" "vdd" 2658.16
cap "dffrs_2.Q" "dffrs_3.nand3_6.C" 0.285029
cap "vdd" "dffrs_5.Qb" 3325.79
cap "a_4978_443#" "a_5162_443#" 62.5048
cap "dffrs_3.Qb" "a_18590_4853#" 20.6278
cap "vdd" "a_29230_12224#" 0.0621028
cap "a_25372_10019#" "comp_in" 14.4951
cap "a_10690_4853#" "a_10506_4853#" 62.5048
cap "reset" "dffrs_4.nand3_8.Z" 1484.71
cap "dffrs_5.nand3_8.Z" "a_25188_4853#" 1.27897
cap "dffrs_7.Qb" "dffrs_7.nand3_8.Z" 0.00338341
cap "dffrs_4.nand3_8.Z" "a_21146_4853#" 1.27897
cap "reset" "a_25188_443#" 9.47654
cap "dffrs_9.nand3_8.C" "a_18590_12225#" 2.36141
cap "vdd" "dffrs_7.nand3_8.C" 2086.5
cap "vdd" "dffrs_12.Q" 2656.43
cap "dffrs_7.nand3_6.C" "d4" 189.26
cap "dffrs_8.Qb" "dffrs_8.nand3_8.Z" 0.00338341
cap "dffrs_13.nand3_6.C" "comp_in" 0.078136
cap "dffrs_5.Q" "dffrs_5.nand3_8.Z" 7.96458
cap "dffrs_12.nand3_6.C" "d0" 1.77604
cap "reset" "a_29414_10019#" 9.21436
cap "a_5162_14432#" "d4" 14.4951
cap "dffrs_7.Qb" "a_10506_12225#" 3.82417
cap "a_966_443#" "clk" 1.75013
cap "clk" "a_22816_2649#" 0.120042
cap "vdd" "a_6648_14432#" 1.82952
cap "dffrs_11.nand3_8.Z" "a_25188_12224#" 20.6062
cap "dffrs_1.nand3_6.C" "dffrs_1.nand3_8.C" 54.3506
cap "dffrs_0.Qb" "dffrs_0.nand3_1.C" 0.0657945
cap "dffrs_14.nand3_1.C" "dffrs_13.Qb" 103.995
cap "a_6464_12228#" "vdd" 0.0621028
cap "dffrs_8.nand3_8.C" "dffrs_8.nand3_8.Z" 1659.55
cap "reset" "a_14548_2649#" 13.3083
cap "dffrs_11.nand3_8.Z" "a_25372_16634#" 2.09886
cap "dffrs_8.nand3_8.Z" "dffrs_8.nand3_1.C" 193.077
cap "reset" "dffrs_12.nand3_1.C" 766.973
cap "a_21330_14429#" "dffrs_10.nand3_6.C" 82.3367
cap "vdd" "a_5162_4853#" 1.88374
cap "a_17104_12224#" "dffrs_9.nand3_6.C" 1.18676
cap "reset" "a_17288_12224#" 0.72972
cap "a_2636_4853#" "vdd" 1.82952
cap "vdd" "d0" 2611.54
cap "dffrs_11.nand3_8.Z" "dffrs_11.nand3_6.C" 1198.48
cap "vdd" "a_4978_443#" 0.0621028
cap "reset" "a_6648_2649#" 14.4951
cap "dffrs_10.nand3_8.C" "d0" 84.6731
cap "a_25188_7058#" "dffrs_5.nand3_8.Z" 2.46574
cap "a_10690_12225#" "dffrs_7.nand3_8.C" 2.03343
cap "d3" "a_9204_14429#" 14.4951
cap "dffrs_3.nand3_8.C" "dffrs_2.Q" 94.9613
cap "dffrs_1.Qb" "dffrs_2.nand3_1.C" 1.31317
cap "dffrs_4.nand3_8.Z" "dffrs_3.Qb" 0.46929
cap "a_9204_10019#" "a_9020_10019#" 62.5048
cap "dffrs_0.nand3_6.C" "dffrs_0.nand3_1.C" 1649.63
cap "a_966_2648#" "dffrs_13.nand3_8.C" 4.05458
cap "clk" "a_21146_443#" 1.75013
cap "d3" "dffrs_7.Qb" 10.4589
cap "dffrs_7.nand3_6.C" "a_9020_16634#" 20.6062
cap "a_4978_2648#" "dffrs_0.nand3_8.C" 4.05458
cap "clk" "dffrs_13.nand3_6.C" 1764.69
cap "reset" "a_17288_443#" 9.21436
cap "dffrs_8.Qb" "a_14548_12225#" 3.82417
cap "d3" "dffrs_9.nand3_6.C" 1.37552
cap "a_17104_2648#" "clk" 1.18676
cap "reset" "a_21330_4853#" 1.18676
cap "dffrs_5.Q" "a_26674_4853#" 4.05458
cap "vdd" "dffrs_13.nand3_8.Z" 2915.61
cap "dffrs_10.nand3_1.C" "reset" 766.973
cap "a_21330_4853#" "a_21146_4853#" 62.5048
cap "a_18774_4853#" "dffrs_4.d" 76.9857
cap "a_21146_10019#" "comp_in" 15.0663
cap "reset" "a_13062_14429#" 1.18676
cap "dffrs_2.Qb" "d1" 325.024
cap "dffrs_4.Qb" "dffrs_11.nand3_1.C" 103.914
cap "d1" "dffrs_11.nand3_6.C" 1.37552
cap "dffrs_5.Qb" "a_30716_14429#" 1.18676
cap "a_14548_12225#" "dffrs_8.nand3_8.C" 2.36141
cap "dffrs_10.nand3_8.Z" "a_21146_14429#" 1.27897
cap "dffrs_1.Qb" "comp_in" 280.325
cap "dffrs_0.d" "dffrs_0.nand3_6.C" 0.299274
cap "dffrs_10.nand3_8.Z" "a_21146_12224#" 20.6062
cap "dffrs_7.Qb" "dffrs_7.nand3_8.C" 100.291
cap "dffrs_4.d" "dffrs_3.nand3_8.Z" 7.96458
cap "dffrs_12.Q" "a_30716_14429#" 4.05458
cap "dffrs_2.nand3_6.C" "dffrs_2.nand3_8.Z" 1198.48
cap "reset" "dffrs_4.nand3_8.C" 1847.85
cap "dffrs_9.Qb" "d1" 10.4589
cap "d3" "d2" 424.563
cap "a_13062_4853#" "reset" 1.18676
cap "reset" "dffrs_4.nand3_6.C" 112.383
cap "a_2636_2649#" "dffrs_13.Qb" 76.6356
cap "dffrs_5.nand3_6.C" "a_25188_2648#" 1.18676
cap "a_21146_4853#" "dffrs_4.nand3_6.C" 9.45447
cap "dffrs_12.Qb" "dffrs_12.nand3_8.Z" 0.00338341
cap "a_17104_16634#" "dffrs_9.nand3_8.Z" 2.46574
cap "dffrs_5.nand3_8.Z" "a_25188_443#" 3.82417
cap "vdd" "a_10506_14429#" 0.0621028
cap "reset" "a_9204_4853#" 1.18676
cap "reset" "a_25188_10019#" 10.3451
cap "d5" "d4" 45.6455
cap "a_29230_16634#" "dffrs_12.nand3_6.C" 20.6062
cap "dffrs_7.nand3_8.Z" "a_9204_12224#" 21.793
cap "a_5162_4853#" "dffrs_0.nand3_8.Z" 0.912098
cap "a_29230_10019#" "dffrs_12.nand3_8.C" 1.18676
cap "dffrs_4.Qb" "a_22816_2649#" 76.6356
cap "a_4978_443#" "dffrs_0.nand3_8.Z" 3.82417
cap "a_17104_2648#" "a_17288_2648#" 62.5048
cap "reset" "dffrs_14.Qb" 314.181
cap "a_21330_12224#" "a_21146_12224#" 62.5048
cap "dffrs_10.nand3_1.C" "dffrs_3.Qb" 103.914
cap "clk" "dffrs_2.nand3_8.C" 92.2872
cap "vdd" "a_26674_12225#" 0.0621028
cap "dffrs_5.nand3_1.C" "dffrs_5.nand3_6.C" 1649.63
cap "dffrs_2.Qb" "dffrs_2.nand3_8.C" 100.291
cap "dffrs_10.Qb" "a_22632_14429#" 20.6278
cap "vdd" "dffrs_2.nand3_6.C" 3566.56
cap "dffrs_1.nand3_6.C" "dffrs_0.Qb" 0.999809
cap "dffrs_5.nand3_8.C" "dffrs_4.Q" 94.9613
cap "dffrs_11.nand3_8.Z" "dffrs_4.Qb" 1045.89
cap "dffrs_5.Qb" "dffrs_12.nand3_8.C" 1.3264
cap "a_29230_12224#" "dffrs_12.nand3_8.C" 4.05458
cap "dffrs_1.nand3_6.C" "a_9020_2648#" 1.18676
cap "a_29230_16634#" "vdd" 0.0621028
cap "dffrs_12.Qb" "a_30716_12225#" 3.82417
cap "a_966_2648#" "dffrs_13.nand3_6.C" 1.18676
cap "a_26858_2649#" "a_26674_2649#" 62.5048
cap "dffrs_1.Qb" "clk" 554.96
cap "dffrs_12.Q" "dffrs_12.nand3_8.C" 809.061
cap "reset" "dffrs_1.nand3_8.C" 1847.85
cap "vdd" "a_4978_2648#" 0.0621028
cap "dffrs_5.nand3_8.C" "vdd" 2085.65
cap "dffrs_2.Qb" "dffrs_1.Qb" 3.7921
cap "a_21330_443#" "clk" 1.75013
cap "dffrs_1.nand3_6.C" "a_10506_4853#" 2.86917
cap "a_5162_10022#" "comp_in" 16.2452
cap "clk" "dffrs_2.nand3_1.C" 94.4307
cap "dffrs_3.Qb" "dffrs_4.nand3_6.C" 0.999809
cap "dffrs_9.nand3_8.Z" "a_17288_16634#" 2.09886
cap "a_5162_2648#" "clk" 1.18676
cap "vdd" "a_14732_4853#" 1.82952
cap "dffrs_2.Qb" "dffrs_2.nand3_1.C" 0.0657945
cap "d2" "d0" 785.145
cap "a_13246_10019#" "comp_in" 16.2531
cap "dffrs_8.nand3_6.C" "a_13062_12224#" 1.18676
cap "dffrs_2.nand3_1.C" "a_13062_7058#" 4.05458
cap "d3" "dffrs_9.nand3_1.C" 1.95764
cap "vdd" "a_17104_10019#" 0.0621028
cap "a_21146_2648#" "reset" 0.991892
cap "a_17104_7058#" "dffrs_3.nand3_1.C" 4.05458
cap "dffrs_2.nand3_6.C" "a_13246_7058#" 21.793
cap "a_17104_7058#" "a_17288_7058#" 62.5048
cap "d3" "a_9204_12224#" 1.18676
cap "dffrs_10.nand3_6.C" "dffrs_10.Qb" 1019.42
cap "d1" "dffrs_4.Qb" 795.83
cap "dffrs_2.Q" "dffrs_3.nand3_1.C" 0.194298
cap "reset" "a_9020_12224#" 0.991892
cap "a_21330_7058#" "a_21146_7058#" 62.5048
cap "dffrs_12.nand3_1.C" "a_29414_16634#" 76.9857
cap "dffrs_14.nand3_8.C" "a_5162_12227#" 76.9857
cap "dffrs_7.Qb" "a_10506_14429#" 20.6278
cap "a_6464_14432#" "dffrs_14.nand3_6.C" 2.86917
cap "clk" "a_13246_443#" 1.75013
cap "dffrs_11.nand3_8.C" "a_26858_12225#" 2.03343
cap "a_17288_10019#" "vdd" 0.462717
cap "a_17288_14429#" "reset" 1.18676
cap "vdd" "d4" 2576.78
cap "dffrs_7.nand3_1.C" "dffrs_0.Qb" 103.914
cap "a_17104_2648#" "dffrs_3.nand3_8.Z" 20.6062
cap "dffrs_2.Qb" "comp_in" 280.325
cap "a_9204_12224#" "dffrs_7.nand3_8.C" 76.9857
cap "reset" "a_21146_14429#" 1.18676
cap "reset" "dffrs_12.Qb" 313.921
cap "dffrs_8.nand3_8.C" "a_13062_12224#" 4.05458
cap "reset" "a_21146_12224#" 0.991892
cap "vdd" "a_21330_16634#" 1.8274
cap "vdd" "a_13246_16634#" 1.8274
cap "dffrs_14.Qb" "dffrs_13.Qb" 94.4695
cap "a_10690_14429#" "dffrs_7.nand3_6.C" 2.34373
cap "dffrs_14.Qb" "dffrs_14.nand3_1.C" 0.0657945
cap "d3" "dffrs_8.nand3_8.Z" 8.23056
cap "dffrs_10.nand3_6.C" "dffrs_10.nand3_8.Z" 1198.48
cap "dffrs_11.nand3_8.C" "dffrs_11.Qb" 100.291
cap "vdd" "a_4978_12227#" 0.0621028
cap "a_21330_14429#" "d0" 14.4951
cap "reset" "dffrs_8.nand3_6.C" 104.935
cap "a_9020_4853#" "a_9204_4853#" 62.5048
cap "vdd" "a_26858_14429#" 1.82952
cap "clk" "a_17104_4853#" 13.3083
cap "dffrs_0.nand3_8.Z" "a_4978_2648#" 20.6062
cap "reset" "dffrs_9.nand3_8.Z" 1236.92
cap "dffrs_4.nand3_8.Z" "a_21330_4853#" 0.912098
cap "vdd" "a_25372_7058#" 1.8274
cap "a_13062_10019#" "dffrs_8.nand3_8.C" 1.18676
cap "dffrs_10.Qb" "a_22632_12225#" 3.82417
cap "dffrs_13.nand3_8.Z" "a_1150_2648#" 21.793
cap "vdd" "a_5162_7058#" 1.8274
cap "reset" "dffrs_2.Q" 4481.82
cap "reset" "a_25372_2648#" 0.72972
cap "vdd" "a_6648_4853#" 1.82952
cap "a_25188_12224#" "dffrs_11.nand3_6.C" 1.18676
cap "dffrs_2.Q" "a_14548_4853#" 4.05458
cap "a_6464_4853#" "dffrs_0.Q" 4.05458
cap "dffrs_8.Qb" "reset" 314.176
cap "clk" "a_9204_2648#" 1.18676
cap "dffrs_7.nand3_6.C" "dffrs_1.Qb" 0.636791
cap "reset" "dffrs_11.nand3_8.C" 1847.01
cap "vdd" "a_9020_16634#" 0.0621028
cap "clk" "dffrs_0.Q" 84.516
cap "a_25372_16634#" "dffrs_11.nand3_6.C" 21.793
cap "a_13062_2648#" "a_13246_2648#" 62.5048
cap "reset" "a_13246_4853#" 1.18676
cap "a_9204_10019#" "vdd" 0.462717
cap "comp_in" "a_4978_10022#" 15.0585
cap "dffrs_2.Qb" "clk" 554.96
cap "dffrs_4.nand3_8.C" "dffrs_4.nand3_8.Z" 1659.55
cap "reset" "a_26858_2649#" 14.4951
cap "a_18590_2649#" "dffrs_4.d" 1.18676
cap "vdd" "dffrs_4.d" 2241.12
cap "dffrs_4.nand3_8.Z" "dffrs_4.nand3_6.C" 1198.48
cap "a_6464_14432#" "a_6648_14432#" 62.5048
cap "vdd" "dffrs_9.nand3_8.C" 2086.5
cap "dffrs_14.nand3_8.Z" "dffrs_14.nand3_6.C" 1198.48
cap "reset" "dffrs_0.Qb" 1643.1
cap "reset" "dffrs_8.nand3_8.C" 1845.48
cap "reset" "a_9020_2648#" 0.991892
cap "reset" "dffrs_8.nand3_1.C" 766.973
cap "a_5162_10022#" "a_4978_10022#" 62.5048
cap "vdd" "dffrs_11.nand3_1.C" 1910.28
cap "d3" "a_14548_12225#" 1.18676
cap "dffrs_2.Qb" "a_18590_14429#" 1.18676
cap "vdd" "dffrs_13.nand3_8.C" 3931.05
cap "dffrs_2.Qb" "dffrs_9.Qb" 94.4695
cap "dffrs_14.nand3_8.Z" "dffrs_14.nand3_8.C" 1659.55
cap "dffrs_2.d" "dffrs_2.nand3_6.C" 0.285029
cap "dffrs_5.nand3_6.C" "dffrs_5.Qb" 1020.05
cap "clk" "a_9204_443#" 1.75013
cap "dffrs_7.Qb" "d4" 1626.12
cap "a_9204_443#" "dffrs_0.Q" 14.4951
cap "comp_in" "a_9020_10019#" 15.0663
cap "a_22816_4853#" "dffrs_4.Qb" 21.8146
cap "dffrs_9.Qb" "a_18590_14429#" 20.6278
cap "dffrs_1.Qb" "dffrs_1.nand3_1.C" 0.0657945
cap "reset" "a_25188_2648#" 0.991892
cap "clk" "a_17288_2648#" 1.18676
cap "reset" "dffrs_0.nand3_6.C" 112.555
cap "a_2636_4853#" "dffrs_0.d" 76.9857
cap "dffrs_4.Qb" "comp_in" 229.896
cap "a_4978_443#" "dffrs_0.d" 13.3083
cap "dffrs_12.nand3_6.C" "a_29230_14429#" 9.45447
cap "dffrs_9.Qb" "a_18590_12225#" 3.82417
cap "vdd" "a_22816_2649#" 0.462717
cap "a_966_443#" "vdd" 9.53864
cap "a_25372_443#" "dffrs_4.Q" 14.4951
cap "d2" "d4" 695.006
cap "comp_in" "dffrs_3.nand3_8.Z" 0.078136
cap "reset" "dffrs_5.nand3_1.C" 786.055
cap "a_5162_7058#" "dffrs_0.nand3_8.Z" 2.09886
cap "reset" "dffrs_10.nand3_6.C" 104.935
cap "a_9204_7058#" "dffrs_1.nand3_1.C" 76.9857
cap "a_21146_2648#" "dffrs_4.nand3_8.Z" 20.6062
cap "clk" "a_966_2648#" 1.18676
cap "dffrs_11.nand3_8.Z" "vdd" 1680.86
cap "dffrs_7.nand3_1.C" "dffrs_7.nand3_8.Z" 193.077
cap "a_25372_443#" "vdd" 0.462717
cap "vdd" "a_29230_14429#" 0.118441
cap "a_4978_14432#" "dffrs_14.nand3_6.C" 9.45447
cap "a_30900_14429#" "dffrs_12.nand3_6.C" 2.34373
cap "dffrs_12.Q" "dffrs_10.Qb" 10.9753
cap "a_21330_4853#" "dffrs_4.nand3_6.C" 82.3367
cap "dffrs_3.Qb" "a_22632_14429#" 1.18676
cap "a_22816_14429#" "a_22632_14429#" 62.5048
cap "dffrs_13.nand3_8.Z" "dffrs_0.d" 7.96458
cap "dffrs_5.nand3_8.Z" "a_25372_2648#" 21.793
cap "a_4978_16637#" "dffrs_14.nand3_6.C" 20.6062
cap "dffrs_0.Qb" "dffrs_13.Qb" 3.78912
cap "dffrs_7.nand3_6.C" "a_9204_16634#" 21.793
cap "vdd" "a_21146_443#" 0.0621028
cap "a_25372_10019#" "vdd" 0.462717
cap "a_17104_4853#" "dffrs_3.nand3_8.Z" 1.27897
cap "dffrs_9.nand3_8.C" "dffrs_9.nand3_6.C" 54.3506
cap "dffrs_4.nand3_8.C" "dffrs_4.nand3_6.C" 54.3506
cap "a_26674_2649#" "dffrs_5.Qb" 3.82417
cap "vdd" "a_30900_14429#" 1.82952
cap "clk" "dffrs_4.Qb" 554.96
cap "a_29230_10019#" "dffrs_12.nand3_8.Z" 3.82417
cap "vdd" "dffrs_13.nand3_6.C" 2616.01
cap "dffrs_10.Qb" "d0" 10.4589
cap "a_14548_14429#" "dffrs_8.nand3_6.C" 2.86917
cap "dffrs_4.Qb" "dffrs_11.nand3_6.C" 1056.4
cap "vdd" "a_17104_14429#" 0.118441
cap "reset" "a_25188_14429#" 1.18676
cap "a_17104_2648#" "vdd" 0.0621028
cap "a_5162_2648#" "dffrs_0.nand3_8.C" 76.9857
cap "vdd" "a_21330_7058#" 1.8274
cap "dffrs_4.nand3_1.C" "dffrs_4.d" 0.194298
cap "vdd" "d1" 2565.81
cap "dffrs_10.nand3_6.C" "dffrs_3.Qb" 1056.4
cap "dffrs_2.Qb" "a_14732_12225#" 0.151032
cap "dffrs_5.nand3_1.C" "a_25188_4853#" 1.18676
cap "dffrs_10.nand3_8.C" "d1" 809.061
cap "clk" "dffrs_3.nand3_8.Z" 1247.81
cap "a_22816_14429#" "dffrs_10.nand3_6.C" 2.34373
cap "dffrs_12.nand3_8.Z" "dffrs_5.Qb" 1045.89
cap "dffrs_2.Qb" "dffrs_3.nand3_8.Z" 0.46929
cap "a_29230_12224#" "dffrs_12.nand3_8.Z" 20.6062
cap "dffrs_2.nand3_8.C" "dffrs_2.nand3_8.Z" 1659.55
cap "reset" "a_22632_12225#" 13.3083
cap "dffrs_12.Qb" "dffrs_12.nand3_1.C" 0.0657945
cap "d3" "dffrs_7.nand3_1.C" 107.908
cap "d2" "dffrs_9.nand3_8.C" 809.061
cap "dffrs_0.nand3_6.C" "dffrs_13.Qb" 1.06033
cap "dffrs_8.Qb" "a_14548_14429#" 20.6278
cap "dffrs_12.Q" "dffrs_12.nand3_8.Z" 8.23056
cap "a_14732_2649#" "dffrs_2.nand3_8.C" 2.03343
cap "dffrs_11.nand3_8.C" "a_25372_12224#" 76.9857
cap "reset" "dffrs_7.nand3_8.Z" 1236.92
cap "a_5162_16637#" "dffrs_14.nand3_6.C" 21.793
cap "a_10690_14429#" "vdd" 1.82952
cap "dffrs_10.nand3_8.Z" "d0" 1630.48
cap "a_13062_16634#" "dffrs_8.nand3_6.C" 20.6062
cap "clk" "dffrs_1.nand3_1.C" 94.4307
cap "dffrs_5.nand3_8.Z" "a_25188_2648#" 20.6062
cap "dffrs_1.Qb" "dffrs_2.nand3_8.Z" 0.46929
cap "dffrs_1.nand3_1.C" "dffrs_0.Q" 0.194298
cap "reset" "a_10506_12225#" 13.3083
cap "vdd" "a_6648_12228#" 0.462717
cap "dffrs_2.nand3_1.C" "dffrs_2.nand3_8.Z" 193.077
cap "a_26674_14429#" "dffrs_11.Qb" 20.6278
cap "reset" "a_9020_443#" 9.47654
cap "dffrs_5.nand3_1.C" "a_25188_7058#" 4.05458
cap "dffrs_5.Qb" "a_26858_12225#" 0.151032
cap "reset" "a_17104_12224#" 0.991892
cap "dffrs_12.nand3_8.Z" "d0" 206.155
cap "reset" "dffrs_14.nand3_6.C" 104.936
cap "a_21146_2648#" "dffrs_4.nand3_8.C" 4.05458
cap "dffrs_2.Q" "a_14548_2649#" 1.18676
cap "vdd" "dffrs_2.nand3_8.C" 2085.65
cap "dffrs_9.nand3_8.Z" "a_17288_12224#" 21.793
cap "dffrs_5.nand3_1.C" "dffrs_5.nand3_8.Z" 193.077
cap "a_17288_2648#" "dffrs_3.nand3_8.Z" 21.793
cap "a_30716_12225#" "dffrs_12.Q" 1.18676
cap "a_21146_2648#" "dffrs_4.nand3_6.C" 1.18676
cap "reset" "dffrs_14.nand3_8.C" 1845.48
cap "dffrs_5.nand3_8.C" "dffrs_5.nand3_6.C" 54.3506
cap "vdd" "a_21146_10019#" 0.0621028
cap "a_21330_12224#" "d0" 1.18676
cap "d4" "a_5162_12227#" 1.18676
cap "dffrs_11.Qb" "dffrs_5.Qb" 336.606
cap "d4" "dffrs_8.nand3_8.Z" 0.314985
cap "a_1150_2648#" "dffrs_13.nand3_8.C" 76.9857
cap "a_4978_4853#" "clk" 13.3083
cap "dffrs_10.nand3_1.C" "a_21146_14429#" 1.18676
cap "clk" "a_17104_443#" 1.75013
cap "dffrs_10.nand3_8.C" "a_21146_10019#" 1.18676
cap "dffrs_1.Qb" "vdd" 3275.8
cap "a_13246_16634#" "dffrs_8.nand3_8.Z" 2.09886
cap "a_13062_16634#" "dffrs_8.nand3_1.C" 4.05458
cap "a_30900_14429#" "a_30716_14429#" 62.5048
cap "dffrs_12.Q" "dffrs_11.Qb" 10.4589
cap "a_21330_443#" "vdd" 0.462717
cap "a_2636_4853#" "a_2452_4853#" 62.5048
cap "a_1150_4853#" "a_966_4853#" 62.5048
cap "vdd" "dffrs_2.nand3_1.C" 2012.97
cap "comp_in" "dffrs_2.nand3_8.Z" 0.078136
cap "reset" "a_13062_2648#" 0.991892
cap "a_5162_12227#" "a_4978_12227#" 62.5048
cap "a_13246_443#" "dffrs_2.nand3_8.Z" 76.6356
cap "a_5162_2648#" "vdd" 1.8274
cap "d3" "reset" 1589.27
cap "reset" "a_29230_10019#" 9.47654
cap "reset" "a_966_7058#" 1.18676
cap "a_17104_14429#" "dffrs_9.nand3_6.C" 9.45447
cap "dffrs_0.Qb" "a_6648_2649#" 76.6356
cap "dffrs_8.nand3_6.C" "a_13062_14429#" 9.45447
cap "dffrs_1.Qb" "dffrs_1.nand3_8.Z" 0.00338341
cap "a_17288_443#" "dffrs_2.Q" 14.4951
cap "d1" "dffrs_9.nand3_6.C" 1767.89
cap "clk" "dffrs_0.nand3_8.C" 92.4123
cap "a_22816_4853#" "dffrs_4.Q" 76.9857
cap "a_5162_7058#" "dffrs_0.nand3_1.C" 76.9857
cap "dffrs_13.nand3_1.C" "reset" 120.593
cap "dffrs_0.nand3_8.C" "dffrs_0.Q" 809.061
cap "a_13246_12224#" "vdd" 1.8274
cap "a_22816_12225#" "dffrs_4.Qb" 0.151032
cap "dffrs_11.Qb" "d0" 1626.1
cap "dffrs_1.Qb" "a_10506_2649#" 3.82417
cap "vdd" "a_9204_7058#" 1.8274
cap "reset" "dffrs_5.Qb" 938.1
cap "reset" "a_29230_12224#" 0.991892
cap "a_21146_16634#" "vdd" 0.0621028
cap "dffrs_1.Qb" "a_10690_12225#" 0.151032
cap "a_22816_4853#" "vdd" 1.82952
cap "dffrs_7.nand3_6.C" "a_9020_14429#" 9.45447
cap "dffrs_2.nand3_1.C" "a_13246_7058#" 76.9857
cap "dffrs_7.Qb" "a_10690_14429#" 21.8146
cap "reset" "dffrs_12.Q" 1577.69
cap "reset" "dffrs_7.nand3_8.C" 1845.48
cap "dffrs_4.nand3_1.C" "a_21330_7058#" 76.9857
cap "clk" "a_21330_2648#" 1.18676
cap "vdd" "comp_in" 1577.84
cap "a_6464_2649#" "clk" 0.0907531
cap "dffrs_1.nand3_8.Z" "a_9204_7058#" 2.09886
cap "dffrs_4.d" "dffrs_3.nand3_6.C" 189.203
cap "vdd" "a_13246_443#" 0.462717
cap "a_6464_2649#" "dffrs_0.Q" 1.18676
cap "a_18774_12225#" "dffrs_9.nand3_8.C" 2.03343
cap "d2" "d1" 1478.82
cap "dffrs_10.nand3_8.C" "comp_in" 97.0041
cap "a_22632_2649#" "a_22816_2649#" 62.5048
cap "a_6464_12228#" "reset" 13.3083
cap "a_5162_10022#" "vdd" 0.462717
cap "dffrs_8.nand3_1.C" "a_13062_14429#" 1.18676
cap "a_25372_14429#" "a_25188_14429#" 62.5048
cap "dffrs_14.nand3_6.C" "dffrs_13.Qb" 1056.47
cap "clk" "dffrs_2.nand3_8.Z" 1247.81
cap "clk" "a_5162_443#" 1.75013
cap "a_26674_2649#" "dffrs_5.nand3_8.C" 2.36141
cap "reset" "a_5162_4853#" 1.18676
cap "dffrs_1.nand3_8.Z" "comp_in" 0.078136
cap "a_13062_4853#" "a_13246_4853#" 62.5048
cap "a_29230_14429#" "a_29414_14429#" 62.5048
cap "dffrs_14.nand3_1.C" "dffrs_14.nand3_6.C" 1649.63
cap "reset" "d0" 1600.47
cap "dffrs_2.Qb" "dffrs_2.nand3_8.Z" 0.00338341
cap "vdd" "a_13246_10019#" 0.462717
cap "reset" "a_4978_443#" 9.47654
cap "dffrs_5.nand3_6.C" "a_25372_7058#" 21.793
cap "clk" "a_14732_2649#" 0.120042
cap "dffrs_2.nand3_8.Z" "a_13062_7058#" 2.46574
cap "dffrs_14.nand3_8.Z" "d4" 1564.63
cap "dffrs_2.Qb" "a_14732_2649#" 76.6356
cap "dffrs_11.nand3_8.C" "a_25188_10019#" 1.18676
cap "dffrs_14.nand3_8.C" "dffrs_13.Qb" 1.40747
cap "a_29230_16634#" "dffrs_12.nand3_8.Z" 2.46574
cap "vdd" "a_17104_4853#" 0.118441
cap "dffrs_7.Qb" "dffrs_1.Qb" 336.606
cap "vdd" "a_30900_12225#" 0.462717
cap "vdd" "a_25188_12224#" 0.0621028
cap "clk" "dffrs_4.Q" 76.5846
cap "dffrs_3.Qb" "dffrs_12.Q" 0.0232349
cap "a_5162_2648#" "dffrs_0.nand3_8.Z" 21.793
cap "dffrs_14.nand3_8.Z" "a_4978_12227#" 20.6062
cap "dffrs_5.Q" "dffrs_5.Qb" 1772.63
cap "vdd" "a_6464_4853#" 1.24887
cap "dffrs_0.d" "dffrs_13.nand3_8.C" 809.061
cap "d3" "dffrs_13.Qb" 0.0232349
cap "vdd" "a_9204_16634#" 1.8274
cap "dffrs_14.Qb" "dffrs_0.Qb" 336.606
cap "a_25372_16634#" "vdd" 1.8274
cap "dffrs_3.nand3_8.C" "dffrs_4.d" 809.061
cap "clk" "a_18590_2649#" 0.0907531
cap "vdd" "a_9204_2648#" 1.8274
cap "a_26674_12225#" "a_26858_12225#" 62.5048
cap "clk" "vdd" 5591.91
cap "vdd" "dffrs_0.Q" 2241.12
cap "dffrs_2.Qb" "vdd" 3275.8
cap "dffrs_13.nand3_1.C" "dffrs_13.Qb" 0.0657945
cap "a_17104_14429#" "dffrs_9.nand3_1.C" 1.18676
cap "vdd" "dffrs_11.nand3_6.C" 2511.08
cap "reset" "dffrs_13.nand3_8.Z" 1051.15
cap "vdd" "a_13062_7058#" 1.24887
cap "dffrs_10.nand3_1.C" "dffrs_10.nand3_6.C" 1649.63
cap "dffrs_3.Qb" "d0" 410.343
cap "d1" "dffrs_9.nand3_1.C" 107.852
cap "a_17104_443#" "dffrs_3.nand3_8.Z" 3.82417
cap "a_4978_7058#" "dffrs_0.nand3_6.C" 20.6062
cap "dffrs_1.Qb" "d2" 175.742
cap "dffrs_2.d" "dffrs_2.nand3_8.C" 94.9613
cap "a_26674_12225#" "dffrs_11.Qb" 3.82417
cap "dffrs_1.nand3_8.Z" "a_9204_2648#" 21.793
cap "a_21330_10019#" "a_21146_10019#" 62.5048
cap "vdd" "a_18590_14429#" 0.0621028
cap "dffrs_9.Qb" "vdd" 1361.5
cap "dffrs_1.nand3_8.Z" "clk" 1247.81
cap "dffrs_7.nand3_6.C" "d5" 1.1711
cap "dffrs_10.nand3_8.Z" "a_21330_16634#" 2.09886
cap "dffrs_1.nand3_8.Z" "dffrs_0.Q" 318.204
cap "a_9020_2648#" "dffrs_1.nand3_8.C" 4.05458
cap "dffrs_4.nand3_6.C" "a_22632_4853#" 2.86917
cap "comp_in" "dffrs_0.nand3_8.Z" 0.078136
cap "dffrs_5.nand3_8.Z" "dffrs_5.Qb" 0.00338341
cap "clk" "a_10506_2649#" 0.0907531
cap "dffrs_1.Qb" "a_10690_2649#" 76.6356
cap "vdd" "a_9204_443#" 0.462717
cap "dffrs_2.d" "dffrs_1.Qb" 1817.06
cap "a_4978_14432#" "d4" 13.3083
cap "a_17288_14429#" "dffrs_9.nand3_8.Z" 0.912098
cap "vdd" "a_18590_12225#" 0.0621028
cap "dffrs_2.d" "dffrs_2.nand3_1.C" 0.194298
cap "a_13062_7058#" "a_13246_7058#" 62.5048
cap "a_13246_12224#" "d2" 1.18676
cap "d3" "a_14548_14429#" 4.05458
cap "vdd" "a_17288_2648#" 1.8274
cap "dffrs_1.nand3_8.Z" "a_9204_443#" 76.6356
cap "a_2636_4853#" "dffrs_13.Qb" 21.8146
cap "a_17104_2648#" "dffrs_3.nand3_6.C" 1.18676
cap "vdd" "a_29414_12224#" 1.8274
cap "reset" "a_26674_12225#" 13.3083
cap "d4" "dffrs_7.nand3_1.C" 0.0438504
cap "vdd" "a_4978_10022#" 0.0621028
cap "a_17104_12224#" "a_17288_12224#" 62.5048
cap "reset" "dffrs_2.nand3_6.C" 112.383
cap "dffrs_2.nand3_6.C" "a_14548_4853#" 2.86917
cap "a_29414_10019#" "a_29230_10019#" 62.5048
cap "a_25372_14429#" "dffrs_12.Q" 14.4951
cap "reset" "a_4978_2648#" 0.991892
cap "reset" "dffrs_5.nand3_8.C" 1847.85
cap "vdd" "a_966_2648#" 1.05399
cap "dffrs_12.Q" "a_25372_12224#" 1.18676
cap "a_21330_10019#" "comp_in" 16.2531
cap "dffrs_8.Qb" "dffrs_8.nand3_6.C" 1019.42
cap "dffrs_0.d" "dffrs_13.nand3_6.C" 189.203
cap "clk" "dffrs_0.nand3_8.Z" 1247.92
cap "dffrs_2.d" "a_13246_443#" 14.4951
cap "dffrs_0.nand3_8.Z" "dffrs_0.Q" 7.96458
cap "dffrs_8.Qb" "dffrs_9.nand3_8.Z" 0.342534
cap "a_14548_4853#" "a_14732_4853#" 62.5048
cap "dffrs_13.nand3_8.Z" "dffrs_13.Qb" 0.00338341
cap "dffrs_1.Qb" "a_10690_4853#" 21.8146
cap "dffrs_4.Q" "dffrs_4.Qb" 1817.06
cap "dffrs_5.Qb" "a_26674_4853#" 20.6278
cap "reset" "a_17104_10019#" 9.47654
cap "vdd" "a_9020_10019#" 0.0621028
cap "dffrs_2.Qb" "dffrs_9.nand3_6.C" 1056.4
cap "dffrs_8.nand3_6.C" "dffrs_8.nand3_8.C" 54.3506
cap "dffrs_8.nand3_6.C" "dffrs_8.nand3_1.C" 1649.63
cap "a_17104_2648#" "dffrs_3.nand3_8.C" 4.05458
cap "dffrs_11.nand3_8.Z" "dffrs_10.Qb" 0.342534
cap "dffrs_7.nand3_6.C" "vdd" 2511.08
cap "vdd" "dffrs_4.Qb" 3275.8
cap "vdd" "a_5162_14432#" 1.88374
cap "dffrs_10.nand3_8.C" "dffrs_4.Qb" 0.425785
cap "vdd" "a_21146_7058#" 1.24887
cap "a_18590_14429#" "dffrs_9.nand3_6.C" 2.86917
cap "dffrs_12.nand3_1.C" "dffrs_5.Qb" 103.914
cap "dffrs_9.Qb" "dffrs_9.nand3_6.C" 1019.42
cap "dffrs_7.nand3_1.C" "a_9020_16634#" 4.05458
cap "a_18774_4853#" "vdd" 1.82952
cap "dffrs_4.nand3_1.C" "clk" 94.4307
cap "a_22816_12225#" "vdd" 0.462717
cap "a_26858_14429#" "dffrs_11.Qb" 21.8146
cap "a_2452_2649#" "dffrs_13.nand3_8.C" 2.36141
cap "a_22816_12225#" "dffrs_10.nand3_8.C" 2.03343
cap "dffrs_12.Q" "dffrs_12.nand3_1.C" 0.0560407
cap "vdd" "a_14732_12225#" 0.462717
cap "vdd" "a_9020_14429#" 0.118441
cap "dffrs_8.Qb" "dffrs_8.nand3_8.C" 100.291
cap "a_17288_10019#" "reset" 9.21436
cap "dffrs_2.Qb" "d2" 17.0666
cap "a_18774_14429#" "a_18590_14429#" 62.5048
cap "dffrs_8.Qb" "dffrs_8.nand3_1.C" 0.0657945
cap "vdd" "dffrs_3.nand3_8.Z" 2726.54
cap "reset" "d4" 1481.73
cap "a_30900_12225#" "dffrs_12.nand3_8.C" 2.03343
cap "dffrs_9.Qb" "a_18774_14429#" 21.8146
cap "dffrs_14.Qb" "dffrs_7.nand3_8.Z" 0.345751
cap "dffrs_1.Qb" "dffrs_8.nand3_8.Z" 1045.89
cap "dffrs_10.nand3_6.C" "a_21146_14429#" 9.45447
cap "dffrs_10.nand3_6.C" "a_21146_12224#" 1.18676
cap "d2" "a_18590_14429#" 4.05458
cap "a_10690_2649#" "clk" 0.120042
cap "vdd" "a_26858_4853#" 1.82952
cap "dffrs_2.d" "clk" 84.516
cap "dffrs_5.nand3_8.C" "dffrs_5.Q" 809.061
cap "dffrs_9.Qb" "d2" 1626.1
cap "reset" "a_4978_12227#" 0.991892
cap "vdd" "dffrs_1.nand3_1.C" 2012.97
cap "dffrs_12.nand3_1.C" "d0" 7.90973
cap "a_25188_2648#" "a_25372_2648#" 62.5048
cap "dffrs_14.Qb" "dffrs_14.nand3_6.C" 1019.42
cap "dffrs_10.Qb" "d1" 1626.1
cap "dffrs_2.nand3_8.C" "a_13246_2648#" 76.9857
cap "a_6464_2649#" "dffrs_0.nand3_8.C" 2.36141
cap "a_13246_12224#" "dffrs_8.nand3_8.Z" 21.793
cap "clk" "a_1150_2648#" 1.18676
cap "d2" "a_18590_12225#" 1.18676
cap "dffrs_11.Qb" "dffrs_11.nand3_1.C" 0.0657945
cap "dffrs_14.nand3_8.C" "dffrs_14.Qb" 100.291
cap "dffrs_12.nand3_8.Z" "a_29230_14429#" 1.27897
cap "dffrs_1.nand3_8.Z" "dffrs_1.nand3_1.C" 193.077
cap "a_9020_443#" "dffrs_1.nand3_8.C" 1.18676
cap "comp_in" "dffrs_3.nand3_6.C" 0.725888
cap "dffrs_0.nand3_6.C" "dffrs_0.Qb" 1020.05
cap "dffrs_7.nand3_6.C" "a_9204_14429#" 82.3367
cap "comp_in" "dffrs_8.nand3_8.Z" 318.988
cap "dffrs_5.nand3_8.C" "dffrs_5.nand3_8.Z" 1659.55
cap "d3" "dffrs_14.Qb" 10.9424
cap "a_4978_4853#" "vdd" 0.118441
cap "reset" "a_9204_10019#" 9.21436
cap "clk" "a_22632_2649#" 0.0907531
cap "vdd" "a_17104_443#" 0.0621028
cap "dffrs_10.nand3_8.Z" "d1" 8.03824
cap "dffrs_13.nand3_8.Z" "a_1150_4853#" 0.912098
cap "dffrs_7.nand3_8.Z" "a_9020_12224#" 20.6062
cap "a_9204_14429#" "a_9020_14429#" 62.5048
cap "dffrs_7.Qb" "dffrs_7.nand3_6.C" 1019.42
cap "reset" "dffrs_4.d" 4481.82
cap "dffrs_2.Qb" "dffrs_9.nand3_1.C" 103.914
cap "reset" "dffrs_9.nand3_8.C" 1845.48
cap "a_29414_12224#" "dffrs_12.nand3_8.C" 76.9857
cap "dffrs_10.nand3_1.C" "d0" 107.896
cap "a_13062_443#" "dffrs_2.nand3_8.C" 1.18676
cap "a_13246_10019#" "dffrs_8.nand3_8.Z" 76.6356
cap "reset" "dffrs_11.nand3_1.C" 766.973
cap "dffrs_9.Qb" "dffrs_9.nand3_1.C" 0.0657945
cap "dffrs_3.nand3_6.C" "a_17104_4853#" 9.45447
cap "d5" "vdd" 2003.94
cap "vdd" "dffrs_0.nand3_8.C" 2085.65
cap "d4" "dffrs_13.Qb" 760.395
cap "dffrs_11.nand3_8.Z" "dffrs_11.Qb" 0.00338341
cap "d4" "dffrs_14.nand3_1.C" 106.773
cap "dffrs_4.nand3_1.C" "dffrs_4.Qb" 0.0657945
cap "dffrs_10.nand3_6.C" "a_22632_14429#" 2.86917
cap "dffrs_14.Qb" "a_6648_14432#" 21.8146
cap "dffrs_4.nand3_1.C" "a_21146_7058#" 4.05458
cap "dffrs_13.nand3_6.C" "a_2452_4853#" 2.86917
cap "dffrs_5.nand3_6.C" "comp_in" 0.647752
cap "a_29230_16634#" "a_29414_16634#" 62.5048
cap "a_6464_12228#" "dffrs_14.Qb" 3.82417
cap "clk" "dffrs_3.nand3_6.C" 1764.68
cap "clk" "dffrs_0.nand3_1.C" 94.4307
cap "dffrs_2.Qb" "dffrs_3.nand3_6.C" 0.999809
cap "vdd" "a_21330_2648#" 1.8274
cap "dffrs_5.nand3_8.C" "a_25188_443#" 1.18676
cap "reset" "a_22816_2649#" 14.4951
cap "a_966_2648#" "a_1150_2648#" 62.5048
cap "a_6464_2649#" "vdd" 0.0621028
cap "dffrs_3.Qb" "dffrs_4.d" 1817.06
cap "dffrs_3.Qb" "dffrs_9.nand3_8.C" 0.425785
cap "dffrs_1.Qb" "dffrs_1.nand3_6.C" 1020.05
cap "dffrs_10.nand3_8.Z" "a_21146_10019#" 3.82417
cap "d3" "a_9020_12224#" 1.18676
cap "dffrs_9.Qb" "a_18774_12225#" 76.6356
cap "a_29230_16634#" "dffrs_12.nand3_1.C" 4.05458
cap "a_25188_7058#" "a_25372_7058#" 62.5048
cap "reset" "dffrs_11.nand3_8.Z" 1238.34
cap "vdd" "a_5162_443#" 0.462717
cap "vdd" "dffrs_2.nand3_8.Z" 2726.54
cap "reset" "a_25372_443#" 9.21436
cap "a_17104_12224#" "dffrs_9.nand3_8.Z" 20.6062
cap "reset" "a_29230_14429#" 1.18676
cap "dffrs_14.nand3_8.Z" "comp_in" 318.941
cap "vdd" "a_14732_2649#" 0.462717
cap "dffrs_5.nand3_8.Z" "a_25372_7058#" 2.09886
cap "a_14732_14429#" "vdd" 1.82952
cap "clk" "dffrs_0.d" 85.9722
cap "a_4978_4853#" "dffrs_0.nand3_8.Z" 1.27897
cap "vdd" "dffrs_12.nand3_6.C" 2511.08
cap "a_13062_443#" "a_13246_443#" 62.5048
cap "a_18774_12225#" "a_18590_12225#" 62.5048
cap "dffrs_7.nand3_8.Z" "dffrs_0.Qb" 1045.89
cap "dffrs_1.nand3_6.C" "a_9204_7058#" 21.793
cap "dffrs_7.nand3_8.C" "a_9020_12224#" 4.05458
cap "a_5162_10022#" "dffrs_14.nand3_8.Z" 76.6356
cap "clk" "a_13246_2648#" 1.18676
cap "reset" "a_21146_443#" 9.47654
cap "reset" "a_25372_10019#" 10.0829
cap "vdd" "dffrs_4.Q" 2241.12
cap "dffrs_12.Qb" "dffrs_5.Qb" 94.4695
cap "clk" "dffrs_5.nand3_6.C" 1764.68
cap "clk" "dffrs_3.nand3_8.C" 92.2872
cap "d3" "dffrs_8.nand3_6.C" 189.353
cap "dffrs_2.nand3_8.Z" "a_13246_7058#" 2.09886
cap "dffrs_1.nand3_6.C" "comp_in" 0.725888
cap "reset" "dffrs_13.nand3_6.C" 1061.05
cap "dffrs_13.nand3_8.C" "dffrs_13.Qb" 100.291
cap "dffrs_10.nand3_8.Z" "a_21146_16634#" 2.46574
cap "a_25188_16634#" "dffrs_11.nand3_1.C" 4.05458
cap "a_22632_2649#" "dffrs_4.Qb" 3.82417
cap "dffrs_0.Qb" "dffrs_14.nand3_6.C" 0.636791
cap "dffrs_12.Qb" "dffrs_12.Q" 1626.72
cap "d3" "dffrs_9.nand3_8.Z" 0.370712
cap "reset" "a_17104_14429#" 1.18676
cap "dffrs_4.d" "a_18590_4853#" 4.05458
cap "reset" "a_17104_2648#" 0.991892
cap "vdd" "a_18590_2649#" 0.0621028
cap "dffrs_0.nand3_8.Z" "dffrs_0.nand3_8.C" 1659.55
cap "dffrs_2.Qb" "a_14548_12225#" 0.111237
cap "vdd" "dffrs_10.nand3_8.C" 2086.5
cap "reset" "d1" 1589.27
cap "dffrs_14.nand3_8.C" "dffrs_0.Qb" 0.425785
cap "dffrs_10.nand3_8.Z" "comp_in" 318.988
cap "d3" "dffrs_8.Qb" 1626.1
cap "a_13062_16634#" "a_13246_16634#" 62.5048
cap "dffrs_1.nand3_8.Z" "vdd" 2726.54
cap "a_13062_4853#" "dffrs_2.nand3_6.C" 9.45447
cap "a_21146_14429#" "d0" 13.3083
cap "a_13062_443#" "clk" 1.75013
cap "a_21146_12224#" "d0" 1.18676
cap "vdd" "a_10506_2649#" 0.0621028
cap "a_17104_4853#" "a_17288_4853#" 62.5048
cap "d3" "dffrs_0.Qb" 764.993
cap "d3" "dffrs_8.nand3_8.C" 809.061
cap "vdd" "a_13246_7058#" 1.8274
cap "dffrs_10.Qb" "dffrs_11.nand3_6.C" 0.0584935
cap "d3" "dffrs_8.nand3_1.C" 0.0560407
cap "a_17288_2648#" "dffrs_3.nand3_8.C" 76.9857
cap "a_13246_12224#" "a_13062_12224#" 62.5048
cap "dffrs_11.nand3_8.C" "dffrs_5.Qb" 0.425785
cap "dffrs_13.nand3_1.C" "a_966_4853#" 1.18676
cap "vdd" "a_10690_12225#" 0.462717
cap "reset" "a_6648_12228#" 14.4951
cap "a_26858_2649#" "dffrs_5.Qb" 76.6356
cap "a_5162_443#" "dffrs_0.nand3_8.Z" 76.6356
cap "a_18774_4853#" "dffrs_3.nand3_6.C" 2.34373
cap "dffrs_11.nand3_8.C" "dffrs_12.Q" 84.6731
cap "dffrs_1.nand3_6.C" "clk" 1764.68
cap "dffrs_1.nand3_6.C" "dffrs_0.Q" 0.285029
cap "dffrs_4.nand3_8.Z" "dffrs_4.d" 318.204
cap "dffrs_11.nand3_8.Z" "a_25188_16634#" 2.46574
cap "clk" "a_17288_4853#" 14.4951
cap "reset" "dffrs_2.nand3_8.C" 1847.85
cap "dffrs_3.Qb" "d1" 28.6747
cap "dffrs_12.nand3_6.C" "a_30716_14429#" 2.86917
cap "a_22816_14429#" "d1" 76.9857
cap "dffrs_0.Qb" "dffrs_7.nand3_8.C" 1.3264
cap "dffrs_3.nand3_6.C" "dffrs_3.nand3_8.Z" 1198.48
cap "dffrs_2.Qb" "a_17104_16634#" 1.18676
cap "reset" "a_21146_10019#" 9.47654
cap "a_25372_443#" "dffrs_5.nand3_8.Z" 76.6356
cap "a_9204_14429#" "vdd" 1.88374
cap "dffrs_10.nand3_1.C" "a_21330_16634#" 76.9857
cap "dffrs_1.Qb" "reset" 1643.07
cap "a_6464_12228#" "dffrs_0.Qb" 0.111237
cap "dffrs_11.nand3_8.C" "d0" 809.061
cap "reset" "a_21330_443#" 9.21436
cap "dffrs_13.nand3_6.C" "dffrs_13.Qb" 1020.05
cap "dffrs_13.nand3_8.C" "a_2636_2649#" 2.03343
cap "reset" "dffrs_2.nand3_1.C" 786.055
cap "vdd" "dffrs_0.nand3_8.Z" 2728.39
cap "reset" "a_5162_2648#" 0.72972
cap "dffrs_14.nand3_8.Z" "a_4978_10022#" 3.82417
cap "dffrs_7.Qb" "vdd" 1361.5
cap "dffrs_9.nand3_8.C" "a_17288_12224#" 76.9857
cap "vdd" "a_30716_14429#" 0.0621028
cap "dffrs_9.Qb" "dffrs_10.nand3_8.Z" 0.342534
cap "a_13062_10019#" "comp_in" 15.0663
cap "vdd" "dffrs_9.nand3_6.C" 2511.08
cap "a_2452_2649#" "clk" 0.0907531
cap "dffrs_5.nand3_6.C" "dffrs_4.Qb" 0.999809
cap "dffrs_11.nand3_8.Z" "a_25372_14429#" 0.912098
cap "a_966_7058#" "a_1150_7058#" 62.5048
cap "dffrs_2.d" "dffrs_2.nand3_8.Z" 318.204
cap "reset" "a_13246_12224#" 0.72972
cap "dffrs_3.nand3_1.C" "a_17104_4853#" 1.18676
cap "dffrs_11.nand3_8.Z" "a_25372_12224#" 21.793
cap "dffrs_5.nand3_1.C" "dffrs_5.Qb" 0.0657945
cap "a_9020_7058#" "a_9204_7058#" 62.5048
cap "dffrs_7.nand3_1.C" "a_9204_16634#" 76.9857
cap "a_30716_12225#" "a_30900_12225#" 62.5048
cap "vdd" "a_18774_14429#" 1.82952
cap "d4" "dffrs_14.Qb" 10.4589
cap "dffrs_13.nand3_1.C" "a_1150_7058#" 76.9857
cap "a_13062_10019#" "a_13246_10019#" 62.5048
cap "dffrs_4.nand3_1.C" "vdd" 2012.97
cap "dffrs_12.nand3_6.C" "dffrs_12.nand3_8.C" 54.3506
cap "dffrs_3.nand3_8.C" "dffrs_3.nand3_8.Z" 1659.55
cap "a_4978_4853#" "dffrs_0.nand3_1.C" 1.18676
cap "dffrs_0.nand3_6.C" "a_5162_4853#" 82.3367
cap "a_14548_12225#" "a_14732_12225#" 62.5048
cap "vdd" "d2" 2549.63
cap "dffrs_7.Qb" "a_10690_12225#" 76.6356
cap "reset" "comp_in" 12487.9
cap "clk" "dffrs_3.nand3_1.C" 94.4307
cap "dffrs_13.nand3_8.Z" "a_966_4853#" 1.27897
cap "a_25372_443#" "a_25188_443#" 62.5048
cap "dffrs_5.nand3_6.C" "a_26858_4853#" 2.34373
cap "reset" "a_13246_443#" 9.21436
cap "dffrs_2.Qb" "dffrs_3.nand3_1.C" 1.31317
cap "dffrs_14.nand3_8.Z" "a_5162_14432#" 0.912098
cap "a_4978_7058#" "a_5162_7058#" 62.5048
cap "a_21330_10019#" "vdd" 0.462717
cap "dffrs_10.Qb" "dffrs_4.Qb" 336.606
cap "a_10690_2649#" "vdd" 0.462717
cap "a_5162_10022#" "reset" 9.21436
cap "vdd" "dffrs_12.nand3_8.C" 2085.65
cap "dffrs_2.d" "vdd" 2241.12
cap "dffrs_12.nand3_8.Z" "a_29414_12224#" 21.793
cap "a_22816_12225#" "dffrs_10.Qb" 76.6356
cap "dffrs_4.nand3_8.Z" "a_21146_443#" 3.82417
cap "reset" "a_13246_10019#" 9.21436
cap "dffrs_11.Qb" "dffrs_11.nand3_6.C" 1019.42
cap "dffrs_4.nand3_8.C" "dffrs_4.d" 94.9613
cap "dffrs_12.nand3_1.C" "a_29230_14429#" 1.18676
cap "dffrs_10.nand3_6.C" "d0" 1767.94
cap "dffrs_12.nand3_6.C" "a_29414_14429#" 82.3367
cap "dffrs_4.d" "dffrs_4.nand3_6.C" 0.285029
cap "reset" "a_17104_4853#" 1.18676
cap "dffrs_2.d" "dffrs_1.nand3_8.Z" 7.96458
cap "a_21146_16634#" "dffrs_3.Qb" 1.18676
cap "a_13246_14429#" "vdd" 1.88374
cap "vdd" "a_1150_2648#" 2.55712
cap "d3" "dffrs_7.nand3_8.Z" 1630.59
cap "dffrs_4.nand3_8.Z" "a_21330_7058#" 2.09886
cap "dffrs_0.Qb" "a_10506_14429#" 1.18676
cap "dffrs_2.Q" "dffrs_2.nand3_6.C" 189.203
cap "d5" "a_6464_14432#" 4.05458
cap "dffrs_12.Q" "a_25188_14429#" 13.3083
cap "dffrs_14.nand3_8.C" "dffrs_14.nand3_6.C" 54.3506
cap "reset" "a_25188_12224#" 0.991892
cap "reset" "a_30900_12225#" 14.4951
cap "dffrs_11.nand3_8.C" "a_26674_12225#" 2.36141
cap "a_10690_2649#" "a_10506_2649#" 62.5048
cap "dffrs_3.nand3_8.C" "a_17104_443#" 1.18676
cap "dffrs_2.d" "a_10506_2649#" 1.18676
cap "dffrs_3.Qb" "comp_in" 280.325
cap "dffrs_4.Q" "a_22632_2649#" 1.18676
cap "reset" "a_9204_2648#" 0.72972
cap "dffrs_5.nand3_8.C" "a_25372_2648#" 76.9857
cap "dffrs_13.nand3_6.C" "a_1150_4853#" 82.3367
cap "dffrs_3.nand3_8.Z" "a_17288_4853#" 0.912098
cap "a_13246_4853#" "dffrs_2.nand3_6.C" 82.3367
cap "reset" "clk" 17107.8
cap "vdd" "a_29414_14429#" 1.88374
cap "a_21330_14429#" "vdd" 1.88374
cap "reset" "dffrs_0.Q" 4481.82
cap "dffrs_0.d" "dffrs_0.nand3_8.C" 95.333
cap "clk" "a_21146_4853#" 13.3083
cap "dffrs_2.Q" "a_14732_4853#" 76.9857
cap "dffrs_2.Qb" "reset" 1643.07
cap "dffrs_9.nand3_8.Z" "a_17104_10019#" 3.82417
cap "reset" "dffrs_11.nand3_6.C" 104.935
cap "vdd" "a_22632_2649#" 0.0621028
cap "vdd" "dffrs_9.nand3_1.C" 1910.28
cap "dffrs_2.Qb" "a_14548_4853#" 20.6278
cap "dffrs_7.nand3_8.Z" "dffrs_7.nand3_8.C" 1659.55
cap "a_26858_2649#" "dffrs_5.nand3_8.C" 2.03343
cap "dffrs_4.nand3_8.C" "a_22816_2649#" 2.03343
cap "vdd" "a_9204_12224#" 1.8274
cap "clk" "a_18774_2649#" 0.120042
cap "dffrs_13.nand3_8.Z" "a_1150_7058#" 2.09886
cap "d1" "a_17288_12224#" 1.18676
cap "vdd" "a_10690_4853#" 1.82952
cap "a_10506_12225#" "dffrs_7.nand3_8.C" 2.36141
cap "a_18774_14429#" "dffrs_9.nand3_6.C" 2.34373
cap "a_4978_14432#" "a_5162_14432#" 62.5048
cap "dffrs_9.Qb" "reset" 314.176
cap "dffrs_1.nand3_6.C" "dffrs_1.nand3_1.C" 1649.63
cap "dffrs_7.Qb" "d2" 10.9753
cap "comp_in" "dffrs_13.Qb" 280.699
cap "dffrs_8.nand3_6.C" "d4" 1.2048
cap "reset" "a_9204_443#" 9.21436
cap "d2" "dffrs_9.nand3_6.C" 189.193
cap "a_14548_14429#" "dffrs_1.Qb" 1.18676
cap "clk" "a_25372_4853#" 14.4951
cap "a_17288_10019#" "dffrs_9.nand3_8.Z" 76.6356
cap "reset" "a_18590_12225#" 13.3083
cap "dffrs_7.nand3_6.C" "dffrs_7.nand3_1.C" 1649.63
cap "dffrs_8.nand3_6.C" "a_13246_16634#" 21.793
cap "a_6648_14432#" "dffrs_14.nand3_6.C" 2.34373
cap "dffrs_11.nand3_8.Z" "a_25188_10019#" 3.82417
cap "dffrs_0.d" "a_5162_443#" 14.4951
cap "reset" "a_17288_2648#" 0.72972
cap "dffrs_13.nand3_8.Z" "a_1150_443#" 76.6356
cap "d2" "a_18774_14429#" 76.9857
cap "vdd" "dffrs_0.nand3_1.C" 2013.54
cap "clk" "dffrs_3.Qb" 554.96
cap "a_18774_12225#" "vdd" 0.462717
cap "vdd" "dffrs_3.nand3_6.C" 3566.56
cap "dffrs_7.nand3_1.C" "a_9020_14429#" 1.18676
cap "d5" "dffrs_14.nand3_8.Z" 7.96458
cap "dffrs_2.Qb" "dffrs_3.Qb" 3.7921
cap "reset" "a_29414_12224#" 0.72972
cap "dffrs_0.nand3_6.C" "a_4978_2648#" 1.18676
cap "clk" "a_25188_4853#" 13.3083
cap "vdd" "a_5162_12227#" 1.8274
cap "vdd" "dffrs_8.nand3_8.Z" 1680.86
cap "dffrs_5.nand3_8.C" "a_25188_2648#" 4.05458
cap "dffrs_13.nand3_1.C" "a_966_7058#" 4.05458
cap "dffrs_4.nand3_8.Z" "a_21330_443#" 76.6356
cap "dffrs_4.nand3_8.C" "a_21146_443#" 1.18676
cap "dffrs_2.nand3_8.C" "a_14548_2649#" 2.36141
cap "dffrs_2.nand3_8.Z" "a_13246_2648#" 21.793
cap "reset" "a_4978_10022#" 9.47654
cap "dffrs_5.Q" "clk" 0.167255
cap "a_6464_12228#" "dffrs_14.nand3_8.C" 2.36141
cap "dffrs_4.Qb" "dffrs_11.Qb" 94.4695
cap "dffrs_9.Qb" "dffrs_3.Qb" 336.606
cap "d3" "dffrs_7.nand3_8.C" 84.6731
cap "dffrs_3.nand3_1.C" "dffrs_3.nand3_8.Z" 193.077
cap "a_13062_16634#" "dffrs_1.Qb" 1.18676
cap "a_17288_7058#" "dffrs_3.nand3_8.Z" 2.09886
cap "a_25372_10019#" "a_25188_10019#" 62.5048
cap "vdd" "a_6464_14432#" 0.0621028
cap "d4" "dffrs_0.Qb" 30.2244
cap "d4" "dffrs_8.nand3_1.C" 1.7211
cap "a_21330_7058#" "dffrs_4.nand3_6.C" 21.793
cap "a_13246_16634#" "dffrs_8.nand3_1.C" 76.9857
cap "vdd" "dffrs_0.d" 2320.08
cap "clk" "dffrs_13.Qb" 555.36
cap "dffrs_3.Qb" "a_18590_12225#" 0.111237
cap "dffrs_12.Q" "dffrs_5.Qb" 621.196
cap "dffrs_4.Q" "dffrs_5.nand3_6.C" 0.285029
cap "a_25372_16634#" "a_25188_16634#" 62.5048
cap "reset" "a_9020_10019#" 9.47654
cap "a_26674_14429#" "d0" 4.05458
cap "dffrs_9.nand3_1.C" "dffrs_9.nand3_6.C" 1649.63
cap "a_25188_16634#" "dffrs_11.nand3_6.C" 20.6062
cap "vdd" "a_13246_2648#" 1.8274
cap "a_13246_14429#" "d2" 14.4951
cap "dffrs_4.nand3_8.Z" "comp_in" 0.078136
cap "a_18590_2649#" "dffrs_3.nand3_8.C" 2.36141
cap "vdd" "dffrs_5.nand3_6.C" 3566.56
cap "vdd" "dffrs_3.nand3_8.C" 2085.65
cap "dffrs_9.nand3_8.C" "dffrs_9.nand3_8.Z" 1659.55
cap "clk" "dffrs_5.nand3_8.Z" 1242.19
cap "a_13062_443#" "dffrs_2.nand3_8.Z" 3.82417
cap "reset" "a_5162_14432#" 1.18676
cap "dffrs_7.nand3_6.C" "reset" 104.935
cap "reset" "dffrs_4.Qb" 1645.57
cap "a_22816_12225#" "reset" 14.4951
cap "clk" "a_9020_4853#" 13.3083
cap "vdd" "a_14548_12225#" 0.0621028
cap "a_6648_4853#" "dffrs_0.Qb" 21.8146
cap "dffrs_5.Qb" "d0" 816.705
cap "reset" "a_14732_12225#" 14.4951
cap "reset" "a_9020_14429#" 1.18676
cap "a_9020_16634#" "dffrs_0.Qb" 1.18676
cap "reset" "dffrs_3.nand3_8.Z" 1484.71
cap "a_25188_12224#" "a_25372_12224#" 62.5048
cap "dffrs_12.Q" "d0" 1478.64
cap "dffrs_0.nand3_1.C" "dffrs_0.nand3_8.Z" 193.077
cap "dffrs_10.nand3_6.C" "a_21330_16634#" 21.793
cap "dffrs_14.Qb" "a_6648_12228#" 76.6356
cap "dffrs_14.nand3_8.Z" "vdd" 1680.54
cap "dffrs_7.Qb" "dffrs_8.nand3_8.Z" 0.342534
cap "dffrs_13.nand3_8.Z" "a_966_7058#" 2.46574
cap "d5" "dffrs_7.nand3_1.C" 1.67464
cap "a_25372_14429#" "dffrs_11.nand3_6.C" 82.3367
cap "a_13062_443#" "vdd" 0.0621028
cap "a_5162_7058#" "dffrs_0.nand3_6.C" 21.793
cap "vdd" "dffrs_10.Qb" 1361.5
cap "a_9020_7058#" "dffrs_1.nand3_1.C" 4.05458
cap "dffrs_10.nand3_8.C" "dffrs_10.Qb" 100.291
cap "reset" "dffrs_1.nand3_1.C" 786.055
cap "dffrs_0.nand3_6.C" "a_6648_4853#" 2.34373
cap "dffrs_13.nand3_1.C" "dffrs_13.nand3_8.Z" 193.077
cap "a_13062_4853#" "dffrs_2.nand3_1.C" 1.18676
cap "dffrs_3.Qb" "dffrs_4.Qb" 3.7921
cap "dffrs_2.d" "a_10690_4853#" 76.9857
cap "dffrs_4.nand3_8.Z" "clk" 1247.81
cap "dffrs_10.nand3_1.C" "a_21146_16634#" 4.05458
cap "a_18774_4853#" "dffrs_3.Qb" 21.8146
cap "dffrs_5.nand3_1.C" "a_25372_7058#" 76.9857
cap "dffrs_12.Qb" "a_30900_14429#" 21.8146
cap "dffrs_1.nand3_6.C" "vdd" 3566.56
cap "dffrs_0.d" "dffrs_0.nand3_8.Z" 318.905
cap "vdd" "a_17288_4853#" 1.88374
cap "a_17288_14429#" "a_17104_14429#" 62.5048
cap "a_17104_16634#" "vdd" 0.0621028
cap "clk" "a_2636_2649#" 0.120042
cap "dffrs_12.nand3_6.C" "dffrs_12.nand3_8.Z" 1198.48
cap "dffrs_3.Qb" "dffrs_3.nand3_8.Z" 0.00338341
cap "d2" "dffrs_8.nand3_8.Z" 1630.37
cap "a_17288_14429#" "d1" 14.4951
cap "a_26674_2649#" "vdd" 0.0621028
cap "clk" "a_14548_2649#" 0.0907531
cap "reset" "a_4978_4853#" 1.18676
cap "dffrs_10.nand3_8.Z" "vdd" 1680.86
cap "reset" "a_17104_443#" 9.47654
cap "clk" "a_1150_4853#" 14.4951
cap "dffrs_1.nand3_6.C" "dffrs_1.nand3_8.Z" 1198.48
cap "dffrs_2.Qb" "a_14548_2649#" 3.82417
cap "dffrs_10.nand3_8.Z" "dffrs_10.nand3_8.C" 1659.55
cap "dffrs_11.nand3_8.Z" "dffrs_11.nand3_8.C" 1659.55
cap "a_22816_4853#" "dffrs_4.nand3_6.C" 2.34373
cap "clk" "a_6648_2649#" 0.120042
cap "dffrs_2.nand3_6.C" "a_13062_2648#" 1.18676
cap "dffrs_1.Qb" "dffrs_1.nand3_8.C" 100.291
cap "dffrs_5.Q" "a_26858_4853#" 76.9857
cap "a_25188_16634#" "dffrs_4.Qb" 1.18676
cap "vdd" "dffrs_12.nand3_8.Z" 1680.86
cap "d4" "dffrs_7.nand3_8.Z" 8.12543
cap "comp_in" "dffrs_4.nand3_6.C" 0.725888
cap "dffrs_9.nand3_8.Z" "a_17104_14429#" 1.27897
cap "a_4978_14432#" "vdd" 0.118441
cap "a_26674_12225#" "dffrs_5.Qb" 0.111237
cap "a_2452_2649#" "vdd" 13.3704
cap "comp_in" "a_25188_10019#" 13.3083
cap "d4" "a_10506_12225#" 1.18676
cap "reset" "d5" 104.395
cap "dffrs_5.nand3_8.Z" "dffrs_4.Qb" 0.46929
cap "d1" "dffrs_9.nand3_8.Z" 1630.4
cap "reset" "dffrs_0.nand3_8.C" 1848.06
cap "a_13246_14429#" "dffrs_8.nand3_8.Z" 0.912098
cap "vdd" "a_21330_12224#" 1.8274
cap "vdd" "a_17288_16634#" 1.8274
cap "a_18774_4853#" "a_18590_4853#" 62.5048
cap "a_29230_16634#" "dffrs_5.Qb" 1.18676
cap "clk" "a_17288_443#" 1.75013
cap "dffrs_10.nand3_8.C" "a_21330_12224#" 76.9857
cap "vdd" "a_4978_16637#" 0.0621028
cap "d4" "dffrs_14.nand3_6.C" 1767.44
cap "clk" "a_21330_4853#" 14.4951
cap "dffrs_13.nand3_6.C" "a_966_4853#" 9.45447
cap "vdd" "dffrs_7.nand3_1.C" 1910.28
cap "dffrs_12.nand3_6.C" "dffrs_11.Qb" 0.0584935
cap "dffrs_8.Qb" "d1" 10.9753
cap "dffrs_5.nand3_8.C" "dffrs_5.Qb" 100.291
cap "vdd" "a_2452_4853#" 0.0621028
cap "vdd" "a_13062_12224#" 0.0621028
cap "reset" "a_21330_2648#" 0.72972
cap "vdd" "a_30716_12225#" 0.0621028
cap "d4" "dffrs_14.nand3_8.C" 84.6731
cap "reset" "a_6464_2649#" 13.3083
cap "vdd" "a_26858_12225#" 0.462717
cap "vdd" "dffrs_3.nand3_1.C" 2012.97
cap "a_17288_7058#" "vdd" 1.8274
cap "a_4978_12227#" "dffrs_14.nand3_6.C" 1.18676
cap "a_26674_12225#" "d0" 1.18676
cap "a_25188_14429#" "dffrs_11.nand3_1.C" 1.18676
cap "dffrs_4.nand3_8.C" "clk" 92.2872
cap "dffrs_14.nand3_8.C" "a_4978_12227#" 4.05458
cap "a_13062_4853#" "clk" 13.3083
cap "vdd" "dffrs_11.Qb" 1361.5
cap "reset" "dffrs_2.nand3_8.Z" 1484.71
cap "dffrs_7.nand3_8.Z" "a_9020_16634#" 2.46574
cap "reset" "a_5162_443#" 9.21436
cap "d3" "d4" 1454.33
cap "clk" "dffrs_4.nand3_6.C" 1764.68
cap "a_9204_10019#" "dffrs_7.nand3_8.Z" 76.6356
cap "a_13062_10019#" "vdd" 0.0621028
cap "a_17104_16634#" "dffrs_9.nand3_6.C" 20.6062
cap "reset" "a_14732_2649#" 14.4951
cap "a_9020_4853#" "dffrs_1.nand3_1.C" 1.18676
cap "dffrs_4.nand3_8.Z" "dffrs_4.Qb" 0.00338341
cap "a_22632_14429#" "d1" 4.05458
cap "clk" "a_9204_4853#" 14.4951
cap "dffrs_4.nand3_8.Z" "a_21146_7058#" 2.46574
cap "reset" "dffrs_12.nand3_6.C" 104.935
cap "dffrs_2.Q" "dffrs_2.nand3_8.C" 809.061
cap "a_5162_16637#" "vdd" 1.8274
cap "dffrs_1.Qb" "dffrs_8.nand3_6.C" 1056.4
cap "dffrs_0.Qb" "a_6648_12228#" 0.151032
cap "a_966_443#" "a_1150_443#" 62.5048
cap "reset" "dffrs_4.Q" 4481.82
cap "dffrs_2.d" "a_13062_443#" 13.3083
cap "a_26674_14429#" "a_26858_14429#" 62.5048
cap "d4" "dffrs_7.nand3_8.C" 809.061
cap "a_17104_12224#" "dffrs_9.nand3_8.C" 4.05458
cap "reset" "a_18590_2649#" 13.3083
cap "a_9020_7058#" "vdd" 1.24887
cap "reset" "vdd" 14537
cap "d5" "dffrs_13.Qb" 17.0197
cap "dffrs_8.Qb" "dffrs_1.Qb" 94.4695
cap "vdd" "a_21146_4853#" 0.118441
cap "dffrs_13.nand3_6.C" "a_1150_7058#" 21.793
cap "reset" "dffrs_10.nand3_8.C" 1845.48
cap "dffrs_1.nand3_8.C" "a_9204_2648#" 76.9857
cap "vdd" "a_14548_4853#" 1.24887
cap "clk" "dffrs_1.nand3_8.C" 92.2872
cap "dffrs_10.nand3_8.Z" "d2" 0.370712
cap "dffrs_11.nand3_8.Z" "a_25188_14429#" 1.27897
cap "dffrs_1.nand3_8.C" "dffrs_0.Q" 94.9613
cap "dffrs_10.nand3_6.C" "d1" 189.217
cap "dffrs_2.d" "dffrs_1.nand3_6.C" 189.203
cap "a_17288_16634#" "dffrs_9.nand3_6.C" 21.793
cap "a_26674_4853#" "a_26858_4853#" 62.5048
cap "vdd" "a_18774_2649#" 0.462717
cap "a_18590_2649#" "a_18774_2649#" 62.5048
cap "a_9020_7058#" "dffrs_1.nand3_8.Z" 2.46574
cap "dffrs_7.Qb" "dffrs_7.nand3_1.C" 0.0657945
cap "dffrs_1.Qb" "dffrs_8.nand3_8.C" 1.3264
cap "reset" "dffrs_1.nand3_8.Z" 1484.71
cap "dffrs_0.d" "dffrs_0.nand3_1.C" 0.237526
cap "dffrs_1.Qb" "dffrs_0.Qb" 3.7921
cap "a_21330_10019#" "dffrs_10.nand3_8.Z" 76.6356
cap "dffrs_1.Qb" "dffrs_8.nand3_1.C" 103.914
cap "a_21146_2648#" "clk" 1.18676
cap "reset" "a_10506_2649#" 13.3083
cap "dffrs_1.Qb" "a_10506_4853#" 20.6278
cap "dffrs_9.nand3_8.Z" "comp_in" 318.988
cap "vdd" "a_25372_4853#" 1.88374
cap "dffrs_3.nand3_8.C" "dffrs_3.nand3_6.C" 54.3506
cap "reset" "a_10690_12225#" 14.4951
cap "dffrs_12.nand3_8.Z" "dffrs_12.nand3_8.C" 1659.55
cap "dffrs_12.Qb" "a_30900_12225#" 76.6356
cap "a_13246_12224#" "dffrs_8.nand3_8.C" 76.9857
cap "dffrs_3.Qb" "a_18590_2649#" 3.82417
cap "vdd" "dffrs_3.Qb" 3275.8
cap "a_26858_14429#" "d0" 76.9857
cap "a_17288_443#" "dffrs_3.nand3_8.Z" 76.6356
cap "a_22816_14429#" "vdd" 1.82952
cap "dffrs_10.nand3_8.C" "dffrs_3.Qb" 1.3264
cap "dffrs_11.nand3_8.C" "comp_in" 91.4575
cap "vdd" "a_25188_4853#" 0.118441
cap "d2" "a_13062_12224#" 1.18676
cap "dffrs_5.Q" "vdd" 2002.36
cap "dffrs_4.nand3_8.C" "dffrs_4.Qb" 100.291
cap "a_17104_16634#" "dffrs_9.nand3_1.C" 4.05458
cap "dffrs_12.Q" "dffrs_11.nand3_1.C" 107.908
cap "a_21330_14429#" "dffrs_10.nand3_8.Z" 0.912098
cap "comp_in" "dffrs_0.Qb" 280.325
cap "reset" "a_9204_14429#" 1.18676
cap "dffrs_8.nand3_8.C" "comp_in" 97.0041
cap "dffrs_1.nand3_6.C" "a_10690_4853#" 2.34373
cap "dffrs_4.Qb" "dffrs_4.nand3_6.C" 1020.05
cap "d1" "a_22632_12225#" 1.18676
cap "a_21146_7058#" "dffrs_4.nand3_6.C" 20.6062
cap "dffrs_14.nand3_8.Z" "a_5162_12227#" 21.793
cap "dffrs_2.nand3_6.C" "a_14732_4853#" 2.34373
cap "a_30716_12225#" "dffrs_12.nand3_8.C" 2.36141
cap "dffrs_7.Qb" "reset" 314.176
cap "reset" "dffrs_0.nand3_8.Z" 1501.01
cap "dffrs_12.nand3_8.Z" "a_29414_14429#" 0.912098
cap "dffrs_2.Qb" "dffrs_8.nand3_6.C" 0.636791
cap "vdd" "dffrs_13.Qb" 3490.8
cap "dffrs_7.nand3_6.C" "dffrs_14.Qb" 0.0573288
cap "dffrs_4.Q" "dffrs_5.nand3_8.Z" 318.204
cap "vdd" "dffrs_14.nand3_1.C" 1891.19
cap "reset" "dffrs_9.nand3_6.C" 104.935
cap "vdd" "a_25188_16634#" 0.0621028
cap "d0" "dffrs_11.nand3_1.C" 0.0438504
cap "d4" "a_10506_14429#" 4.05458
cap "a_25188_7058#" "vdd" 1.24887
cap "dffrs_2.Qb" "dffrs_9.nand3_8.Z" 1045.89
cap "dffrs_11.nand3_8.C" "a_25188_12224#" 4.05458
cap "dffrs_4.nand3_8.Z" "a_21330_2648#" 21.793
cap "clk" "dffrs_2.Q" 84.516
cap "clk" "a_25372_2648#" 1.18676
cap "vdd" "dffrs_5.nand3_8.Z" 2726.54
cap "dffrs_0.nand3_6.C" "comp_in" 0.724476
cap "dffrs_2.Qb" "dffrs_2.Q" 1817.06
cap "a_22816_4853#" "a_22632_4853#" 62.5048
cap "a_17104_12224#" "d1" 1.18676
cap "vdd" "a_18590_4853#" 1.24887
cap "dffrs_3.nand3_6.C" "a_17288_4853#" 82.3367
cap "a_14732_14429#" "a_14548_14429#" 62.5048
cap "a_17288_16634#" "dffrs_9.nand3_1.C" 76.9857
cap "dffrs_9.Qb" "dffrs_9.nand3_8.Z" 0.00338341
cap "a_6648_2649#" "dffrs_0.nand3_8.C" 2.03343
cap "dffrs_2.Qb" "dffrs_8.Qb" 336.606
cap "reset" "dffrs_4.nand3_1.C" 786.055
cap "dffrs_10.nand3_6.C" "a_21146_16634#" 20.6062
cap "a_17288_443#" "a_17104_443#" 62.5048
cap "dffrs_4.nand3_1.C" "a_21146_4853#" 1.18676
cap "clk" "a_13246_4853#" 14.4951
cap "vdd" "a_9020_4853#" 0.118441
cap "a_6464_4853#" "dffrs_0.Qb" 20.6278
cap "dffrs_11.nand3_8.C" "dffrs_11.nand3_6.C" 54.3506
cap "clk" "a_966_4853#" 13.3083
cap "reset" "d2" 1589.27
cap "dffrs_11.nand3_8.Z" "dffrs_12.Q" 1630.59
cap "clk" "dffrs_0.Qb" 554.96
cap "clk" "a_9020_2648#" 1.18676
cap "a_9020_2648#" "a_9204_2648#" 62.5048
cap "dffrs_0.Qb" "dffrs_0.Q" 1817.06
cap "dffrs_2.Qb" "dffrs_8.nand3_8.C" 0.425785
cap "a_966_7058#" "dffrs_13.nand3_6.C" 20.6062
cap "reset" "a_21330_10019#" 9.21436
cap "dffrs_12.nand3_6.C" "a_29414_16634#" 21.793
cap "dffrs_1.nand3_8.Z" "a_9020_4853#" 1.27897
cap "reset" "a_10690_2649#" 14.4951
cap "a_6464_2649#" "a_6648_2649#" 62.5048
cap "a_25372_14429#" "vdd" 1.88374
cap "reset" "dffrs_12.nand3_8.C" 1845.4
cap "dffrs_13.nand3_8.Z" "dffrs_13.nand3_8.C" 1659.55
cap "dffrs_2.d" "reset" 4481.82
cap "d3" "d1" 822.449
cap "dffrs_3.Qb" "dffrs_9.nand3_6.C" 0.636791
cap "a_14548_14429#" "vdd" 0.0621028
cap "dffrs_13.nand3_1.C" "dffrs_13.nand3_6.C" 1649.63
cap "vdd" "a_25372_12224#" 1.8274
cap "dffrs_4.nand3_8.Z" "dffrs_4.Q" 7.96458
cap "dffrs_4.Q" "a_25188_443#" 13.3083
cap "a_17288_10019#" "a_17104_10019#" 62.5048
cap "a_14732_2649#" "a_14548_2649#" 62.5048
cap "dffrs_0.nand3_6.C" "a_6464_4853#" 2.86917
cap "dffrs_7.nand3_6.C" "a_9020_12224#" 1.18676
cap "dffrs_11.nand3_8.Z" "d0" 8.12543
cap "dffrs_14.nand3_8.C" "a_6648_12228#" 2.03343
cap "a_30900_14429#" "dffrs_12.Q" 76.9857
cap "dffrs_1.Qb" "a_10506_12225#" 0.111237
cap "dffrs_12.nand3_6.C" "dffrs_12.nand3_1.C" 1649.63
cap "clk" "a_25188_2648#" 1.18676
cap "reset" "a_13246_14429#" 1.18676
cap "dffrs_4.nand3_8.Z" "vdd" 2726.54
cap "clk" "dffrs_0.nand3_6.C" 1764.69
cap "vdd" "a_29414_16634#" 1.8274
cap "vdd" "a_25188_443#" 0.0621028
cap "dffrs_4.nand3_1.C" "dffrs_3.Qb" 1.31317
cap "dffrs_0.nand3_6.C" "dffrs_0.Q" 189.203
cap "a_29414_10019#" "vdd" 0.462717
cap "vdd" "a_26674_4853#" 1.24887
cap "dffrs_0.nand3_8.Z" "dffrs_13.Qb" 0.517418
cap "dffrs_12.Q" "d1" 749.382
cap "a_13062_12224#" "dffrs_8.nand3_8.Z" 20.6062
cap "d2" "dffrs_3.Qb" 795.861
cap "a_966_443#" "dffrs_13.nand3_8.Z" 3.82417
cap "vdd" "a_2636_2649#" 14.9578
cap "dffrs_3.nand3_1.C" "dffrs_3.nand3_6.C" 1649.63
cap "a_13062_16634#" "vdd" 0.0621028
cap "a_17288_7058#" "dffrs_3.nand3_6.C" 21.793
cap "a_2452_2649#" "dffrs_0.d" 1.18676
cap "reset" "a_29414_14429#" 1.18676
cap "reset" "a_21330_14429#" 1.18676
cap "dffrs_5.nand3_1.C" "clk" 94.4307
cap "vdd" "a_14548_2649#" 0.0621028
cap "a_2636_4853#" "dffrs_13.nand3_6.C" 2.34373
cap "vdd" "a_1150_4853#" 3.0705
cap "vdd" "dffrs_12.nand3_1.C" 1910.28
cap "dffrs_2.nand3_8.C" "a_13062_2648#" 4.05458
cap "reset" "a_22632_2649#" 13.3083
cap "reset" "dffrs_9.nand3_1.C" 766.973
cap "d5" "dffrs_14.Qb" 1626.12
cap "dffrs_4.nand3_8.C" "a_21330_2648#" 76.9857
cap "vdd" "a_17288_12224#" 1.8274
cap "reset" "a_9204_12224#" 0.72972
cap "vdd" "a_6648_2649#" 0.462717
cap "d1" "d0" 1478.74
cap "dffrs_7.nand3_8.Z" "comp_in" 318.988
cap "dffrs_0.d" "a_2452_4853#" 4.05458
cap "d4" "a_4978_12227#" 1.18676
cap "a_13062_10019#" "dffrs_8.nand3_8.Z" 3.82417
cap "dffrs_9.Qb" "dffrs_10.nand3_6.C" 0.0584935
cap "d3" "dffrs_1.Qb" 620.818
cap "a_17104_7058#" "dffrs_3.nand3_8.Z" 2.46574
cap "dffrs_10.nand3_8.Z" "dffrs_10.Qb" 0.00338341
cap "a_13062_4853#" "dffrs_2.nand3_8.Z" 1.27897
cap "dffrs_9.nand3_8.C" "a_17104_10019#" 1.18676
cap "dffrs_11.nand3_8.C" "dffrs_4.Qb" 1.3264
cap "a_6464_12228#" "a_6648_12228#" 62.5048
cap "clk" "a_1150_443#" 1.75013
cap "vdd" "a_17288_443#" 0.462717
cap "dffrs_2.Q" "dffrs_3.nand3_8.Z" 318.204
cap "dffrs_13.nand3_8.Z" "dffrs_13.nand3_6.C" 1198.48
cap "a_4978_14432#" "dffrs_14.nand3_8.Z" 1.27897
cap "vdd" "a_21330_4853#" 1.88374
cap "reset" "a_18774_12225#" 14.4951
cap "dffrs_8.Qb" "a_14732_12225#" 76.6356
cap "reset" "dffrs_3.nand3_6.C" 112.383
cap "reset" "dffrs_0.nand3_1.C" 786.475
cap "dffrs_7.nand3_6.C" "dffrs_0.Qb" 1056.4
cap "reset" "a_5162_12227#" 0.72972
cap "a_25188_14429#" "dffrs_11.nand3_6.C" 9.45447
cap "dffrs_10.nand3_1.C" "vdd" 1910.28
cap "dffrs_14.nand3_8.C" "comp_in" 97.0092
cap "dffrs_1.Qb" "dffrs_7.nand3_8.C" 0.425785
cap "vdd" "a_13062_14429#" 0.118441
cap "reset" "dffrs_8.nand3_8.Z" 1236.92
cap "dffrs_4.nand3_8.C" "dffrs_4.Q" 809.061
cap "dffrs_4.Q" "dffrs_4.nand3_6.C" 189.203
cap "a_14732_12225#" "dffrs_8.nand3_8.C" 2.03343
cap "dffrs_14.nand3_8.Z" "a_4978_16637#" 2.46574
cap "dffrs_7.nand3_8.Z" "a_9204_16634#" 2.09886
cap "dffrs_4.nand3_8.C" "vdd" 2085.65
cap "a_13062_4853#" "vdd" 0.118441
cap "vdd" "dffrs_4.nand3_6.C" 3566.56
cap "a_21146_2648#" "a_21330_2648#" 62.5048
cap "a_4978_7058#" "vdd" 1.24887
cap "reset" "dffrs_0.d" 4717.07
cap "vdd" "a_25188_10019#" 0.0621028
cap "vdd" "a_9204_4853#" 1.88374
cap "dffrs_4.nand3_1.C" "dffrs_4.nand3_8.Z" 193.077
cap "a_17104_16634#" "a_17288_16634#" 62.5048
cap "a_9020_443#" "clk" 1.75013
cap "dffrs_0.Qb" "dffrs_1.nand3_1.C" 1.31317
cap "a_9020_443#" "dffrs_0.Q" 13.3083
cap "vdd" "dffrs_14.Qb" 1361.5
cap "reset" "a_13246_2648#" 0.72972
cap "dffrs_4.Qb" "a_22632_4853#" 20.6278
cap "a_18774_12225#" "dffrs_3.Qb" 0.151032
cap "dffrs_3.Qb" "dffrs_3.nand3_6.C" 1020.05
cap "reset" "dffrs_5.nand3_6.C" 112.382
cap "reset" "dffrs_3.nand3_8.C" 1847.85
cap "dffrs_1.nand3_8.Z" "a_9204_4853#" 0.912098
cap "dffrs_2.Q" "a_17104_443#" 13.3083
cap "dffrs_10.nand3_8.Z" "a_21330_12224#" 21.793
cap "comp_in" "dffrs_7.nand3_8.C" 97.0041
cap "dffrs_5.nand3_1.C" "dffrs_4.Qb" 1.31317
cap "dffrs_10.nand3_6.C" "dffrs_4.Qb" 0.636791
cap "a_5162_16637#" "dffrs_14.nand3_8.Z" 2.09886
cap "reset" "a_14548_12225#" 13.3083
cap "a_10690_14429#" "a_10506_14429#" 62.5048
cap "dffrs_3.nand3_8.C" "a_18774_2649#" 2.03343
cap "vdd" "dffrs_1.nand3_8.C" 2085.65
cap "a_9020_443#" "a_9204_443#" 62.5048
cap "clk" "a_13062_2648#" 1.18676
cap "dffrs_2.Qb" "d3" 805.412
cap "dffrs_0.nand3_1.C" "dffrs_13.Qb" 1.39364
cap "dffrs_5.nand3_6.C" "a_25372_4853#" 82.3367
cap "a_26674_14429#" "dffrs_11.nand3_6.C" 2.86917
cap "reset" "dffrs_14.nand3_8.Z" 1235.12
cap "dffrs_1.nand3_8.Z" "dffrs_1.nand3_8.C" 1659.55
cap "reset" "dffrs_10.Qb" 314.176
cap "a_21146_2648#" "vdd" 0.0621028
cap "reset" "a_13062_443#" 9.47654
cap "dffrs_13.nand3_1.C" "clk" 94.4307
cap "a_25188_12224#" "dffrs_12.Q" 1.18676
cap "dffrs_12.Qb" "dffrs_12.nand3_6.C" 1019.42
cap "clk" "dffrs_5.Qb" 10.4589
cap "dffrs_3.Qb" "dffrs_3.nand3_8.C" 100.291
cap "a_10506_2649#" "dffrs_1.nand3_8.C" 2.36141
cap "d5" "dffrs_0.Qb" 1082.2
cap "dffrs_3.nand3_6.C" "a_18590_4853#" 2.86917
cap "a_6464_14432#" "dffrs_13.Qb" 1.18676
cap "dffrs_11.nand3_6.C" "dffrs_5.Qb" 0.636791
cap "dffrs_5.nand3_6.C" "a_25188_4853#" 9.45447
cap "dffrs_0.Qb" "dffrs_0.nand3_8.C" 100.291
cap "a_4978_4853#" "dffrs_0.nand3_6.C" 9.45447
cap "vdd" "a_9020_12224#" 0.0621028
cap "dffrs_12.nand3_8.Z" "dffrs_11.Qb" 0.333254
cap "dffrs_5.Q" "dffrs_5.nand3_6.C" 189.141
cap "a_9020_7058#" "dffrs_1.nand3_6.C" 20.6062
cap "a_4978_7058#" "dffrs_0.nand3_8.Z" 2.46574
cap "reset" "dffrs_1.nand3_6.C" 112.383
cap "dffrs_2.nand3_6.C" "dffrs_2.nand3_8.C" 54.3506
cap "a_14732_14429#" "dffrs_8.nand3_6.C" 2.34373
cap "dffrs_12.Q" "dffrs_11.nand3_6.C" 1768.03
cap "dffrs_7.nand3_8.Z" "a_9020_10019#" 3.82417
cap "reset" "a_17288_4853#" 1.18676
cap "a_22632_12225#" "dffrs_4.Qb" 0.111237
cap "dffrs_14.nand3_8.C" "a_4978_10022#" 1.18676
cap "dffrs_0.d" "dffrs_13.Qb" 1817.06
cap "a_17288_14429#" "vdd" 1.88374
cap "dffrs_10.nand3_1.C" "d2" 1.95764
cap "dffrs_13.nand3_8.Z" "comp_in" 0.078136
cap "dffrs_2.Q" "dffrs_2.nand3_8.Z" 7.96458
cap "vdd" "a_21146_14429#" 0.118441
cap "d2" "a_13062_14429#" 13.3083
cap "dffrs_12.Qb" "vdd" 1361.71
cap "a_22816_12225#" "a_22632_12225#" 62.5048
cap "vdd" "a_21146_12224#" 0.0621028
cap "reset" "a_26674_2649#" 13.3083
cap "dffrs_7.nand3_6.C" "dffrs_7.nand3_8.Z" 1198.48
cap "dffrs_10.nand3_8.C" "a_21146_12224#" 4.05458
cap "reset" "dffrs_10.nand3_8.Z" 1236.92
cap "a_6464_2649#" "dffrs_0.Qb" 3.82417
cap "a_17288_7058#" "dffrs_3.nand3_1.C" 76.9857
cap "dffrs_1.Qb" "dffrs_2.nand3_6.C" 0.999809
cap "clk" "a_5162_4853#" 14.4951
cap "dffrs_4.nand3_1.C" "dffrs_4.nand3_6.C" 1649.63
cap "a_13246_4853#" "dffrs_2.nand3_8.Z" 0.912098
cap "a_966_443#" "dffrs_13.nand3_8.C" 1.18676
cap "a_14732_14429#" "dffrs_8.Qb" 21.8146
cap "dffrs_2.nand3_6.C" "dffrs_2.nand3_1.C" 1649.63
cap "dffrs_0.nand3_6.C" "dffrs_0.nand3_8.C" 54.3506
cap "clk" "a_4978_443#" 1.75013
cap "dffrs_3.Qb" "dffrs_10.Qb" 94.4695
cap "dffrs_2.Qb" "d0" 0.0232349
cap "a_25188_7058#" "dffrs_5.nand3_6.C" 20.6062
cap "dffrs_11.nand3_6.C" "d0" 189.26
cap "a_9020_14429#" "dffrs_7.nand3_8.Z" 1.27897
cap "a_17104_7058#" "vdd" 1.24887
cap "dffrs_11.Qb" "a_26858_12225#" 76.6356
cap "a_22816_14429#" "dffrs_10.Qb" 21.8146
cap "a_5162_16637#" "a_4978_16637#" 62.5048
cap "dffrs_8.nand3_6.C" "vdd" 2511.08
cap "reset" "dffrs_12.nand3_8.Z" 1236.87
cap "a_10690_14429#" "d4" 76.9857
cap "a_4978_14432#" "reset" 1.18676
cap "dffrs_11.nand3_8.Z" "dffrs_11.nand3_1.C" 193.077
cap "dffrs_5.nand3_6.C" "dffrs_5.nand3_8.Z" 1198.48
cap "a_5162_14432#" "dffrs_14.nand3_6.C" 82.3367
cap "vdd" "dffrs_9.nand3_8.Z" 1680.86
cap "a_5162_2648#" "a_4978_2648#" 62.5048
cap "a_29230_12224#" "a_29414_12224#" 62.5048
cap "dffrs_9.Qb" "d0" 10.9753
cap "a_13246_14429#" "a_13062_14429#" 62.5048
cap "vdd" "dffrs_2.Q" 2241.12
cap "reset" "a_21330_12224#" 0.72972
cap "vdd" "a_25372_2648#" 1.8274
cap "a_21146_443#" "dffrs_4.d" 13.3083
cap "dffrs_8.Qb" "vdd" 1361.5
cap "dffrs_14.nand3_8.Z" "dffrs_13.Qb" 1045.97
cap "reset" "dffrs_7.nand3_1.C" 766.973
cap "dffrs_11.nand3_8.C" "vdd" 2086.5
cap "dffrs_14.nand3_8.Z" "dffrs_14.nand3_1.C" 193.077
cap "reset" "a_13062_12224#" 0.991892
cap "reset" "a_2452_4853#" 1.18676
cap "a_13062_16634#" "dffrs_8.nand3_8.Z" 2.46574
device msubckt nfet_03v3 25476 443 25477 444 l=80 w=200 "vss" "dffrs_4.Q" 160 0 "a_25372_443#" 200 10400,304 "dffrs_5.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 25292 443 25293 444 l=80 w=200 "vss" "reset" 160 0 "a_25188_443#" 200 10400,304 "a_25372_443#" 200 10400,304
device msubckt nfet_03v3 25108 443 25109 444 l=80 w=200 "vss" "dffrs_5.nand3_8.C" 160 0 "vss" 200 17600,576 "a_25188_443#" 200 10400,304
device msubckt nfet_03v3 21434 443 21435 444 l=80 w=200 "vss" "dffrs_4.d" 160 0 "a_21330_443#" 200 10400,304 "dffrs_4.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 21250 443 21251 444 l=80 w=200 "vss" "reset" 160 0 "a_21146_443#" 200 10400,304 "a_21330_443#" 200 10400,304
device msubckt nfet_03v3 21066 443 21067 444 l=80 w=200 "vss" "dffrs_4.nand3_8.C" 160 0 "vss" 200 17600,576 "a_21146_443#" 200 10400,304
device msubckt nfet_03v3 17392 443 17393 444 l=80 w=200 "vss" "dffrs_2.Q" 160 0 "a_17288_443#" 200 10400,304 "dffrs_3.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 17208 443 17209 444 l=80 w=200 "vss" "reset" 160 0 "a_17104_443#" 200 10400,304 "a_17288_443#" 200 10400,304
device msubckt nfet_03v3 17024 443 17025 444 l=80 w=200 "vss" "dffrs_3.nand3_8.C" 160 0 "vss" 200 17600,576 "a_17104_443#" 200 10400,304
device msubckt nfet_03v3 13350 443 13351 444 l=80 w=200 "vss" "dffrs_2.d" 160 0 "a_13246_443#" 200 10400,304 "dffrs_2.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 13166 443 13167 444 l=80 w=200 "vss" "reset" 160 0 "a_13062_443#" 200 10400,304 "a_13246_443#" 200 10400,304
device msubckt nfet_03v3 12982 443 12983 444 l=80 w=200 "vss" "dffrs_2.nand3_8.C" 160 0 "vss" 200 17600,576 "a_13062_443#" 200 10400,304
device msubckt nfet_03v3 9308 443 9309 444 l=80 w=200 "vss" "dffrs_0.Q" 160 0 "a_9204_443#" 200 10400,304 "dffrs_1.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 9124 443 9125 444 l=80 w=200 "vss" "reset" 160 0 "a_9020_443#" 200 10400,304 "a_9204_443#" 200 10400,304
device msubckt nfet_03v3 8940 443 8941 444 l=80 w=200 "vss" "dffrs_1.nand3_8.C" 160 0 "vss" 200 17600,576 "a_9020_443#" 200 10400,304
device msubckt nfet_03v3 5266 443 5267 444 l=80 w=200 "vss" "dffrs_0.d" 160 0 "a_5162_443#" 200 10400,304 "dffrs_0.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 5082 443 5083 444 l=80 w=200 "vss" "reset" 160 0 "a_4978_443#" 200 10400,304 "a_5162_443#" 200 10400,304
device msubckt nfet_03v3 4898 443 4899 444 l=80 w=200 "vss" "dffrs_0.nand3_8.C" 160 0 "vss" 200 17600,576 "a_4978_443#" 200 10400,304
device msubckt nfet_03v3 1254 443 1255 444 l=80 w=200 "vss" "vss" 160 0 "a_1150_443#" 200 10400,304 "dffrs_13.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 1070 443 1071 444 l=80 w=200 "vss" "vdd" 160 0 "a_966_443#" 200 10400,304 "a_1150_443#" 200 10400,304
device msubckt nfet_03v3 886 443 887 444 l=80 w=200 "vss" "dffrs_13.nand3_8.C" 160 0 "vss" 200 17600,576 "a_966_443#" 200 10400,304
device msubckt pfet_03v3 25476 1303 25477 1304 l=80 w=500 "vdd" "dffrs_4.Q" 160 0 "vdd" 500 26000,604 "dffrs_5.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 25292 1303 25293 1304 l=80 w=500 "vdd" "reset" 160 0 "dffrs_5.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 1303 25109 1304 l=80 w=500 "vdd" "dffrs_5.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_5.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 21434 1303 21435 1304 l=80 w=500 "vdd" "dffrs_4.d" 160 0 "vdd" 500 26000,604 "dffrs_4.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 21250 1303 21251 1304 l=80 w=500 "vdd" "reset" 160 0 "dffrs_4.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 1303 21067 1304 l=80 w=500 "vdd" "dffrs_4.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_4.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 17392 1303 17393 1304 l=80 w=500 "vdd" "dffrs_2.Q" 160 0 "vdd" 500 26000,604 "dffrs_3.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 17208 1303 17209 1304 l=80 w=500 "vdd" "reset" 160 0 "dffrs_3.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 1303 17025 1304 l=80 w=500 "vdd" "dffrs_3.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_3.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 13350 1303 13351 1304 l=80 w=500 "vdd" "dffrs_2.d" 160 0 "vdd" 500 26000,604 "dffrs_2.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 13166 1303 13167 1304 l=80 w=500 "vdd" "reset" 160 0 "dffrs_2.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 1303 12983 1304 l=80 w=500 "vdd" "dffrs_2.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_2.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 9308 1303 9309 1304 l=80 w=500 "vdd" "dffrs_0.Q" 160 0 "vdd" 500 26000,604 "dffrs_1.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 9124 1303 9125 1304 l=80 w=500 "vdd" "reset" 160 0 "dffrs_1.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 1303 8941 1304 l=80 w=500 "vdd" "dffrs_1.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_1.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 5266 1303 5267 1304 l=80 w=500 "vdd" "dffrs_0.d" 160 0 "vdd" 500 26000,604 "dffrs_0.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 5082 1303 5083 1304 l=80 w=500 "vdd" "reset" 160 0 "dffrs_0.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 1303 4899 1304 l=80 w=500 "vdd" "dffrs_0.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_0.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 1254 1303 1255 1304 l=80 w=500 "vdd" "vss" 160 0 "vdd" 500 26000,604 "dffrs_13.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 1070 1303 1071 1304 l=80 w=500 "vdd" "vdd" 160 0 "dffrs_13.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 886 1303 887 1304 l=80 w=500 "vdd" "dffrs_13.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_13.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 26962 2649 26963 2650 l=80 w=200 "vss" "reset" 160 0 "a_26858_2649#" 200 10400,304 "dffrs_5.Qb" 200 17600,576
device msubckt nfet_03v3 26778 2649 26779 2650 l=80 w=200 "vss" "dffrs_5.nand3_8.C" 160 0 "a_26674_2649#" 200 10400,304 "a_26858_2649#" 200 10400,304
device msubckt nfet_03v3 26594 2649 26595 2650 l=80 w=200 "vss" "dffrs_5.Q" 160 0 "vss" 200 17600,576 "a_26674_2649#" 200 10400,304
device msubckt nfet_03v3 25476 2648 25477 2649 l=80 w=200 "vss" "dffrs_5.nand3_8.Z" 160 0 "a_25372_2648#" 200 10400,304 "dffrs_5.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 25292 2648 25293 2649 l=80 w=200 "vss" "clk" 160 0 "a_25188_2648#" 200 10400,304 "a_25372_2648#" 200 10400,304
device msubckt nfet_03v3 25108 2648 25109 2649 l=80 w=200 "vss" "dffrs_5.nand3_6.C" 160 0 "vss" 200 17600,576 "a_25188_2648#" 200 10400,304
device msubckt nfet_03v3 22920 2649 22921 2650 l=80 w=200 "vss" "reset" 160 0 "a_22816_2649#" 200 10400,304 "dffrs_4.Qb" 200 17600,576
device msubckt nfet_03v3 22736 2649 22737 2650 l=80 w=200 "vss" "dffrs_4.nand3_8.C" 160 0 "a_22632_2649#" 200 10400,304 "a_22816_2649#" 200 10400,304
device msubckt nfet_03v3 22552 2649 22553 2650 l=80 w=200 "vss" "dffrs_4.Q" 160 0 "vss" 200 17600,576 "a_22632_2649#" 200 10400,304
device msubckt nfet_03v3 21434 2648 21435 2649 l=80 w=200 "vss" "dffrs_4.nand3_8.Z" 160 0 "a_21330_2648#" 200 10400,304 "dffrs_4.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 21250 2648 21251 2649 l=80 w=200 "vss" "clk" 160 0 "a_21146_2648#" 200 10400,304 "a_21330_2648#" 200 10400,304
device msubckt nfet_03v3 21066 2648 21067 2649 l=80 w=200 "vss" "dffrs_4.nand3_6.C" 160 0 "vss" 200 17600,576 "a_21146_2648#" 200 10400,304
device msubckt nfet_03v3 18878 2649 18879 2650 l=80 w=200 "vss" "reset" 160 0 "a_18774_2649#" 200 10400,304 "dffrs_3.Qb" 200 17600,576
device msubckt nfet_03v3 18694 2649 18695 2650 l=80 w=200 "vss" "dffrs_3.nand3_8.C" 160 0 "a_18590_2649#" 200 10400,304 "a_18774_2649#" 200 10400,304
device msubckt nfet_03v3 18510 2649 18511 2650 l=80 w=200 "vss" "dffrs_4.d" 160 0 "vss" 200 17600,576 "a_18590_2649#" 200 10400,304
device msubckt nfet_03v3 17392 2648 17393 2649 l=80 w=200 "vss" "dffrs_3.nand3_8.Z" 160 0 "a_17288_2648#" 200 10400,304 "dffrs_3.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 17208 2648 17209 2649 l=80 w=200 "vss" "clk" 160 0 "a_17104_2648#" 200 10400,304 "a_17288_2648#" 200 10400,304
device msubckt nfet_03v3 17024 2648 17025 2649 l=80 w=200 "vss" "dffrs_3.nand3_6.C" 160 0 "vss" 200 17600,576 "a_17104_2648#" 200 10400,304
device msubckt nfet_03v3 14836 2649 14837 2650 l=80 w=200 "vss" "reset" 160 0 "a_14732_2649#" 200 10400,304 "dffrs_2.Qb" 200 17600,576
device msubckt nfet_03v3 14652 2649 14653 2650 l=80 w=200 "vss" "dffrs_2.nand3_8.C" 160 0 "a_14548_2649#" 200 10400,304 "a_14732_2649#" 200 10400,304
device msubckt nfet_03v3 14468 2649 14469 2650 l=80 w=200 "vss" "dffrs_2.Q" 160 0 "vss" 200 17600,576 "a_14548_2649#" 200 10400,304
device msubckt nfet_03v3 13350 2648 13351 2649 l=80 w=200 "vss" "dffrs_2.nand3_8.Z" 160 0 "a_13246_2648#" 200 10400,304 "dffrs_2.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 13166 2648 13167 2649 l=80 w=200 "vss" "clk" 160 0 "a_13062_2648#" 200 10400,304 "a_13246_2648#" 200 10400,304
device msubckt nfet_03v3 12982 2648 12983 2649 l=80 w=200 "vss" "dffrs_2.nand3_6.C" 160 0 "vss" 200 17600,576 "a_13062_2648#" 200 10400,304
device msubckt nfet_03v3 10794 2649 10795 2650 l=80 w=200 "vss" "reset" 160 0 "a_10690_2649#" 200 10400,304 "dffrs_1.Qb" 200 17600,576
device msubckt nfet_03v3 10610 2649 10611 2650 l=80 w=200 "vss" "dffrs_1.nand3_8.C" 160 0 "a_10506_2649#" 200 10400,304 "a_10690_2649#" 200 10400,304
device msubckt nfet_03v3 10426 2649 10427 2650 l=80 w=200 "vss" "dffrs_2.d" 160 0 "vss" 200 17600,576 "a_10506_2649#" 200 10400,304
device msubckt nfet_03v3 9308 2648 9309 2649 l=80 w=200 "vss" "dffrs_1.nand3_8.Z" 160 0 "a_9204_2648#" 200 10400,304 "dffrs_1.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 9124 2648 9125 2649 l=80 w=200 "vss" "clk" 160 0 "a_9020_2648#" 200 10400,304 "a_9204_2648#" 200 10400,304
device msubckt nfet_03v3 8940 2648 8941 2649 l=80 w=200 "vss" "dffrs_1.nand3_6.C" 160 0 "vss" 200 17600,576 "a_9020_2648#" 200 10400,304
device msubckt nfet_03v3 6752 2649 6753 2650 l=80 w=200 "vss" "reset" 160 0 "a_6648_2649#" 200 10400,304 "dffrs_0.Qb" 200 17600,576
device msubckt nfet_03v3 6568 2649 6569 2650 l=80 w=200 "vss" "dffrs_0.nand3_8.C" 160 0 "a_6464_2649#" 200 10400,304 "a_6648_2649#" 200 10400,304
device msubckt nfet_03v3 6384 2649 6385 2650 l=80 w=200 "vss" "dffrs_0.Q" 160 0 "vss" 200 17600,576 "a_6464_2649#" 200 10400,304
device msubckt nfet_03v3 5266 2648 5267 2649 l=80 w=200 "vss" "dffrs_0.nand3_8.Z" 160 0 "a_5162_2648#" 200 10400,304 "dffrs_0.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 5082 2648 5083 2649 l=80 w=200 "vss" "clk" 160 0 "a_4978_2648#" 200 10400,304 "a_5162_2648#" 200 10400,304
device msubckt nfet_03v3 4898 2648 4899 2649 l=80 w=200 "vss" "dffrs_0.nand3_6.C" 160 0 "vss" 200 17600,576 "a_4978_2648#" 200 10400,304
device msubckt nfet_03v3 2740 2649 2741 2650 l=80 w=200 "vss" "vdd" 160 0 "a_2636_2649#" 200 10400,304 "dffrs_13.Qb" 200 17600,576
device msubckt nfet_03v3 2556 2649 2557 2650 l=80 w=200 "vss" "dffrs_13.nand3_8.C" 160 0 "a_2452_2649#" 200 10400,304 "a_2636_2649#" 200 10400,304
device msubckt nfet_03v3 2372 2649 2373 2650 l=80 w=200 "vss" "dffrs_0.d" 160 0 "vss" 200 17600,576 "a_2452_2649#" 200 10400,304
device msubckt nfet_03v3 1254 2648 1255 2649 l=80 w=200 "vss" "dffrs_13.nand3_8.Z" 160 0 "a_1150_2648#" 200 10400,304 "dffrs_13.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 1070 2648 1071 2649 l=80 w=200 "vss" "clk" 160 0 "a_966_2648#" 200 10400,304 "a_1150_2648#" 200 10400,304
device msubckt nfet_03v3 886 2648 887 2649 l=80 w=200 "vss" "dffrs_13.nand3_6.C" 160 0 "vss" 200 17600,576 "a_966_2648#" 200 10400,304
device msubckt pfet_03v3 26962 3509 26963 3510 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_5.Qb" 500 44000,1176
device msubckt pfet_03v3 26778 3509 26779 3510 l=80 w=500 "vdd" "dffrs_5.nand3_8.C" 160 0 "dffrs_5.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 26594 3509 26595 3510 l=80 w=500 "vdd" "dffrs_5.Q" 160 0 "vdd" 500 44000,1176 "dffrs_5.Qb" 500 26000,604
device msubckt pfet_03v3 25476 3508 25477 3509 l=80 w=500 "vdd" "dffrs_5.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_5.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 25292 3508 25293 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_5.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 3508 25109 3509 l=80 w=500 "vdd" "dffrs_5.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_5.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 22920 3509 22921 3510 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_4.Qb" 500 44000,1176
device msubckt pfet_03v3 22736 3509 22737 3510 l=80 w=500 "vdd" "dffrs_4.nand3_8.C" 160 0 "dffrs_4.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 22552 3509 22553 3510 l=80 w=500 "vdd" "dffrs_4.Q" 160 0 "vdd" 500 44000,1176 "dffrs_4.Qb" 500 26000,604
device msubckt pfet_03v3 21434 3508 21435 3509 l=80 w=500 "vdd" "dffrs_4.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_4.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 21250 3508 21251 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_4.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 3508 21067 3509 l=80 w=500 "vdd" "dffrs_4.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_4.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 18878 3509 18879 3510 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_3.Qb" 500 44000,1176
device msubckt pfet_03v3 18694 3509 18695 3510 l=80 w=500 "vdd" "dffrs_3.nand3_8.C" 160 0 "dffrs_3.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 18510 3509 18511 3510 l=80 w=500 "vdd" "dffrs_4.d" 160 0 "vdd" 500 44000,1176 "dffrs_3.Qb" 500 26000,604
device msubckt pfet_03v3 17392 3508 17393 3509 l=80 w=500 "vdd" "dffrs_3.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_3.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 17208 3508 17209 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_3.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 3508 17025 3509 l=80 w=500 "vdd" "dffrs_3.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_3.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 14836 3509 14837 3510 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_2.Qb" 500 44000,1176
device msubckt pfet_03v3 14652 3509 14653 3510 l=80 w=500 "vdd" "dffrs_2.nand3_8.C" 160 0 "dffrs_2.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 14468 3509 14469 3510 l=80 w=500 "vdd" "dffrs_2.Q" 160 0 "vdd" 500 44000,1176 "dffrs_2.Qb" 500 26000,604
device msubckt pfet_03v3 13350 3508 13351 3509 l=80 w=500 "vdd" "dffrs_2.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_2.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 13166 3508 13167 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_2.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 3508 12983 3509 l=80 w=500 "vdd" "dffrs_2.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_2.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 10794 3509 10795 3510 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_1.Qb" 500 44000,1176
device msubckt pfet_03v3 10610 3509 10611 3510 l=80 w=500 "vdd" "dffrs_1.nand3_8.C" 160 0 "dffrs_1.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 10426 3509 10427 3510 l=80 w=500 "vdd" "dffrs_2.d" 160 0 "vdd" 500 44000,1176 "dffrs_1.Qb" 500 26000,604
device msubckt pfet_03v3 9308 3508 9309 3509 l=80 w=500 "vdd" "dffrs_1.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_1.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 9124 3508 9125 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_1.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 3508 8941 3509 l=80 w=500 "vdd" "dffrs_1.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_1.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 6752 3509 6753 3510 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_0.Qb" 500 44000,1176
device msubckt pfet_03v3 6568 3509 6569 3510 l=80 w=500 "vdd" "dffrs_0.nand3_8.C" 160 0 "dffrs_0.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 6384 3509 6385 3510 l=80 w=500 "vdd" "dffrs_0.Q" 160 0 "vdd" 500 44000,1176 "dffrs_0.Qb" 500 26000,604
device msubckt pfet_03v3 5266 3508 5267 3509 l=80 w=500 "vdd" "dffrs_0.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_0.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 5082 3508 5083 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_0.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 3508 4899 3509 l=80 w=500 "vdd" "dffrs_0.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_0.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 2740 3509 2741 3510 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 26000,604 "dffrs_13.Qb" 500 44000,1176
device msubckt pfet_03v3 2556 3509 2557 3510 l=80 w=500 "vdd" "dffrs_13.nand3_8.C" 160 0 "dffrs_13.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 2372 3509 2373 3510 l=80 w=500 "vdd" "dffrs_0.d" 160 0 "vdd" 500 44000,1176 "dffrs_13.Qb" 500 26000,604
device msubckt pfet_03v3 1254 3508 1255 3509 l=80 w=500 "vdd" "dffrs_13.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_13.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 1070 3508 1071 3509 l=80 w=500 "vdd" "clk" 160 0 "dffrs_13.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 886 3508 887 3509 l=80 w=500 "vdd" "dffrs_13.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_13.nand3_8.C" 500 26000,604
device msubckt nfet_03v3 26962 4853 26963 4854 l=80 w=200 "vss" "dffrs_5.Qb" 160 0 "a_26858_4853#" 200 10400,304 "dffrs_5.Q" 200 17600,576
device msubckt nfet_03v3 26778 4853 26779 4854 l=80 w=200 "vss" "dffrs_5.nand3_6.C" 160 0 "a_26674_4853#" 200 10400,304 "a_26858_4853#" 200 10400,304
device msubckt nfet_03v3 26594 4853 26595 4854 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_26674_4853#" 200 10400,304
device msubckt nfet_03v3 25476 4853 25477 4854 l=80 w=200 "vss" "clk" 160 0 "a_25372_4853#" 200 10400,304 "dffrs_5.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 25292 4853 25293 4854 l=80 w=200 "vss" "reset" 160 0 "a_25188_4853#" 200 10400,304 "a_25372_4853#" 200 10400,304
device msubckt nfet_03v3 25108 4853 25109 4854 l=80 w=200 "vss" "dffrs_5.nand3_1.C" 160 0 "vss" 200 17600,576 "a_25188_4853#" 200 10400,304
device msubckt nfet_03v3 22920 4853 22921 4854 l=80 w=200 "vss" "dffrs_4.Qb" 160 0 "a_22816_4853#" 200 10400,304 "dffrs_4.Q" 200 17600,576
device msubckt nfet_03v3 22736 4853 22737 4854 l=80 w=200 "vss" "dffrs_4.nand3_6.C" 160 0 "a_22632_4853#" 200 10400,304 "a_22816_4853#" 200 10400,304
device msubckt nfet_03v3 22552 4853 22553 4854 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_22632_4853#" 200 10400,304
device msubckt nfet_03v3 21434 4853 21435 4854 l=80 w=200 "vss" "clk" 160 0 "a_21330_4853#" 200 10400,304 "dffrs_4.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 21250 4853 21251 4854 l=80 w=200 "vss" "reset" 160 0 "a_21146_4853#" 200 10400,304 "a_21330_4853#" 200 10400,304
device msubckt nfet_03v3 21066 4853 21067 4854 l=80 w=200 "vss" "dffrs_4.nand3_1.C" 160 0 "vss" 200 17600,576 "a_21146_4853#" 200 10400,304
device msubckt nfet_03v3 18878 4853 18879 4854 l=80 w=200 "vss" "dffrs_3.Qb" 160 0 "a_18774_4853#" 200 10400,304 "dffrs_4.d" 200 17600,576
device msubckt nfet_03v3 18694 4853 18695 4854 l=80 w=200 "vss" "dffrs_3.nand3_6.C" 160 0 "a_18590_4853#" 200 10400,304 "a_18774_4853#" 200 10400,304
device msubckt nfet_03v3 18510 4853 18511 4854 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_18590_4853#" 200 10400,304
device msubckt nfet_03v3 17392 4853 17393 4854 l=80 w=200 "vss" "clk" 160 0 "a_17288_4853#" 200 10400,304 "dffrs_3.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 17208 4853 17209 4854 l=80 w=200 "vss" "reset" 160 0 "a_17104_4853#" 200 10400,304 "a_17288_4853#" 200 10400,304
device msubckt nfet_03v3 17024 4853 17025 4854 l=80 w=200 "vss" "dffrs_3.nand3_1.C" 160 0 "vss" 200 17600,576 "a_17104_4853#" 200 10400,304
device msubckt nfet_03v3 14836 4853 14837 4854 l=80 w=200 "vss" "dffrs_2.Qb" 160 0 "a_14732_4853#" 200 10400,304 "dffrs_2.Q" 200 17600,576
device msubckt nfet_03v3 14652 4853 14653 4854 l=80 w=200 "vss" "dffrs_2.nand3_6.C" 160 0 "a_14548_4853#" 200 10400,304 "a_14732_4853#" 200 10400,304
device msubckt nfet_03v3 14468 4853 14469 4854 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_14548_4853#" 200 10400,304
device msubckt nfet_03v3 13350 4853 13351 4854 l=80 w=200 "vss" "clk" 160 0 "a_13246_4853#" 200 10400,304 "dffrs_2.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 13166 4853 13167 4854 l=80 w=200 "vss" "reset" 160 0 "a_13062_4853#" 200 10400,304 "a_13246_4853#" 200 10400,304
device msubckt nfet_03v3 12982 4853 12983 4854 l=80 w=200 "vss" "dffrs_2.nand3_1.C" 160 0 "vss" 200 17600,576 "a_13062_4853#" 200 10400,304
device msubckt nfet_03v3 10794 4853 10795 4854 l=80 w=200 "vss" "dffrs_1.Qb" 160 0 "a_10690_4853#" 200 10400,304 "dffrs_2.d" 200 17600,576
device msubckt nfet_03v3 10610 4853 10611 4854 l=80 w=200 "vss" "dffrs_1.nand3_6.C" 160 0 "a_10506_4853#" 200 10400,304 "a_10690_4853#" 200 10400,304
device msubckt nfet_03v3 10426 4853 10427 4854 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_10506_4853#" 200 10400,304
device msubckt nfet_03v3 9308 4853 9309 4854 l=80 w=200 "vss" "clk" 160 0 "a_9204_4853#" 200 10400,304 "dffrs_1.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 9124 4853 9125 4854 l=80 w=200 "vss" "reset" 160 0 "a_9020_4853#" 200 10400,304 "a_9204_4853#" 200 10400,304
device msubckt nfet_03v3 8940 4853 8941 4854 l=80 w=200 "vss" "dffrs_1.nand3_1.C" 160 0 "vss" 200 17600,576 "a_9020_4853#" 200 10400,304
device msubckt nfet_03v3 6752 4853 6753 4854 l=80 w=200 "vss" "dffrs_0.Qb" 160 0 "a_6648_4853#" 200 10400,304 "dffrs_0.Q" 200 17600,576
device msubckt nfet_03v3 6568 4853 6569 4854 l=80 w=200 "vss" "dffrs_0.nand3_6.C" 160 0 "a_6464_4853#" 200 10400,304 "a_6648_4853#" 200 10400,304
device msubckt nfet_03v3 6384 4853 6385 4854 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_6464_4853#" 200 10400,304
device msubckt nfet_03v3 5266 4853 5267 4854 l=80 w=200 "vss" "clk" 160 0 "a_5162_4853#" 200 10400,304 "dffrs_0.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 5082 4853 5083 4854 l=80 w=200 "vss" "reset" 160 0 "a_4978_4853#" 200 10400,304 "a_5162_4853#" 200 10400,304
device msubckt nfet_03v3 4898 4853 4899 4854 l=80 w=200 "vss" "dffrs_0.nand3_1.C" 160 0 "vss" 200 17600,576 "a_4978_4853#" 200 10400,304
device msubckt nfet_03v3 2740 4853 2741 4854 l=80 w=200 "vss" "dffrs_13.Qb" 160 0 "a_2636_4853#" 200 10400,304 "dffrs_0.d" 200 17600,576
device msubckt nfet_03v3 2556 4853 2557 4854 l=80 w=200 "vss" "dffrs_13.nand3_6.C" 160 0 "a_2452_4853#" 200 10400,304 "a_2636_4853#" 200 10400,304
device msubckt nfet_03v3 2372 4853 2373 4854 l=80 w=200 "vss" "reset" 160 0 "vss" 200 17600,576 "a_2452_4853#" 200 10400,304
device msubckt nfet_03v3 1254 4853 1255 4854 l=80 w=200 "vss" "clk" 160 0 "a_1150_4853#" 200 10400,304 "dffrs_13.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 1070 4853 1071 4854 l=80 w=200 "vss" "vdd" 160 0 "a_966_4853#" 200 10400,304 "a_1150_4853#" 200 10400,304
device msubckt nfet_03v3 886 4853 887 4854 l=80 w=200 "vss" "dffrs_13.nand3_1.C" 160 0 "vss" 200 17600,576 "a_966_4853#" 200 10400,304
device msubckt pfet_03v3 26962 5713 26963 5714 l=80 w=500 "vdd" "dffrs_5.Qb" 160 0 "vdd" 500 26000,604 "dffrs_5.Q" 500 44000,1176
device msubckt pfet_03v3 26778 5713 26779 5714 l=80 w=500 "vdd" "dffrs_5.nand3_6.C" 160 0 "dffrs_5.Q" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 26594 5713 26595 5714 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_5.Q" 500 26000,604
device msubckt pfet_03v3 25476 5713 25477 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_5.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 25292 5713 25293 5714 l=80 w=500 "vdd" "reset" 160 0 "dffrs_5.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 5713 25109 5714 l=80 w=500 "vdd" "dffrs_5.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_5.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 22920 5713 22921 5714 l=80 w=500 "vdd" "dffrs_4.Qb" 160 0 "vdd" 500 26000,604 "dffrs_4.Q" 500 44000,1176
device msubckt pfet_03v3 22736 5713 22737 5714 l=80 w=500 "vdd" "dffrs_4.nand3_6.C" 160 0 "dffrs_4.Q" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 22552 5713 22553 5714 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_4.Q" 500 26000,604
device msubckt pfet_03v3 21434 5713 21435 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_4.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 21250 5713 21251 5714 l=80 w=500 "vdd" "reset" 160 0 "dffrs_4.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 5713 21067 5714 l=80 w=500 "vdd" "dffrs_4.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_4.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 18878 5713 18879 5714 l=80 w=500 "vdd" "dffrs_3.Qb" 160 0 "vdd" 500 26000,604 "dffrs_4.d" 500 44000,1176
device msubckt pfet_03v3 18694 5713 18695 5714 l=80 w=500 "vdd" "dffrs_3.nand3_6.C" 160 0 "dffrs_4.d" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 18510 5713 18511 5714 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_4.d" 500 26000,604
device msubckt pfet_03v3 17392 5713 17393 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_3.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 17208 5713 17209 5714 l=80 w=500 "vdd" "reset" 160 0 "dffrs_3.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 5713 17025 5714 l=80 w=500 "vdd" "dffrs_3.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_3.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 14836 5713 14837 5714 l=80 w=500 "vdd" "dffrs_2.Qb" 160 0 "vdd" 500 26000,604 "dffrs_2.Q" 500 44000,1176
device msubckt pfet_03v3 14652 5713 14653 5714 l=80 w=500 "vdd" "dffrs_2.nand3_6.C" 160 0 "dffrs_2.Q" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 14468 5713 14469 5714 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_2.Q" 500 26000,604
device msubckt pfet_03v3 13350 5713 13351 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_2.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 13166 5713 13167 5714 l=80 w=500 "vdd" "reset" 160 0 "dffrs_2.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 5713 12983 5714 l=80 w=500 "vdd" "dffrs_2.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_2.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 10794 5713 10795 5714 l=80 w=500 "vdd" "dffrs_1.Qb" 160 0 "vdd" 500 26000,604 "dffrs_2.d" 500 44000,1176
device msubckt pfet_03v3 10610 5713 10611 5714 l=80 w=500 "vdd" "dffrs_1.nand3_6.C" 160 0 "dffrs_2.d" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 10426 5713 10427 5714 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_2.d" 500 26000,604
device msubckt pfet_03v3 9308 5713 9309 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_1.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 9124 5713 9125 5714 l=80 w=500 "vdd" "reset" 160 0 "dffrs_1.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 5713 8941 5714 l=80 w=500 "vdd" "dffrs_1.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_1.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 6752 5713 6753 5714 l=80 w=500 "vdd" "dffrs_0.Qb" 160 0 "vdd" 500 26000,604 "dffrs_0.Q" 500 44000,1176
device msubckt pfet_03v3 6568 5713 6569 5714 l=80 w=500 "vdd" "dffrs_0.nand3_6.C" 160 0 "dffrs_0.Q" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 6384 5713 6385 5714 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_0.Q" 500 26000,604
device msubckt pfet_03v3 5266 5713 5267 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_0.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 5082 5713 5083 5714 l=80 w=500 "vdd" "reset" 160 0 "dffrs_0.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 5713 4899 5714 l=80 w=500 "vdd" "dffrs_0.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_0.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 2740 5713 2741 5714 l=80 w=500 "vdd" "dffrs_13.Qb" 160 0 "vdd" 500 26000,604 "dffrs_0.d" 500 44000,1176
device msubckt pfet_03v3 2556 5713 2557 5714 l=80 w=500 "vdd" "dffrs_13.nand3_6.C" 160 0 "dffrs_0.d" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 2372 5713 2373 5714 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 44000,1176 "dffrs_0.d" 500 26000,604
device msubckt pfet_03v3 1254 5713 1255 5714 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "dffrs_13.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 1070 5713 1071 5714 l=80 w=500 "vdd" "vdd" 160 0 "dffrs_13.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 886 5713 887 5714 l=80 w=500 "vdd" "dffrs_13.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_13.nand3_6.C" 500 26000,604
device msubckt nfet_03v3 25476 7058 25477 7059 l=80 w=200 "vss" "dffrs_5.nand3_6.C" 160 0 "a_25372_7058#" 200 10400,304 "dffrs_5.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 25292 7058 25293 7059 l=80 w=200 "vss" "dffrs_5.nand3_8.Z" 160 0 "a_25188_7058#" 200 10400,304 "a_25372_7058#" 200 10400,304
device msubckt nfet_03v3 25108 7058 25109 7059 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_25188_7058#" 200 10400,304
device msubckt nfet_03v3 21434 7058 21435 7059 l=80 w=200 "vss" "dffrs_4.nand3_6.C" 160 0 "a_21330_7058#" 200 10400,304 "dffrs_4.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 21250 7058 21251 7059 l=80 w=200 "vss" "dffrs_4.nand3_8.Z" 160 0 "a_21146_7058#" 200 10400,304 "a_21330_7058#" 200 10400,304
device msubckt nfet_03v3 21066 7058 21067 7059 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_21146_7058#" 200 10400,304
device msubckt nfet_03v3 17392 7058 17393 7059 l=80 w=200 "vss" "dffrs_3.nand3_6.C" 160 0 "a_17288_7058#" 200 10400,304 "dffrs_3.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 17208 7058 17209 7059 l=80 w=200 "vss" "dffrs_3.nand3_8.Z" 160 0 "a_17104_7058#" 200 10400,304 "a_17288_7058#" 200 10400,304
device msubckt nfet_03v3 17024 7058 17025 7059 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_17104_7058#" 200 10400,304
device msubckt nfet_03v3 13350 7058 13351 7059 l=80 w=200 "vss" "dffrs_2.nand3_6.C" 160 0 "a_13246_7058#" 200 10400,304 "dffrs_2.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 13166 7058 13167 7059 l=80 w=200 "vss" "dffrs_2.nand3_8.Z" 160 0 "a_13062_7058#" 200 10400,304 "a_13246_7058#" 200 10400,304
device msubckt nfet_03v3 12982 7058 12983 7059 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_13062_7058#" 200 10400,304
device msubckt nfet_03v3 9308 7058 9309 7059 l=80 w=200 "vss" "dffrs_1.nand3_6.C" 160 0 "a_9204_7058#" 200 10400,304 "dffrs_1.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 9124 7058 9125 7059 l=80 w=200 "vss" "dffrs_1.nand3_8.Z" 160 0 "a_9020_7058#" 200 10400,304 "a_9204_7058#" 200 10400,304
device msubckt nfet_03v3 8940 7058 8941 7059 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_9020_7058#" 200 10400,304
device msubckt nfet_03v3 5266 7058 5267 7059 l=80 w=200 "vss" "dffrs_0.nand3_6.C" 160 0 "a_5162_7058#" 200 10400,304 "dffrs_0.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 5082 7058 5083 7059 l=80 w=200 "vss" "dffrs_0.nand3_8.Z" 160 0 "a_4978_7058#" 200 10400,304 "a_5162_7058#" 200 10400,304
device msubckt nfet_03v3 4898 7058 4899 7059 l=80 w=200 "vss" "vdd" 160 0 "vss" 200 17600,576 "a_4978_7058#" 200 10400,304
device msubckt nfet_03v3 1254 7058 1255 7059 l=80 w=200 "vss" "dffrs_13.nand3_6.C" 160 0 "a_1150_7058#" 200 10400,304 "dffrs_13.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 1070 7058 1071 7059 l=80 w=200 "vss" "dffrs_13.nand3_8.Z" 160 0 "a_966_7058#" 200 10400,304 "a_1150_7058#" 200 10400,304
device msubckt nfet_03v3 886 7058 887 7059 l=80 w=200 "vss" "reset" 160 0 "vss" 200 17600,576 "a_966_7058#" 200 10400,304
device msubckt pfet_03v3 25476 7918 25477 7919 l=80 w=500 "vdd" "dffrs_5.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_5.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 25292 7918 25293 7919 l=80 w=500 "vdd" "dffrs_5.nand3_8.Z" 160 0 "dffrs_5.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 7918 25109 7919 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_5.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 21434 7918 21435 7919 l=80 w=500 "vdd" "dffrs_4.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_4.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 21250 7918 21251 7919 l=80 w=500 "vdd" "dffrs_4.nand3_8.Z" 160 0 "dffrs_4.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 7918 21067 7919 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_4.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 17392 7918 17393 7919 l=80 w=500 "vdd" "dffrs_3.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_3.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 17208 7918 17209 7919 l=80 w=500 "vdd" "dffrs_3.nand3_8.Z" 160 0 "dffrs_3.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 7918 17025 7919 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_3.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 13350 7918 13351 7919 l=80 w=500 "vdd" "dffrs_2.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_2.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 13166 7918 13167 7919 l=80 w=500 "vdd" "dffrs_2.nand3_8.Z" 160 0 "dffrs_2.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 7918 12983 7919 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_2.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 9308 7918 9309 7919 l=80 w=500 "vdd" "dffrs_1.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_1.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 9124 7918 9125 7919 l=80 w=500 "vdd" "dffrs_1.nand3_8.Z" 160 0 "dffrs_1.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 7918 8941 7919 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_1.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 5266 7918 5267 7919 l=80 w=500 "vdd" "dffrs_0.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_0.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 5082 7918 5083 7919 l=80 w=500 "vdd" "dffrs_0.nand3_8.Z" 160 0 "dffrs_0.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 7918 4899 7919 l=80 w=500 "vdd" "vdd" 160 0 "vdd" 500 44000,1176 "dffrs_0.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 1254 7918 1255 7919 l=80 w=500 "vdd" "dffrs_13.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_13.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 1070 7918 1071 7919 l=80 w=500 "vdd" "dffrs_13.nand3_8.Z" 160 0 "dffrs_13.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 886 7918 887 7919 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 44000,1176 "dffrs_13.nand3_1.C" 500 26000,604
device msubckt nfet_03v3 29518 10019 29519 10020 l=80 w=200 "vss" "vss" 160 0 "a_29414_10019#" 200 10400,304 "dffrs_12.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 29334 10019 29335 10020 l=80 w=200 "vss" "reset" 160 0 "a_29230_10019#" 200 10400,304 "a_29414_10019#" 200 10400,304
device msubckt nfet_03v3 29150 10019 29151 10020 l=80 w=200 "vss" "dffrs_12.nand3_8.C" 160 0 "vss" 200 17600,576 "a_29230_10019#" 200 10400,304
device msubckt nfet_03v3 25476 10019 25477 10020 l=80 w=200 "vss" "comp_in" 160 0 "a_25372_10019#" 200 10400,304 "dffrs_11.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 25292 10019 25293 10020 l=80 w=200 "vss" "reset" 160 0 "a_25188_10019#" 200 10400,304 "a_25372_10019#" 200 10400,304
device msubckt nfet_03v3 25108 10019 25109 10020 l=80 w=200 "vss" "dffrs_11.nand3_8.C" 160 0 "vss" 200 17600,576 "a_25188_10019#" 200 10400,304
device msubckt nfet_03v3 21434 10019 21435 10020 l=80 w=200 "vss" "comp_in" 160 0 "a_21330_10019#" 200 10400,304 "dffrs_10.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 21250 10019 21251 10020 l=80 w=200 "vss" "reset" 160 0 "a_21146_10019#" 200 10400,304 "a_21330_10019#" 200 10400,304
device msubckt nfet_03v3 21066 10019 21067 10020 l=80 w=200 "vss" "dffrs_10.nand3_8.C" 160 0 "vss" 200 17600,576 "a_21146_10019#" 200 10400,304
device msubckt nfet_03v3 17392 10019 17393 10020 l=80 w=200 "vss" "comp_in" 160 0 "a_17288_10019#" 200 10400,304 "dffrs_9.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 17208 10019 17209 10020 l=80 w=200 "vss" "reset" 160 0 "a_17104_10019#" 200 10400,304 "a_17288_10019#" 200 10400,304
device msubckt nfet_03v3 17024 10019 17025 10020 l=80 w=200 "vss" "dffrs_9.nand3_8.C" 160 0 "vss" 200 17600,576 "a_17104_10019#" 200 10400,304
device msubckt nfet_03v3 13350 10019 13351 10020 l=80 w=200 "vss" "comp_in" 160 0 "a_13246_10019#" 200 10400,304 "dffrs_8.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 13166 10019 13167 10020 l=80 w=200 "vss" "reset" 160 0 "a_13062_10019#" 200 10400,304 "a_13246_10019#" 200 10400,304
device msubckt nfet_03v3 12982 10019 12983 10020 l=80 w=200 "vss" "dffrs_8.nand3_8.C" 160 0 "vss" 200 17600,576 "a_13062_10019#" 200 10400,304
device msubckt nfet_03v3 9308 10019 9309 10020 l=80 w=200 "vss" "comp_in" 160 0 "a_9204_10019#" 200 10400,304 "dffrs_7.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 9124 10019 9125 10020 l=80 w=200 "vss" "reset" 160 0 "a_9020_10019#" 200 10400,304 "a_9204_10019#" 200 10400,304
device msubckt nfet_03v3 8940 10019 8941 10020 l=80 w=200 "vss" "dffrs_7.nand3_8.C" 160 0 "vss" 200 17600,576 "a_9020_10019#" 200 10400,304
device msubckt nfet_03v3 5266 10022 5267 10023 l=80 w=200 "vss" "comp_in" 160 0 "a_5162_10022#" 200 10400,304 "dffrs_14.nand3_8.Z" 200 17600,576
device msubckt nfet_03v3 5082 10022 5083 10023 l=80 w=200 "vss" "reset" 160 0 "a_4978_10022#" 200 10400,304 "a_5162_10022#" 200 10400,304
device msubckt nfet_03v3 4898 10022 4899 10023 l=80 w=200 "vss" "dffrs_14.nand3_8.C" 160 0 "vss" 200 17600,576 "a_4978_10022#" 200 10400,304
device msubckt pfet_03v3 29518 10879 29519 10880 l=80 w=500 "vdd" "vss" 160 0 "vdd" 500 26000,604 "dffrs_12.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 29334 10879 29335 10880 l=80 w=500 "vdd" "reset" 160 0 "dffrs_12.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 29150 10879 29151 10880 l=80 w=500 "vdd" "dffrs_12.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_12.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 25476 10879 25477 10880 l=80 w=500 "vdd" "comp_in" 160 0 "vdd" 500 26000,604 "dffrs_11.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 25292 10879 25293 10880 l=80 w=500 "vdd" "reset" 160 0 "dffrs_11.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 10879 25109 10880 l=80 w=500 "vdd" "dffrs_11.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_11.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 21434 10879 21435 10880 l=80 w=500 "vdd" "comp_in" 160 0 "vdd" 500 26000,604 "dffrs_10.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 21250 10879 21251 10880 l=80 w=500 "vdd" "reset" 160 0 "dffrs_10.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 10879 21067 10880 l=80 w=500 "vdd" "dffrs_10.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_10.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 17392 10879 17393 10880 l=80 w=500 "vdd" "comp_in" 160 0 "vdd" 500 26000,604 "dffrs_9.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 17208 10879 17209 10880 l=80 w=500 "vdd" "reset" 160 0 "dffrs_9.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 10879 17025 10880 l=80 w=500 "vdd" "dffrs_9.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_9.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 13350 10879 13351 10880 l=80 w=500 "vdd" "comp_in" 160 0 "vdd" 500 26000,604 "dffrs_8.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 13166 10879 13167 10880 l=80 w=500 "vdd" "reset" 160 0 "dffrs_8.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 10879 12983 10880 l=80 w=500 "vdd" "dffrs_8.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_8.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 9308 10879 9309 10880 l=80 w=500 "vdd" "comp_in" 160 0 "vdd" 500 26000,604 "dffrs_7.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 9124 10879 9125 10880 l=80 w=500 "vdd" "reset" 160 0 "dffrs_7.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 10879 8941 10880 l=80 w=500 "vdd" "dffrs_7.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_7.nand3_8.Z" 500 26000,604
device msubckt pfet_03v3 5266 10882 5267 10883 l=80 w=500 "vdd" "comp_in" 160 0 "vdd" 500 26000,604 "dffrs_14.nand3_8.Z" 500 44000,1176
device msubckt pfet_03v3 5082 10882 5083 10883 l=80 w=500 "vdd" "reset" 160 0 "dffrs_14.nand3_8.Z" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 10882 4899 10883 l=80 w=500 "vdd" "dffrs_14.nand3_8.C" 160 0 "vdd" 500 44000,1176 "dffrs_14.nand3_8.Z" 500 26000,604
device msubckt nfet_03v3 31004 12225 31005 12226 l=80 w=200 "vss" "reset" 160 0 "a_30900_12225#" 200 10400,304 "dffrs_12.Qb" 200 17600,576
device msubckt nfet_03v3 30820 12225 30821 12226 l=80 w=200 "vss" "dffrs_12.nand3_8.C" 160 0 "a_30716_12225#" 200 10400,304 "a_30900_12225#" 200 10400,304
device msubckt nfet_03v3 30636 12225 30637 12226 l=80 w=200 "vss" "dffrs_12.Q" 160 0 "vss" 200 17600,576 "a_30716_12225#" 200 10400,304
device msubckt nfet_03v3 29518 12224 29519 12225 l=80 w=200 "vss" "dffrs_12.nand3_8.Z" 160 0 "a_29414_12224#" 200 10400,304 "dffrs_12.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 29334 12224 29335 12225 l=80 w=200 "vss" "vss" 160 0 "a_29230_12224#" 200 10400,304 "a_29414_12224#" 200 10400,304
device msubckt nfet_03v3 29150 12224 29151 12225 l=80 w=200 "vss" "dffrs_12.nand3_6.C" 160 0 "vss" 200 17600,576 "a_29230_12224#" 200 10400,304
device msubckt nfet_03v3 26962 12225 26963 12226 l=80 w=200 "vss" "reset" 160 0 "a_26858_12225#" 200 10400,304 "dffrs_11.Qb" 200 17600,576
device msubckt nfet_03v3 26778 12225 26779 12226 l=80 w=200 "vss" "dffrs_11.nand3_8.C" 160 0 "a_26674_12225#" 200 10400,304 "a_26858_12225#" 200 10400,304
device msubckt nfet_03v3 26594 12225 26595 12226 l=80 w=200 "vss" "d0" 160 0 "vss" 200 17600,576 "a_26674_12225#" 200 10400,304
device msubckt nfet_03v3 25476 12224 25477 12225 l=80 w=200 "vss" "dffrs_11.nand3_8.Z" 160 0 "a_25372_12224#" 200 10400,304 "dffrs_11.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 25292 12224 25293 12225 l=80 w=200 "vss" "dffrs_12.Q" 160 0 "a_25188_12224#" 200 10400,304 "a_25372_12224#" 200 10400,304
device msubckt nfet_03v3 25108 12224 25109 12225 l=80 w=200 "vss" "dffrs_11.nand3_6.C" 160 0 "vss" 200 17600,576 "a_25188_12224#" 200 10400,304
device msubckt nfet_03v3 22920 12225 22921 12226 l=80 w=200 "vss" "reset" 160 0 "a_22816_12225#" 200 10400,304 "dffrs_10.Qb" 200 17600,576
device msubckt nfet_03v3 22736 12225 22737 12226 l=80 w=200 "vss" "dffrs_10.nand3_8.C" 160 0 "a_22632_12225#" 200 10400,304 "a_22816_12225#" 200 10400,304
device msubckt nfet_03v3 22552 12225 22553 12226 l=80 w=200 "vss" "d1" 160 0 "vss" 200 17600,576 "a_22632_12225#" 200 10400,304
device msubckt nfet_03v3 21434 12224 21435 12225 l=80 w=200 "vss" "dffrs_10.nand3_8.Z" 160 0 "a_21330_12224#" 200 10400,304 "dffrs_10.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 21250 12224 21251 12225 l=80 w=200 "vss" "d0" 160 0 "a_21146_12224#" 200 10400,304 "a_21330_12224#" 200 10400,304
device msubckt nfet_03v3 21066 12224 21067 12225 l=80 w=200 "vss" "dffrs_10.nand3_6.C" 160 0 "vss" 200 17600,576 "a_21146_12224#" 200 10400,304
device msubckt nfet_03v3 18878 12225 18879 12226 l=80 w=200 "vss" "reset" 160 0 "a_18774_12225#" 200 10400,304 "dffrs_9.Qb" 200 17600,576
device msubckt nfet_03v3 18694 12225 18695 12226 l=80 w=200 "vss" "dffrs_9.nand3_8.C" 160 0 "a_18590_12225#" 200 10400,304 "a_18774_12225#" 200 10400,304
device msubckt nfet_03v3 18510 12225 18511 12226 l=80 w=200 "vss" "d2" 160 0 "vss" 200 17600,576 "a_18590_12225#" 200 10400,304
device msubckt nfet_03v3 17392 12224 17393 12225 l=80 w=200 "vss" "dffrs_9.nand3_8.Z" 160 0 "a_17288_12224#" 200 10400,304 "dffrs_9.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 17208 12224 17209 12225 l=80 w=200 "vss" "d1" 160 0 "a_17104_12224#" 200 10400,304 "a_17288_12224#" 200 10400,304
device msubckt nfet_03v3 17024 12224 17025 12225 l=80 w=200 "vss" "dffrs_9.nand3_6.C" 160 0 "vss" 200 17600,576 "a_17104_12224#" 200 10400,304
device msubckt nfet_03v3 14836 12225 14837 12226 l=80 w=200 "vss" "reset" 160 0 "a_14732_12225#" 200 10400,304 "dffrs_8.Qb" 200 17600,576
device msubckt nfet_03v3 14652 12225 14653 12226 l=80 w=200 "vss" "dffrs_8.nand3_8.C" 160 0 "a_14548_12225#" 200 10400,304 "a_14732_12225#" 200 10400,304
device msubckt nfet_03v3 14468 12225 14469 12226 l=80 w=200 "vss" "d3" 160 0 "vss" 200 17600,576 "a_14548_12225#" 200 10400,304
device msubckt nfet_03v3 13350 12224 13351 12225 l=80 w=200 "vss" "dffrs_8.nand3_8.Z" 160 0 "a_13246_12224#" 200 10400,304 "dffrs_8.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 13166 12224 13167 12225 l=80 w=200 "vss" "d2" 160 0 "a_13062_12224#" 200 10400,304 "a_13246_12224#" 200 10400,304
device msubckt nfet_03v3 12982 12224 12983 12225 l=80 w=200 "vss" "dffrs_8.nand3_6.C" 160 0 "vss" 200 17600,576 "a_13062_12224#" 200 10400,304
device msubckt nfet_03v3 10794 12225 10795 12226 l=80 w=200 "vss" "reset" 160 0 "a_10690_12225#" 200 10400,304 "dffrs_7.Qb" 200 17600,576
device msubckt nfet_03v3 10610 12225 10611 12226 l=80 w=200 "vss" "dffrs_7.nand3_8.C" 160 0 "a_10506_12225#" 200 10400,304 "a_10690_12225#" 200 10400,304
device msubckt nfet_03v3 10426 12225 10427 12226 l=80 w=200 "vss" "d4" 160 0 "vss" 200 17600,576 "a_10506_12225#" 200 10400,304
device msubckt nfet_03v3 9308 12224 9309 12225 l=80 w=200 "vss" "dffrs_7.nand3_8.Z" 160 0 "a_9204_12224#" 200 10400,304 "dffrs_7.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 9124 12224 9125 12225 l=80 w=200 "vss" "d3" 160 0 "a_9020_12224#" 200 10400,304 "a_9204_12224#" 200 10400,304
device msubckt nfet_03v3 8940 12224 8941 12225 l=80 w=200 "vss" "dffrs_7.nand3_6.C" 160 0 "vss" 200 17600,576 "a_9020_12224#" 200 10400,304
device msubckt nfet_03v3 6752 12228 6753 12229 l=80 w=200 "vss" "reset" 160 0 "a_6648_12228#" 200 10400,304 "dffrs_14.Qb" 200 17600,576
device msubckt nfet_03v3 6568 12228 6569 12229 l=80 w=200 "vss" "dffrs_14.nand3_8.C" 160 0 "a_6464_12228#" 200 10400,304 "a_6648_12228#" 200 10400,304
device msubckt nfet_03v3 6384 12228 6385 12229 l=80 w=200 "vss" "d5" 160 0 "vss" 200 17600,576 "a_6464_12228#" 200 10400,304
device msubckt nfet_03v3 5266 12227 5267 12228 l=80 w=200 "vss" "dffrs_14.nand3_8.Z" 160 0 "a_5162_12227#" 200 10400,304 "dffrs_14.nand3_8.C" 200 17600,576
device msubckt nfet_03v3 5082 12227 5083 12228 l=80 w=200 "vss" "d4" 160 0 "a_4978_12227#" 200 10400,304 "a_5162_12227#" 200 10400,304
device msubckt nfet_03v3 4898 12227 4899 12228 l=80 w=200 "vss" "dffrs_14.nand3_6.C" 160 0 "vss" 200 17600,576 "a_4978_12227#" 200 10400,304
device msubckt pfet_03v3 31004 13085 31005 13086 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_12.Qb" 500 44000,1176
device msubckt pfet_03v3 30820 13085 30821 13086 l=80 w=500 "vdd" "dffrs_12.nand3_8.C" 160 0 "dffrs_12.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 30636 13085 30637 13086 l=80 w=500 "vdd" "dffrs_12.Q" 160 0 "vdd" 500 44000,1176 "dffrs_12.Qb" 500 26000,604
device msubckt pfet_03v3 29518 13084 29519 13085 l=80 w=500 "vdd" "dffrs_12.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_12.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 29334 13084 29335 13085 l=80 w=500 "vdd" "vss" 160 0 "dffrs_12.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 29150 13084 29151 13085 l=80 w=500 "vdd" "dffrs_12.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_12.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 26962 13085 26963 13086 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_11.Qb" 500 44000,1176
device msubckt pfet_03v3 26778 13085 26779 13086 l=80 w=500 "vdd" "dffrs_11.nand3_8.C" 160 0 "dffrs_11.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 26594 13085 26595 13086 l=80 w=500 "vdd" "d0" 160 0 "vdd" 500 44000,1176 "dffrs_11.Qb" 500 26000,604
device msubckt pfet_03v3 25476 13084 25477 13085 l=80 w=500 "vdd" "dffrs_11.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_11.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 25292 13084 25293 13085 l=80 w=500 "vdd" "dffrs_12.Q" 160 0 "dffrs_11.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 13084 25109 13085 l=80 w=500 "vdd" "dffrs_11.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_11.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 22920 13085 22921 13086 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_10.Qb" 500 44000,1176
device msubckt pfet_03v3 22736 13085 22737 13086 l=80 w=500 "vdd" "dffrs_10.nand3_8.C" 160 0 "dffrs_10.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 22552 13085 22553 13086 l=80 w=500 "vdd" "d1" 160 0 "vdd" 500 44000,1176 "dffrs_10.Qb" 500 26000,604
device msubckt pfet_03v3 21434 13084 21435 13085 l=80 w=500 "vdd" "dffrs_10.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_10.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 21250 13084 21251 13085 l=80 w=500 "vdd" "d0" 160 0 "dffrs_10.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 13084 21067 13085 l=80 w=500 "vdd" "dffrs_10.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_10.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 18878 13085 18879 13086 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_9.Qb" 500 44000,1176
device msubckt pfet_03v3 18694 13085 18695 13086 l=80 w=500 "vdd" "dffrs_9.nand3_8.C" 160 0 "dffrs_9.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 18510 13085 18511 13086 l=80 w=500 "vdd" "d2" 160 0 "vdd" 500 44000,1176 "dffrs_9.Qb" 500 26000,604
device msubckt pfet_03v3 17392 13084 17393 13085 l=80 w=500 "vdd" "dffrs_9.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_9.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 17208 13084 17209 13085 l=80 w=500 "vdd" "d1" 160 0 "dffrs_9.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 13084 17025 13085 l=80 w=500 "vdd" "dffrs_9.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_9.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 14836 13085 14837 13086 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_8.Qb" 500 44000,1176
device msubckt pfet_03v3 14652 13085 14653 13086 l=80 w=500 "vdd" "dffrs_8.nand3_8.C" 160 0 "dffrs_8.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 14468 13085 14469 13086 l=80 w=500 "vdd" "d3" 160 0 "vdd" 500 44000,1176 "dffrs_8.Qb" 500 26000,604
device msubckt pfet_03v3 13350 13084 13351 13085 l=80 w=500 "vdd" "dffrs_8.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_8.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 13166 13084 13167 13085 l=80 w=500 "vdd" "d2" 160 0 "dffrs_8.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 13084 12983 13085 l=80 w=500 "vdd" "dffrs_8.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_8.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 10794 13085 10795 13086 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_7.Qb" 500 44000,1176
device msubckt pfet_03v3 10610 13085 10611 13086 l=80 w=500 "vdd" "dffrs_7.nand3_8.C" 160 0 "dffrs_7.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 10426 13085 10427 13086 l=80 w=500 "vdd" "d4" 160 0 "vdd" 500 44000,1176 "dffrs_7.Qb" 500 26000,604
device msubckt pfet_03v3 9308 13084 9309 13085 l=80 w=500 "vdd" "dffrs_7.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_7.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 9124 13084 9125 13085 l=80 w=500 "vdd" "d3" 160 0 "dffrs_7.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 13084 8941 13085 l=80 w=500 "vdd" "dffrs_7.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_7.nand3_8.C" 500 26000,604
device msubckt pfet_03v3 6752 13088 6753 13089 l=80 w=500 "vdd" "reset" 160 0 "vdd" 500 26000,604 "dffrs_14.Qb" 500 44000,1176
device msubckt pfet_03v3 6568 13088 6569 13089 l=80 w=500 "vdd" "dffrs_14.nand3_8.C" 160 0 "dffrs_14.Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 6384 13088 6385 13089 l=80 w=500 "vdd" "d5" 160 0 "vdd" 500 44000,1176 "dffrs_14.Qb" 500 26000,604
device msubckt pfet_03v3 5266 13087 5267 13088 l=80 w=500 "vdd" "dffrs_14.nand3_8.Z" 160 0 "vdd" 500 26000,604 "dffrs_14.nand3_8.C" 500 44000,1176
device msubckt pfet_03v3 5082 13087 5083 13088 l=80 w=500 "vdd" "d4" 160 0 "dffrs_14.nand3_8.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 13087 4899 13088 l=80 w=500 "vdd" "dffrs_14.nand3_6.C" 160 0 "vdd" 500 44000,1176 "dffrs_14.nand3_8.C" 500 26000,604
device msubckt nfet_03v3 31004 14429 31005 14430 l=80 w=200 "vss" "dffrs_12.Qb" 160 0 "a_30900_14429#" 200 10400,304 "dffrs_12.Q" 200 17600,576
device msubckt nfet_03v3 30820 14429 30821 14430 l=80 w=200 "vss" "dffrs_12.nand3_6.C" 160 0 "a_30716_14429#" 200 10400,304 "a_30900_14429#" 200 10400,304
device msubckt nfet_03v3 30636 14429 30637 14430 l=80 w=200 "vss" "dffrs_5.Qb" 160 0 "vss" 200 17600,576 "a_30716_14429#" 200 10400,304
device msubckt nfet_03v3 29518 14429 29519 14430 l=80 w=200 "vss" "vss" 160 0 "a_29414_14429#" 200 10400,304 "dffrs_12.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 29334 14429 29335 14430 l=80 w=200 "vss" "reset" 160 0 "a_29230_14429#" 200 10400,304 "a_29414_14429#" 200 10400,304
device msubckt nfet_03v3 29150 14429 29151 14430 l=80 w=200 "vss" "dffrs_12.nand3_1.C" 160 0 "vss" 200 17600,576 "a_29230_14429#" 200 10400,304
device msubckt nfet_03v3 26962 14429 26963 14430 l=80 w=200 "vss" "dffrs_11.Qb" 160 0 "a_26858_14429#" 200 10400,304 "d0" 200 17600,576
device msubckt nfet_03v3 26778 14429 26779 14430 l=80 w=200 "vss" "dffrs_11.nand3_6.C" 160 0 "a_26674_14429#" 200 10400,304 "a_26858_14429#" 200 10400,304
device msubckt nfet_03v3 26594 14429 26595 14430 l=80 w=200 "vss" "dffrs_4.Qb" 160 0 "vss" 200 17600,576 "a_26674_14429#" 200 10400,304
device msubckt nfet_03v3 25476 14429 25477 14430 l=80 w=200 "vss" "dffrs_12.Q" 160 0 "a_25372_14429#" 200 10400,304 "dffrs_11.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 25292 14429 25293 14430 l=80 w=200 "vss" "reset" 160 0 "a_25188_14429#" 200 10400,304 "a_25372_14429#" 200 10400,304
device msubckt nfet_03v3 25108 14429 25109 14430 l=80 w=200 "vss" "dffrs_11.nand3_1.C" 160 0 "vss" 200 17600,576 "a_25188_14429#" 200 10400,304
device msubckt nfet_03v3 22920 14429 22921 14430 l=80 w=200 "vss" "dffrs_10.Qb" 160 0 "a_22816_14429#" 200 10400,304 "d1" 200 17600,576
device msubckt nfet_03v3 22736 14429 22737 14430 l=80 w=200 "vss" "dffrs_10.nand3_6.C" 160 0 "a_22632_14429#" 200 10400,304 "a_22816_14429#" 200 10400,304
device msubckt nfet_03v3 22552 14429 22553 14430 l=80 w=200 "vss" "dffrs_3.Qb" 160 0 "vss" 200 17600,576 "a_22632_14429#" 200 10400,304
device msubckt nfet_03v3 21434 14429 21435 14430 l=80 w=200 "vss" "d0" 160 0 "a_21330_14429#" 200 10400,304 "dffrs_10.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 21250 14429 21251 14430 l=80 w=200 "vss" "reset" 160 0 "a_21146_14429#" 200 10400,304 "a_21330_14429#" 200 10400,304
device msubckt nfet_03v3 21066 14429 21067 14430 l=80 w=200 "vss" "dffrs_10.nand3_1.C" 160 0 "vss" 200 17600,576 "a_21146_14429#" 200 10400,304
device msubckt nfet_03v3 18878 14429 18879 14430 l=80 w=200 "vss" "dffrs_9.Qb" 160 0 "a_18774_14429#" 200 10400,304 "d2" 200 17600,576
device msubckt nfet_03v3 18694 14429 18695 14430 l=80 w=200 "vss" "dffrs_9.nand3_6.C" 160 0 "a_18590_14429#" 200 10400,304 "a_18774_14429#" 200 10400,304
device msubckt nfet_03v3 18510 14429 18511 14430 l=80 w=200 "vss" "dffrs_2.Qb" 160 0 "vss" 200 17600,576 "a_18590_14429#" 200 10400,304
device msubckt nfet_03v3 17392 14429 17393 14430 l=80 w=200 "vss" "d1" 160 0 "a_17288_14429#" 200 10400,304 "dffrs_9.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 17208 14429 17209 14430 l=80 w=200 "vss" "reset" 160 0 "a_17104_14429#" 200 10400,304 "a_17288_14429#" 200 10400,304
device msubckt nfet_03v3 17024 14429 17025 14430 l=80 w=200 "vss" "dffrs_9.nand3_1.C" 160 0 "vss" 200 17600,576 "a_17104_14429#" 200 10400,304
device msubckt nfet_03v3 14836 14429 14837 14430 l=80 w=200 "vss" "dffrs_8.Qb" 160 0 "a_14732_14429#" 200 10400,304 "d3" 200 17600,576
device msubckt nfet_03v3 14652 14429 14653 14430 l=80 w=200 "vss" "dffrs_8.nand3_6.C" 160 0 "a_14548_14429#" 200 10400,304 "a_14732_14429#" 200 10400,304
device msubckt nfet_03v3 14468 14429 14469 14430 l=80 w=200 "vss" "dffrs_1.Qb" 160 0 "vss" 200 17600,576 "a_14548_14429#" 200 10400,304
device msubckt nfet_03v3 13350 14429 13351 14430 l=80 w=200 "vss" "d2" 160 0 "a_13246_14429#" 200 10400,304 "dffrs_8.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 13166 14429 13167 14430 l=80 w=200 "vss" "reset" 160 0 "a_13062_14429#" 200 10400,304 "a_13246_14429#" 200 10400,304
device msubckt nfet_03v3 12982 14429 12983 14430 l=80 w=200 "vss" "dffrs_8.nand3_1.C" 160 0 "vss" 200 17600,576 "a_13062_14429#" 200 10400,304
device msubckt nfet_03v3 10794 14429 10795 14430 l=80 w=200 "vss" "dffrs_7.Qb" 160 0 "a_10690_14429#" 200 10400,304 "d4" 200 17600,576
device msubckt nfet_03v3 10610 14429 10611 14430 l=80 w=200 "vss" "dffrs_7.nand3_6.C" 160 0 "a_10506_14429#" 200 10400,304 "a_10690_14429#" 200 10400,304
device msubckt nfet_03v3 10426 14429 10427 14430 l=80 w=200 "vss" "dffrs_0.Qb" 160 0 "vss" 200 17600,576 "a_10506_14429#" 200 10400,304
device msubckt nfet_03v3 9308 14429 9309 14430 l=80 w=200 "vss" "d3" 160 0 "a_9204_14429#" 200 10400,304 "dffrs_7.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 9124 14429 9125 14430 l=80 w=200 "vss" "reset" 160 0 "a_9020_14429#" 200 10400,304 "a_9204_14429#" 200 10400,304
device msubckt nfet_03v3 8940 14429 8941 14430 l=80 w=200 "vss" "dffrs_7.nand3_1.C" 160 0 "vss" 200 17600,576 "a_9020_14429#" 200 10400,304
device msubckt nfet_03v3 6752 14432 6753 14433 l=80 w=200 "vss" "dffrs_14.Qb" 160 0 "a_6648_14432#" 200 10400,304 "d5" 200 17600,576
device msubckt nfet_03v3 6568 14432 6569 14433 l=80 w=200 "vss" "dffrs_14.nand3_6.C" 160 0 "a_6464_14432#" 200 10400,304 "a_6648_14432#" 200 10400,304
device msubckt nfet_03v3 6384 14432 6385 14433 l=80 w=200 "vss" "dffrs_13.Qb" 160 0 "vss" 200 17600,576 "a_6464_14432#" 200 10400,304
device msubckt nfet_03v3 5266 14432 5267 14433 l=80 w=200 "vss" "d4" 160 0 "a_5162_14432#" 200 10400,304 "dffrs_14.nand3_6.C" 200 17600,576
device msubckt nfet_03v3 5082 14432 5083 14433 l=80 w=200 "vss" "reset" 160 0 "a_4978_14432#" 200 10400,304 "a_5162_14432#" 200 10400,304
device msubckt nfet_03v3 4898 14432 4899 14433 l=80 w=200 "vss" "dffrs_14.nand3_1.C" 160 0 "vss" 200 17600,576 "a_4978_14432#" 200 10400,304
device msubckt pfet_03v3 31004 15289 31005 15290 l=80 w=500 "vdd" "dffrs_12.Qb" 160 0 "vdd" 500 26000,604 "dffrs_12.Q" 500 44000,1176
device msubckt pfet_03v3 30820 15289 30821 15290 l=80 w=500 "vdd" "dffrs_12.nand3_6.C" 160 0 "dffrs_12.Q" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 30636 15289 30637 15290 l=80 w=500 "vdd" "dffrs_5.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_12.Q" 500 26000,604
device msubckt pfet_03v3 29518 15289 29519 15290 l=80 w=500 "vdd" "vss" 160 0 "vdd" 500 26000,604 "dffrs_12.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 29334 15289 29335 15290 l=80 w=500 "vdd" "reset" 160 0 "dffrs_12.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 29150 15289 29151 15290 l=80 w=500 "vdd" "dffrs_12.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_12.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 26962 15289 26963 15290 l=80 w=500 "vdd" "dffrs_11.Qb" 160 0 "vdd" 500 26000,604 "d0" 500 44000,1176
device msubckt pfet_03v3 26778 15289 26779 15290 l=80 w=500 "vdd" "dffrs_11.nand3_6.C" 160 0 "d0" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 26594 15289 26595 15290 l=80 w=500 "vdd" "dffrs_4.Qb" 160 0 "vdd" 500 44000,1176 "d0" 500 26000,604
device msubckt pfet_03v3 25476 15289 25477 15290 l=80 w=500 "vdd" "dffrs_12.Q" 160 0 "vdd" 500 26000,604 "dffrs_11.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 25292 15289 25293 15290 l=80 w=500 "vdd" "reset" 160 0 "dffrs_11.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 15289 25109 15290 l=80 w=500 "vdd" "dffrs_11.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_11.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 22920 15289 22921 15290 l=80 w=500 "vdd" "dffrs_10.Qb" 160 0 "vdd" 500 26000,604 "d1" 500 44000,1176
device msubckt pfet_03v3 22736 15289 22737 15290 l=80 w=500 "vdd" "dffrs_10.nand3_6.C" 160 0 "d1" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 22552 15289 22553 15290 l=80 w=500 "vdd" "dffrs_3.Qb" 160 0 "vdd" 500 44000,1176 "d1" 500 26000,604
device msubckt pfet_03v3 21434 15289 21435 15290 l=80 w=500 "vdd" "d0" 160 0 "vdd" 500 26000,604 "dffrs_10.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 21250 15289 21251 15290 l=80 w=500 "vdd" "reset" 160 0 "dffrs_10.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 15289 21067 15290 l=80 w=500 "vdd" "dffrs_10.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_10.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 18878 15289 18879 15290 l=80 w=500 "vdd" "dffrs_9.Qb" 160 0 "vdd" 500 26000,604 "d2" 500 44000,1176
device msubckt pfet_03v3 18694 15289 18695 15290 l=80 w=500 "vdd" "dffrs_9.nand3_6.C" 160 0 "d2" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 18510 15289 18511 15290 l=80 w=500 "vdd" "dffrs_2.Qb" 160 0 "vdd" 500 44000,1176 "d2" 500 26000,604
device msubckt pfet_03v3 17392 15289 17393 15290 l=80 w=500 "vdd" "d1" 160 0 "vdd" 500 26000,604 "dffrs_9.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 17208 15289 17209 15290 l=80 w=500 "vdd" "reset" 160 0 "dffrs_9.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 15289 17025 15290 l=80 w=500 "vdd" "dffrs_9.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_9.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 14836 15289 14837 15290 l=80 w=500 "vdd" "dffrs_8.Qb" 160 0 "vdd" 500 26000,604 "d3" 500 44000,1176
device msubckt pfet_03v3 14652 15289 14653 15290 l=80 w=500 "vdd" "dffrs_8.nand3_6.C" 160 0 "d3" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 14468 15289 14469 15290 l=80 w=500 "vdd" "dffrs_1.Qb" 160 0 "vdd" 500 44000,1176 "d3" 500 26000,604
device msubckt pfet_03v3 13350 15289 13351 15290 l=80 w=500 "vdd" "d2" 160 0 "vdd" 500 26000,604 "dffrs_8.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 13166 15289 13167 15290 l=80 w=500 "vdd" "reset" 160 0 "dffrs_8.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 15289 12983 15290 l=80 w=500 "vdd" "dffrs_8.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_8.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 10794 15289 10795 15290 l=80 w=500 "vdd" "dffrs_7.Qb" 160 0 "vdd" 500 26000,604 "d4" 500 44000,1176
device msubckt pfet_03v3 10610 15289 10611 15290 l=80 w=500 "vdd" "dffrs_7.nand3_6.C" 160 0 "d4" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 10426 15289 10427 15290 l=80 w=500 "vdd" "dffrs_0.Qb" 160 0 "vdd" 500 44000,1176 "d4" 500 26000,604
device msubckt pfet_03v3 9308 15289 9309 15290 l=80 w=500 "vdd" "d3" 160 0 "vdd" 500 26000,604 "dffrs_7.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 9124 15289 9125 15290 l=80 w=500 "vdd" "reset" 160 0 "dffrs_7.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 15289 8941 15290 l=80 w=500 "vdd" "dffrs_7.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_7.nand3_6.C" 500 26000,604
device msubckt pfet_03v3 6752 15292 6753 15293 l=80 w=500 "vdd" "dffrs_14.Qb" 160 0 "vdd" 500 26000,604 "d5" 500 44000,1176
device msubckt pfet_03v3 6568 15292 6569 15293 l=80 w=500 "vdd" "dffrs_14.nand3_6.C" 160 0 "d5" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 6384 15292 6385 15293 l=80 w=500 "vdd" "dffrs_13.Qb" 160 0 "vdd" 500 44000,1176 "d5" 500 26000,604
device msubckt pfet_03v3 5266 15292 5267 15293 l=80 w=500 "vdd" "d4" 160 0 "vdd" 500 26000,604 "dffrs_14.nand3_6.C" 500 44000,1176
device msubckt pfet_03v3 5082 15292 5083 15293 l=80 w=500 "vdd" "reset" 160 0 "dffrs_14.nand3_6.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 15292 4899 15293 l=80 w=500 "vdd" "dffrs_14.nand3_1.C" 160 0 "vdd" 500 44000,1176 "dffrs_14.nand3_6.C" 500 26000,604
device msubckt nfet_03v3 29518 16634 29519 16635 l=80 w=200 "vss" "dffrs_12.nand3_6.C" 160 0 "a_29414_16634#" 200 10400,304 "dffrs_12.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 29334 16634 29335 16635 l=80 w=200 "vss" "dffrs_12.nand3_8.Z" 160 0 "a_29230_16634#" 200 10400,304 "a_29414_16634#" 200 10400,304
device msubckt nfet_03v3 29150 16634 29151 16635 l=80 w=200 "vss" "dffrs_5.Qb" 160 0 "vss" 200 17600,576 "a_29230_16634#" 200 10400,304
device msubckt nfet_03v3 25476 16634 25477 16635 l=80 w=200 "vss" "dffrs_11.nand3_6.C" 160 0 "a_25372_16634#" 200 10400,304 "dffrs_11.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 25292 16634 25293 16635 l=80 w=200 "vss" "dffrs_11.nand3_8.Z" 160 0 "a_25188_16634#" 200 10400,304 "a_25372_16634#" 200 10400,304
device msubckt nfet_03v3 25108 16634 25109 16635 l=80 w=200 "vss" "dffrs_4.Qb" 160 0 "vss" 200 17600,576 "a_25188_16634#" 200 10400,304
device msubckt nfet_03v3 21434 16634 21435 16635 l=80 w=200 "vss" "dffrs_10.nand3_6.C" 160 0 "a_21330_16634#" 200 10400,304 "dffrs_10.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 21250 16634 21251 16635 l=80 w=200 "vss" "dffrs_10.nand3_8.Z" 160 0 "a_21146_16634#" 200 10400,304 "a_21330_16634#" 200 10400,304
device msubckt nfet_03v3 21066 16634 21067 16635 l=80 w=200 "vss" "dffrs_3.Qb" 160 0 "vss" 200 17600,576 "a_21146_16634#" 200 10400,304
device msubckt nfet_03v3 17392 16634 17393 16635 l=80 w=200 "vss" "dffrs_9.nand3_6.C" 160 0 "a_17288_16634#" 200 10400,304 "dffrs_9.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 17208 16634 17209 16635 l=80 w=200 "vss" "dffrs_9.nand3_8.Z" 160 0 "a_17104_16634#" 200 10400,304 "a_17288_16634#" 200 10400,304
device msubckt nfet_03v3 17024 16634 17025 16635 l=80 w=200 "vss" "dffrs_2.Qb" 160 0 "vss" 200 17600,576 "a_17104_16634#" 200 10400,304
device msubckt nfet_03v3 13350 16634 13351 16635 l=80 w=200 "vss" "dffrs_8.nand3_6.C" 160 0 "a_13246_16634#" 200 10400,304 "dffrs_8.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 13166 16634 13167 16635 l=80 w=200 "vss" "dffrs_8.nand3_8.Z" 160 0 "a_13062_16634#" 200 10400,304 "a_13246_16634#" 200 10400,304
device msubckt nfet_03v3 12982 16634 12983 16635 l=80 w=200 "vss" "dffrs_1.Qb" 160 0 "vss" 200 17600,576 "a_13062_16634#" 200 10400,304
device msubckt nfet_03v3 9308 16634 9309 16635 l=80 w=200 "vss" "dffrs_7.nand3_6.C" 160 0 "a_9204_16634#" 200 10400,304 "dffrs_7.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 9124 16634 9125 16635 l=80 w=200 "vss" "dffrs_7.nand3_8.Z" 160 0 "a_9020_16634#" 200 10400,304 "a_9204_16634#" 200 10400,304
device msubckt nfet_03v3 8940 16634 8941 16635 l=80 w=200 "vss" "dffrs_0.Qb" 160 0 "vss" 200 17600,576 "a_9020_16634#" 200 10400,304
device msubckt nfet_03v3 5266 16637 5267 16638 l=80 w=200 "vss" "dffrs_14.nand3_6.C" 160 0 "a_5162_16637#" 200 10400,304 "dffrs_14.nand3_1.C" 200 17600,576
device msubckt nfet_03v3 5082 16637 5083 16638 l=80 w=200 "vss" "dffrs_14.nand3_8.Z" 160 0 "a_4978_16637#" 200 10400,304 "a_5162_16637#" 200 10400,304
device msubckt nfet_03v3 4898 16637 4899 16638 l=80 w=200 "vss" "dffrs_13.Qb" 160 0 "vss" 200 17600,576 "a_4978_16637#" 200 10400,304
device msubckt pfet_03v3 29518 17494 29519 17495 l=80 w=500 "vdd" "dffrs_12.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_12.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 29334 17494 29335 17495 l=80 w=500 "vdd" "dffrs_12.nand3_8.Z" 160 0 "dffrs_12.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 29150 17494 29151 17495 l=80 w=500 "vdd" "dffrs_5.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_12.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 25476 17494 25477 17495 l=80 w=500 "vdd" "dffrs_11.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_11.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 25292 17494 25293 17495 l=80 w=500 "vdd" "dffrs_11.nand3_8.Z" 160 0 "dffrs_11.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 25108 17494 25109 17495 l=80 w=500 "vdd" "dffrs_4.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_11.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 21434 17494 21435 17495 l=80 w=500 "vdd" "dffrs_10.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_10.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 21250 17494 21251 17495 l=80 w=500 "vdd" "dffrs_10.nand3_8.Z" 160 0 "dffrs_10.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 21066 17494 21067 17495 l=80 w=500 "vdd" "dffrs_3.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_10.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 17392 17494 17393 17495 l=80 w=500 "vdd" "dffrs_9.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_9.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 17208 17494 17209 17495 l=80 w=500 "vdd" "dffrs_9.nand3_8.Z" 160 0 "dffrs_9.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 17024 17494 17025 17495 l=80 w=500 "vdd" "dffrs_2.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_9.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 13350 17494 13351 17495 l=80 w=500 "vdd" "dffrs_8.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_8.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 13166 17494 13167 17495 l=80 w=500 "vdd" "dffrs_8.nand3_8.Z" 160 0 "dffrs_8.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 12982 17494 12983 17495 l=80 w=500 "vdd" "dffrs_1.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_8.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 9308 17494 9309 17495 l=80 w=500 "vdd" "dffrs_7.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_7.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 9124 17494 9125 17495 l=80 w=500 "vdd" "dffrs_7.nand3_8.Z" 160 0 "dffrs_7.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 8940 17494 8941 17495 l=80 w=500 "vdd" "dffrs_0.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_7.nand3_1.C" 500 26000,604
device msubckt pfet_03v3 5266 17497 5267 17498 l=80 w=500 "vdd" "dffrs_14.nand3_6.C" 160 0 "vdd" 500 26000,604 "dffrs_14.nand3_1.C" 500 44000,1176
device msubckt pfet_03v3 5082 17497 5083 17498 l=80 w=500 "vdd" "dffrs_14.nand3_8.Z" 160 0 "dffrs_14.nand3_1.C" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 4898 17497 4899 17498 l=80 w=500 "vdd" "dffrs_13.Qb" 160 0 "vdd" 500 44000,1176 "dffrs_14.nand3_1.C" 500 26000,604
