###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N:: Applying property .distcompmodetop with value 1 on module divide in library work
@N:: Applying property .distcompnoprune with value 1 on module divide in library work
@N:: Applying property .noprune with value 1 on module divide in library work
Selecting top level module divide
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":1:7:1:12|Synthesizing module divide in library work.
Running optimization stage 1 on divide .......
@W: CL118 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Latch generated from always block for signal bu_sub[63:0]; possible missing assignment in an if or case statement.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 32 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 33 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 34 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 35 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 36 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 37 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 38 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 39 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 40 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 41 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 42 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 43 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 44 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 45 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 46 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 47 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 48 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 49 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 50 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 51 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 52 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 53 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 54 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 55 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 56 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 57 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 58 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 59 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 60 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 61 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 62 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL208 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|All reachable assignments to bit 63 of bu_sub[63:0] assign 0, register removed by optimization.
@W: CL118 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Latch generated from always block for signal d_out[31:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Latch generated from always block for signal bu[31:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Latch generated from always block for signal done; possible missing assignment in an if or case statement.
@W: CL118 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Latch generated from always block for signal busy; possible missing assignment in an if or case statement.
@W: CL118 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Latch generated from always block for signal sign; possible missing assignment in an if or case statement.
@W: CL217 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|always_comb does not infer combinatorial logic
Running optimization stage 2 on divide .......
@N: CL201 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":30:0:30:8|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.rt.csv

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  5 19:37:07 2024

###########################################################]
