--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X33Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.AQ      Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X33Y27.BX      net (fanout=2)        0.889   okHI/rst3
    SLICE_X33Y27.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.544ns logic, 0.889ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y14.DX      net (fanout=1)        0.755   okHI/rst1
    SLICE_X30Y14.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.515ns logic, 0.755ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X33Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      2.242ns (Levels of Logic = 0)
  Clock Path Skew:      1.047ns (1.391 - 0.344)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.DQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X33Y27.AX      net (fanout=2)        1.603   okHI/rst2
    SLICE_X33Y27.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.639ns logic, 1.603ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X33Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.650ns (0.772 - 0.122)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.DQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X33Y27.AX      net (fanout=2)        0.824   okHI/rst2
    SLICE_X33Y27.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.293ns logic, 0.824ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y14.DX      net (fanout=1)        0.307   okHI/rst1
    SLICE_X30Y14.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.239ns logic, 0.307ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X33Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.AQ      Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X33Y27.BX      net (fanout=2)        0.434   okHI/rst3
    SLICE_X33Y27.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.257ns logic, 0.434ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_16/CK
  Location pin: SLICE_X38Y28.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_17/CK
  Location pin: SLICE_X38Y28.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_18/CK
  Location pin: SLICE_X38Y28.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_27/CLK
  Logical resource: fifo_data_var_27/CK
  Location pin: SLICE_X22Y6.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_27_C_27/CLK
  Logical resource: pmt_readout_count_var_27_C_27/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pmt_readout_count_var_27_C_27/SR
  Logical resource: pmt_readout_count_var_27_C_27/SR
  Location pin: SLICE_X22Y7.SR
  Clock network: readout_should_count_pmt_readout_count[27]_AND_595_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26893 paths analyzed, 6173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.911ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_15 (SLICE_X36Y16.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.596 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X36Y44.B5      net (fanout=1)        1.890   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<8>
    SLICE_X36Y44.B       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X4Y47.D1       net (fanout=1)        2.615   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X4Y47.CMUX     Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X36Y16.A1      net (fanout=1)        4.492   time_resolved_pipe_out_data<15>
    SLICE_X36Y16.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X36Y16.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X36Y16.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.728ns (3.193ns logic, 9.535ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.596 - 0.642)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X4Y70.B5       net (fanout=72)       3.833   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X4Y70.B        Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X4Y47.C2       net (fanout=1)        2.127   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X4Y47.CMUX     Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X36Y16.A1      net (fanout=1)        4.492   time_resolved_pipe_out_data<15>
    SLICE_X36Y16.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X36Y16.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X36Y16.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.514ns (1.524ns logic, 10.990ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.688 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y36.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y52.B4      net (fanout=1)        2.535   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.ram_doutb<8>
    SLICE_X18Y52.B       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
    SLICE_X4Y47.D5       net (fanout=1)        1.648   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
    SLICE_X4Y47.CMUX     Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X36Y16.A1      net (fanout=1)        4.492   time_resolved_pipe_out_data<15>
    SLICE_X36Y16.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X36Y16.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X36Y16.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.425ns (3.212ns logic, 9.213ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y34.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      12.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.700 - 0.738)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.AQ      Tcko                  0.525   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X31Y21.D3      net (fanout=17)       1.172   ok1<21>
    SLICE_X31Y21.D       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y21.A3      net (fanout=1)        0.359   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y21.A       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y21.B6      net (fanout=18)       0.167   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y21.B       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X18Y37.C4      net (fanout=2)        1.944   time_resolved_pipe_out_read
    SLICE_X18Y37.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X40Y26.D3      net (fanout=38)       2.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X40Y26.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out7
    RAMB16_X3Y34.ENB     net (fanout=7)        4.750   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
    RAMB16_X3Y34.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.678ns (2.042ns logic, 10.636ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      12.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.700 - 0.744)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X31Y21.D5      net (fanout=20)       1.235   ok1<17>
    SLICE_X31Y21.D       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y21.A3      net (fanout=1)        0.359   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y21.A       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y21.B6      net (fanout=18)       0.167   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y21.B       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X18Y37.C4      net (fanout=2)        1.944   time_resolved_pipe_out_read
    SLICE_X18Y37.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X40Y26.D3      net (fanout=38)       2.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X40Y26.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out7
    RAMB16_X3Y34.ENB     net (fanout=7)        4.750   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
    RAMB16_X3Y34.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (1.947ns logic, 10.699ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      12.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.700 - 0.738)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.BQ      Tcko                  0.525   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X31Y21.D4      net (fanout=16)       1.064   ok1<22>
    SLICE_X31Y21.D       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y21.A3      net (fanout=1)        0.359   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y21.A       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y21.B6      net (fanout=18)       0.167   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y21.B       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X18Y37.C4      net (fanout=2)        1.944   time_resolved_pipe_out_read
    SLICE_X18Y37.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X40Y26.D3      net (fanout=38)       2.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X40Y26.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out7
    RAMB16_X3Y34.ENB     net (fanout=7)        4.750   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
    RAMB16_X3Y34.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (2.042ns logic, 10.528ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_11 (SLICE_X29Y17.C4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.888ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.709 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y34.DOB4    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y44.A3       net (fanout=1)        4.393   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<4>
    SLICE_X4Y44.A        Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88
    SLICE_X4Y44.D3       net (fanout=1)        0.342   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88
    SLICE_X4Y44.CMUX     Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X29Y17.B4      net (fanout=1)        3.464   time_resolved_pipe_out_data<11>
    SLICE_X29Y17.B       Tilo                  0.259   okHI/hi_dataout_reg<11>
                                                       okWO/ok2_int<96>
    SLICE_X29Y17.C4      net (fanout=1)        0.320   ok2<11>
    SLICE_X29Y17.CLK     Tas                   0.373   okHI/hi_dataout_reg<11>
                                                       okHI/core0/core0/Mmux_hi_dataout511
                                                       okHI/hi_dataout_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     11.888ns (3.369ns logic, 8.519ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.324ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.709 - 0.766)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y38.DOB4    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y44.A2       net (fanout=1)        3.829   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<4>
    SLICE_X4Y44.A        Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88
    SLICE_X4Y44.D3       net (fanout=1)        0.342   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88
    SLICE_X4Y44.CMUX     Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X29Y17.B4      net (fanout=1)        3.464   time_resolved_pipe_out_data<11>
    SLICE_X29Y17.B       Tilo                  0.259   okHI/hi_dataout_reg<11>
                                                       okWO/ok2_int<96>
    SLICE_X29Y17.C4      net (fanout=1)        0.320   ok2<11>
    SLICE_X29Y17.CLK     Tas                   0.373   okHI/hi_dataout_reg<11>
                                                       okHI/core0/core0/Mmux_hi_dataout511
                                                       okHI/hi_dataout_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     11.324ns (3.369ns logic, 7.955ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.617 - 0.641)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOB4    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y52.C5      net (fanout=1)        2.404   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<4>
    SLICE_X18Y52.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98
    SLICE_X4Y44.D4       net (fanout=1)        1.657   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98
    SLICE_X4Y44.CMUX     Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X29Y17.B4      net (fanout=1)        3.464   time_resolved_pipe_out_data<11>
    SLICE_X29Y17.B       Tilo                  0.259   okHI/hi_dataout_reg<11>
                                                       okWO/ok2_int<96>
    SLICE_X29Y17.C4      net (fanout=1)        0.320   ok2<11>
    SLICE_X29Y17.CLK     Tas                   0.373   okHI/hi_dataout_reg<11>
                                                       okHI/core0/core0/Mmux_hi_dataout511
                                                       okHI/hi_dataout_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     11.234ns (3.389ns logic, 7.845ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y36.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep81/ep_dataout_0 (FF)
  Destination:          fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.066 - 0.060)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep81/ep_dataout_0 to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y72.AQ      Tcko                  0.198   pipe_in_data_dds<3>
                                                       ep81/ep_dataout_0
    RAMB16_X3Y36.DIA0    net (fanout=1)        0.159   pipe_in_data_dds<0>
    RAMB16_X3Y36.CLKA    Trckd_DIA   (-Th)     0.053   fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.145ns logic, 0.159ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    RAMB16_X1Y18.ADDRB8  net (fanout=64)       0.187   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>
    RAMB16_X1Y18.CLKB    Trckc_ADDRB (-Th)     0.066   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.132ns logic, 0.187ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y30.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_7 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.074 - 0.069)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_7 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.DMUX    Tshcko                0.244   pipe_in_data<3>
                                                       ep80/ep_dataout_7
    RAMB16_X3Y30.DIA7    net (fanout=1)        0.154   pipe_in_data<7>
    RAMB16_X3Y30.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.191ns logic, 0.154ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y8.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.621ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_0 (SLICE_X36Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.592 - 0.620)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X39Y43.A3      net (fanout=2)        0.575   pmt_sampled
    SLICE_X39Y43.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X36Y28.CE      net (fanout=7)        1.784   pmt_sampled_inv
    SLICE_X36Y28.CLK     Tceck                 0.314   fifo_photon_din<3>
                                                       fifo_photon_din_0
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.049ns logic, 2.359ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_3 (SLICE_X36Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.592 - 0.620)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X39Y43.A3      net (fanout=2)        0.575   pmt_sampled
    SLICE_X39Y43.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X36Y28.CE      net (fanout=7)        1.784   pmt_sampled_inv
    SLICE_X36Y28.CLK     Tceck                 0.291   fifo_photon_din<3>
                                                       fifo_photon_din_3
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.026ns logic, 2.359ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_2 (SLICE_X36Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.592 - 0.620)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X39Y43.A3      net (fanout=2)        0.575   pmt_sampled
    SLICE_X39Y43.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X36Y28.CE      net (fanout=7)        1.784   pmt_sampled_inv
    SLICE_X36Y28.CLK     Tceck                 0.289   fifo_photon_din<3>
                                                       fifo_photon_din_2
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.024ns logic, 2.359ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_14 (SLICE_X40Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_14 (FF)
  Destination:          fifo_photon_din_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.501ns (3.135 - 2.634)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_14 to fifo_photon_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.CQ      Tcko                  0.405   photon_time_tag<15>
                                                       photon_time_tag_14
    SLICE_X40Y44.BX      net (fanout=1)        0.623   photon_time_tag<14>
    SLICE_X40Y44.CLK     Tckdi       (-Th)     0.093   fifo_photon_din<12>
                                                       fifo_photon_din_14
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.312ns logic, 0.623ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_15 (SLICE_X40Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_15 (FF)
  Destination:          fifo_photon_din_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.501ns (3.135 - 2.634)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_15 to fifo_photon_din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.DQ      Tcko                  0.405   photon_time_tag<15>
                                                       photon_time_tag_15
    SLICE_X40Y44.AX      net (fanout=1)        0.649   photon_time_tag<15>
    SLICE_X40Y44.CLK     Tckdi       (-Th)     0.093   fifo_photon_din<12>
                                                       fifo_photon_din_15
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.312ns logic, 0.649ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_12 (SLICE_X40Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_12 (FF)
  Destination:          fifo_photon_din_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.194 - 1.129)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_12 to fifo_photon_din_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.AQ      Tcko                  0.198   photon_time_tag<15>
                                                       photon_time_tag_12
    SLICE_X40Y44.DX      net (fanout=1)        0.280   photon_time_tag<12>
    SLICE_X40Y44.CLK     Tckdi       (-Th)    -0.048   fifo_photon_din<12>
                                                       fifo_photon_din_12
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.246ns logic, 0.280ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_16/CK
  Location pin: SLICE_X38Y28.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_17/CK
  Location pin: SLICE_X38Y28.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225255 paths analyzed, 1945 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.351ns.
--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_5 (SLICE_X54Y48.BX), 1163 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_8 (FF)
  Destination:          pulser_ram_addrb_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.618 - 0.621)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_8 to pulser_ram_addrb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.430   time_count<11>
                                                       time_count_8
    SLICE_X40Y43.A5      net (fanout=2)        0.829   time_count<8>
    SLICE_X40Y43.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       time_count<8>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y44.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y44.COUT    Tbyp                  0.091   fifo_photon_din<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y45.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y45.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X44Y45.C4      net (fanout=2)        1.240   time_count[31]_GND_8_o_add_25_OUT<19>
    SLICE_X44Y45.COUT    Topcyc                0.328   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<6>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X44Y46.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X44Y46.CMUX    Tcinc                 0.302   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X48Y50.B5      net (fanout=10)       1.111   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X48Y50.BMUX    Tilo                  0.326   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X56Y48.B3      net (fanout=8)        1.457   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X56Y48.B       Tilo                  0.254   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT121
    SLICE_X54Y48.BX      net (fanout=1)        0.961   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<5>
    SLICE_X54Y48.CLK     Tdick                 0.114   pulser_ram_addrb<7>
                                                       pulser_ram_addrb_5
    -------------------------------------------------  ---------------------------
    Total                                      8.213ns (2.606ns logic, 5.607ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          pulser_ram_addrb_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.188ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to pulser_ram_addrb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.525   time_count<7>
                                                       time_count_4
    SLICE_X40Y42.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X40Y42.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y43.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y43.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y44.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y44.COUT    Tbyp                  0.091   fifo_photon_din<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y45.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y45.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X44Y45.C4      net (fanout=2)        1.240   time_count[31]_GND_8_o_add_25_OUT<19>
    SLICE_X44Y45.COUT    Topcyc                0.328   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<6>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X44Y46.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X44Y46.CMUX    Tcinc                 0.302   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X48Y50.B5      net (fanout=10)       1.111   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X48Y50.BMUX    Tilo                  0.326   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X56Y48.B3      net (fanout=8)        1.457   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X56Y48.B       Tilo                  0.254   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT121
    SLICE_X54Y48.BX      net (fanout=1)        0.961   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<5>
    SLICE_X54Y48.CLK     Tdick                 0.114   pulser_ram_addrb<7>
                                                       pulser_ram_addrb_5
    -------------------------------------------------  ---------------------------
    Total                                      8.188ns (2.792ns logic, 5.396ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_8 (FF)
  Destination:          pulser_ram_addrb_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.618 - 0.621)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_8 to pulser_ram_addrb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.430   time_count<11>
                                                       time_count_8
    SLICE_X40Y43.A5      net (fanout=2)        0.829   time_count<8>
    SLICE_X40Y43.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       time_count<8>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y44.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y44.COUT    Tbyp                  0.091   fifo_photon_din<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y45.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y45.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y46.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y46.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y47.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X44Y46.B6      net (fanout=2)        1.005   time_count[31]_GND_8_o_add_25_OUT<27>
    SLICE_X44Y46.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X48Y50.B5      net (fanout=10)       1.111   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X48Y50.BMUX    Tilo                  0.326   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X56Y48.B3      net (fanout=8)        1.457   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X56Y48.B       Tilo                  0.254   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT121
    SLICE_X54Y48.BX      net (fanout=1)        0.961   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<5>
    SLICE_X54Y48.CLK     Tdick                 0.114   pulser_ram_addrb<7>
                                                       pulser_ram_addrb_5
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (2.798ns logic, 5.375ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_data_var_27 (SLICE_X22Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               master_logic_20 (FF)
  Destination:          fifo_data_var_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.727 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: master_logic_20 to fifo_data_var_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.CQ      Tcko                  0.476   master_logic<21>
                                                       master_logic_20
    SLICE_X43Y3.B5       net (fanout=46)       4.709   master_logic<20>
    SLICE_X43Y3.B        Tilo                  0.259   pmt_readout_count_var_19_P_19
                                                       led<0>_inv1_INV_0
    SLICE_X22Y6.CE       net (fanout=33)       2.458   led<0>_inv
    SLICE_X22Y6.CLK      Tceck                 0.288   pmt_readout_count_var_27
                                                       fifo_data_var_27
    -------------------------------------------------  ---------------------------
    Total                                      8.190ns (1.023ns logic, 7.167ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_data_var_29 (SLICE_X29Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               master_logic_20 (FF)
  Destination:          fifo_data_var_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.727 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: master_logic_20 to fifo_data_var_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.CQ      Tcko                  0.476   master_logic<21>
                                                       master_logic_20
    SLICE_X43Y3.B5       net (fanout=46)       4.709   master_logic<20>
    SLICE_X43Y3.B        Tilo                  0.259   pmt_readout_count_var_19_P_19
                                                       led<0>_inv1_INV_0
    SLICE_X29Y9.CE       net (fanout=33)       2.222   led<0>_inv
    SLICE_X29Y9.CLK      Tceck                 0.407   pmt_readout_count_var_29
                                                       fifo_data_var_29
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (1.142ns logic, 6.931ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_2 (SLICE_X32Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_2 (FF)
  Destination:          ep40/trigff1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_2 to ep40/trigff1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.CQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_2
    SLICE_X32Y54.C5      net (fanout=2)        0.068   ep40/trigff0<2>
    SLICE_X32Y54.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<2>_rt
                                                       ep40/trigff1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point pulser_ram_addra_0 (SLICE_X55Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_ram_address_0 (FF)
  Destination:          pulser_ram_addra_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_ram_address_0 to pulser_ram_addra_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.AQ      Tcko                  0.200   write_ram_address<3>
                                                       write_ram_address_0
    SLICE_X55Y59.AX      net (fanout=2)        0.141   write_ram_address<0>
    SLICE_X55Y59.CLK     Tckdi       (-Th)    -0.059   pulser_ram_addra<3>
                                                       pulser_ram_addra_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_1 (SLICE_X32Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_1 (FF)
  Destination:          ep40/trigff1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_1 to ep40/trigff1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.BQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_1
    SLICE_X32Y54.B5      net (fanout=2)        0.078   ep40/trigff0<1>
    SLICE_X32Y54.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<1>_rt
                                                       ep40/trigff1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_27/CLK
  Logical resource: fifo_data_var_27/CK
  Location pin: SLICE_X22Y6.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_27_C_27/CLK
  Logical resource: pmt_readout_count_var_27_C_27/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.564ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.366ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.710ns (Levels of Logic = 1)
  Clock Path Delay:     1.579ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.718   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (-5.204ns logic, 6.783ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y21.CQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        4.558   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (3.152ns logic, 4.558ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.742ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 1)
  Clock Path Delay:     1.068ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      0.674   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (-1.568ns logic, 2.636ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y21.CQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.355   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.594ns logic, 2.355ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.163ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X24Y30.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.167ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.210ns (Levels of Logic = 5)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp489.IMUX.9
    SLICE_X26Y21.B4      net (fanout=15)       4.807   hi_in_7_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X24Y30.B4      net (fanout=16)       1.097   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X24Y30.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.210ns (2.740ns logic, 7.470ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y30.CLK     net (fanout=445)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.204ns (Levels of Logic = 5)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp489.IMUX.9
    SLICE_X26Y21.B4      net (fanout=15)       4.807   hi_in_7_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y27.D3      net (fanout=16)       1.067   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y27.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.204ns (2.764ns logic, 7.440ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y27.CLK     net (fanout=445)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.479ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X30Y23.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.213ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.131ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp489.IMUX.9
    SLICE_X26Y21.B4      net (fanout=15)       4.807   hi_in_7_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y23.B4      net (fanout=16)       1.028   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y23.CLK     Tas                   0.339   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (2.730ns logic, 7.401ns route)
                                                       (26.9% logic, 73.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y23.CLK     net (fanout=445)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.213ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp489.IMUX.9
    SLICE_X26Y15.D4      net (fanout=15)       2.186   hi_in_7_IBUF
    SLICE_X26Y15.DMUX    Tilo                  0.191   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y15.SR      net (fanout=2)        0.142   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (0.833ns logic, 2.328ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X26Y17.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.326ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.246ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp489.IMUX.9
    SLICE_X26Y17.A3      net (fanout=15)       2.352   hi_in_7_IBUF
    SLICE_X26Y17.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.894ns logic, 2.352ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y17.CLK     net (fanout=445)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.334ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.281ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp489.IMUX.9
    SLICE_X26Y15.D4      net (fanout=15)       2.186   hi_in_7_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.018   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (0.937ns logic, 2.344ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.798ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X24Y30.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.532ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.845ns (Levels of Logic = 5)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp489.IMUX.8
    SLICE_X26Y21.B2      net (fanout=14)       5.442   hi_in_6_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X24Y30.B4      net (fanout=16)       1.097   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X24Y30.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.845ns (2.740ns logic, 8.105ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y30.CLK     net (fanout=445)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.534ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.839ns (Levels of Logic = 5)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp489.IMUX.8
    SLICE_X26Y21.B2      net (fanout=14)       5.442   hi_in_6_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y27.D3      net (fanout=16)       1.067   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y27.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.839ns (2.764ns logic, 8.075ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y27.CLK     net (fanout=445)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.479ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X30Y23.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.578ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.766ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp489.IMUX.8
    SLICE_X26Y21.B2      net (fanout=14)       5.442   hi_in_6_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y23.B4      net (fanout=16)       1.028   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y23.CLK     Tas                   0.339   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.766ns (2.730ns logic, 8.036ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y23.CLK     net (fanout=445)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X24Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.540ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.453ns (Levels of Logic = 2)
  Clock Path Delay:     1.138ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp489.IMUX.8
    SLICE_X10Y20.C3      net (fanout=14)       1.877   hi_in_6_IBUF
    SLICE_X10Y20.C       Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X24Y20.SR      net (fanout=2)        0.632   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X24Y20.CLK     Tcksr       (-Th)    -0.025   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.944ns logic, 2.509ns route)
                                                       (27.3% logic, 72.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y20.CLK     net (fanout=445)      0.717   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (-1.685ns logic, 2.823ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/Mshreg_async_dd (SLICE_X10Y30.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.545ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/Mshreg_async_dd (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.461ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/Mshreg_async_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp489.IMUX.8
    SLICE_X10Y20.C3      net (fanout=14)       1.877   hi_in_6_IBUF
    SLICE_X10Y20.CMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y30.AI      net (fanout=29)       0.600   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y30.CLK     Tdh         (-Th)    -0.030   okHI/core0/core0/a0/async_dd
                                                       okHI/core0/core0/a0/Mshreg_async_dd
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.984ns logic, 2.477ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/Mshreg_async_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X10Y30.CLK     net (fanout=445)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.685ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_read (SLICE_X29Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.621ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Delay:     1.136ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp489.IMUX.8
    SLICE_X10Y20.C3      net (fanout=14)       1.877   hi_in_6_IBUF
    SLICE_X10Y20.CMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y21.SR      net (fanout=29)       0.832   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y21.CLK     Tcksr       (-Th)     0.131   ok1<27>
                                                       okHI/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (0.823ns logic, 2.709ns route)
                                                       (23.3% logic, 76.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y21.CLK     net (fanout=445)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (-1.685ns logic, 2.821ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.163ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X24Y30.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.167ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.210ns (Levels of Logic = 5)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp489.IMUX.7
    SLICE_X26Y21.B5      net (fanout=14)       4.807   hi_in_5_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X24Y30.B4      net (fanout=16)       1.097   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X24Y30.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.210ns (2.740ns logic, 7.470ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y30.CLK     net (fanout=445)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.204ns (Levels of Logic = 5)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp489.IMUX.7
    SLICE_X26Y21.B5      net (fanout=14)       4.807   hi_in_5_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y27.D3      net (fanout=16)       1.067   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y27.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.204ns (2.764ns logic, 7.440ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y27.CLK     net (fanout=445)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.479ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X30Y23.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.213ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.131ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp489.IMUX.7
    SLICE_X26Y21.B5      net (fanout=14)       4.807   hi_in_5_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y23.B4      net (fanout=16)       1.028   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y23.CLK     Tas                   0.339   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (2.730ns logic, 7.401ns route)
                                                       (26.9% logic, 73.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y23.CLK     net (fanout=445)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.315ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.263ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp489.IMUX.7
    SLICE_X26Y15.D2      net (fanout=14)       2.288   hi_in_5_IBUF
    SLICE_X26Y15.DMUX    Tilo                  0.191   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y15.SR      net (fanout=2)        0.142   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (0.833ns logic, 2.430ns route)
                                                       (25.5% logic, 74.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.383ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp489.IMUX.7
    SLICE_X26Y15.D2      net (fanout=14)       2.288   hi_in_5_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.018   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.937ns logic, 2.446ns route)
                                                       (27.7% logic, 72.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.446ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.393ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp489.IMUX.7
    SLICE_X26Y15.D2      net (fanout=14)       2.288   hi_in_5_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.028   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.947ns logic, 2.446ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.490ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X24Y30.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.537ns (Levels of Logic = 5)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp489.IMUX.6
    SLICE_X26Y21.B3      net (fanout=14)       5.134   hi_in_4_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X24Y30.B4      net (fanout=16)       1.097   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X24Y30.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.537ns (2.740ns logic, 7.797ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y30.CLK     net (fanout=445)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.842ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.531ns (Levels of Logic = 5)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp489.IMUX.6
    SLICE_X26Y21.B3      net (fanout=14)       5.134   hi_in_4_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y27.D3      net (fanout=16)       1.067   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y27.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (2.764ns logic, 7.767ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y27.CLK     net (fanout=445)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.479ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X30Y23.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.886ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.458ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp489.IMUX.6
    SLICE_X26Y21.B3      net (fanout=14)       5.134   hi_in_4_IBUF
    SLICE_X26Y21.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y21.A3      net (fanout=2)        0.391   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y21.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A6      net (fanout=1)        1.175   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y30.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y23.B4      net (fanout=16)       1.028   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y23.CLK     Tas                   0.339   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.458ns (2.730ns logic, 7.728ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y23.CLK     net (fanout=445)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.356ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp489.IMUX.6
    SLICE_X26Y15.D5      net (fanout=14)       2.329   hi_in_4_IBUF
    SLICE_X26Y15.DMUX    Tilo                  0.191   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y15.SR      net (fanout=2)        0.142   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.833ns logic, 2.471ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.477ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.424ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp489.IMUX.6
    SLICE_X26Y15.D5      net (fanout=14)       2.329   hi_in_4_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.018   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.937ns logic, 2.487ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp489.IMUX.6
    SLICE_X26Y15.D5      net (fanout=14)       2.329   hi_in_4_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.028   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.947ns logic, 2.487ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.449ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.681ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.527ns (Levels of Logic = 2)
  Clock Path Delay:     1.353ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp489.IMUX.5
    SLICE_X26Y15.D1      net (fanout=1)        3.822   hi_in_3_IBUF
    SLICE_X26Y15.DMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y15.SR      net (fanout=2)        0.384   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y15.CLK     Tsrck                 0.438   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (2.321ns logic, 4.206ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (-4.479ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.701ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.507ns (Levels of Logic = 2)
  Clock Path Delay:     1.353ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp489.IMUX.5
    SLICE_X26Y15.D1      net (fanout=1)        3.822   hi_in_3_IBUF
    SLICE_X26Y15.DMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y15.SR      net (fanout=2)        0.384   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y15.CLK     Tsrck                 0.418   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.301ns logic, 4.206ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (-4.479ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.467ns (Levels of Logic = 2)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp489.IMUX.5
    SLICE_X26Y15.D1      net (fanout=1)        3.822   hi_in_3_IBUF
    SLICE_X26Y15.D       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.373   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tsrck                 0.461   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (2.272ns logic, 4.195ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.479ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.053ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp489.IMUX.5
    SLICE_X26Y15.D1      net (fanout=1)        1.826   hi_in_3_IBUF
    SLICE_X26Y15.DMUX    Tilo                  0.191   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y15.SR      net (fanout=2)        0.142   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.833ns logic, 1.968ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp489.IMUX.5
    SLICE_X26Y15.D1      net (fanout=1)        1.826   hi_in_3_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.018   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.937ns logic, 1.984ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.184ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.931ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp489.IMUX.5
    SLICE_X26Y15.D1      net (fanout=1)        1.826   hi_in_3_IBUF
    SLICE_X26Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.028   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (0.947ns logic, 1.984ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.242ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.888ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.319ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp489.IMUX.4
    SLICE_X29Y15.C1      net (fanout=2)        4.009   hi_in_2_IBUF
    SLICE_X29Y15.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y15.B3      net (fanout=1)        0.573   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (2.417ns logic, 4.902ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.479ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.783ns (Levels of Logic = 2)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp489.IMUX.4
    SLICE_X29Y15.C1      net (fanout=2)        4.009   hi_in_2_IBUF
    SLICE_X29Y15.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y15.AX      net (fanout=1)        0.873   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y15.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (1.901ns logic, 4.882ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.479ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.007ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.201ns (Levels of Logic = 2)
  Clock Path Delay:     1.353ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp489.IMUX.4
    SLICE_X26Y15.C1      net (fanout=2)        3.796   hi_in_2_IBUF
    SLICE_X26Y15.C       Tilo                  0.255   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.AX      net (fanout=1)        0.479   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (1.926ns logic, 4.275ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (-4.479ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.089ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp489.IMUX.4
    SLICE_X26Y15.C1      net (fanout=2)        1.876   hi_in_2_IBUF
    SLICE_X26Y15.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.960ns logic, 1.876ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.233ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.981ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp489.IMUX.4
    SLICE_X29Y15.C1      net (fanout=2)        2.003   hi_in_2_IBUF
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.978ns logic, 2.003ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.047ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp489.IMUX.4
    SLICE_X26Y15.C1      net (fanout=2)        1.876   hi_in_2_IBUF
    SLICE_X26Y15.C       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.AX      net (fanout=1)        0.204   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (0.967ns logic, 2.080ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.993ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.137ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.070ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp489.IMUX.3
    SLICE_X29Y15.C3      net (fanout=2)        4.760   hi_in_1_IBUF
    SLICE_X29Y15.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y15.B3      net (fanout=1)        0.573   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.070ns (2.417ns logic, 5.653ns route)
                                                       (30.0% logic, 70.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.479ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.673ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.534ns (Levels of Logic = 2)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp489.IMUX.3
    SLICE_X29Y15.C3      net (fanout=2)        4.760   hi_in_1_IBUF
    SLICE_X29Y15.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y15.AX      net (fanout=1)        0.873   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y15.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (1.901ns logic, 5.633ns route)
                                                       (25.2% logic, 74.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.479ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.867ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.341ns (Levels of Logic = 2)
  Clock Path Delay:     1.353ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp489.IMUX.3
    SLICE_X26Y15.C4      net (fanout=2)        4.936   hi_in_1_IBUF
    SLICE_X26Y15.C       Tilo                  0.255   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.AX      net (fanout=1)        0.479   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (1.926ns logic, 5.415ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (-4.479ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y15.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.770ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.518ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp489.IMUX.3
    SLICE_X29Y15.C3      net (fanout=2)        2.540   hi_in_1_IBUF
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (0.978ns logic, 2.540ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.855ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.602ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp489.IMUX.3
    SLICE_X26Y15.C4      net (fanout=2)        2.642   hi_in_1_IBUF
    SLICE_X26Y15.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (0.960ns logic, 2.642ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.685ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.065ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.813ns (Levels of Logic = 2)
  Clock Path Delay:     1.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp489.IMUX.3
    SLICE_X26Y15.C4      net (fanout=2)        2.642   hi_in_1_IBUF
    SLICE_X26Y15.C       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.AX      net (fanout=1)        0.204   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.967ns logic, 2.846ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (-1.685ns logic, 2.858ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp490.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp491.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=445)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp490.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp491.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=445)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_11 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/hi_datain_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       hi_inout_11_IOBUF/IBUF
                                                       ProtoComp490.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   N72
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[11].idcomp
                                                       okHI/g1[11].idcomp
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   okHI/hi_datain<11>
                                                       ProtoComp491.D2OFFBYP_SRC.11
                                                       okHI/hi_datain_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X7Y0.CLK0     net (fanout=445)      1.984   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.479ns logic, 6.386ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp490.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp491.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=445)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.685ns logic, 3.114ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp490.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp491.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=445)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.685ns logic, 3.095ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp490.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp491.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=445)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.685ns logic, 3.093ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.145ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.485ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Delay:     1.587ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y16.CLK     net (fanout=445)      1.726   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (-5.204ns logic, 6.791ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y16.CQ      Tcko                  0.476   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.085   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (3.198ns logic, 5.085ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.248ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.496ns (Levels of Logic = 1)
  Clock Path Delay:     1.611ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=445)      1.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (-5.204ns logic, 6.815ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.344   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (3.152ns logic, 4.344ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.735ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.011ns (Levels of Logic = 1)
  Clock Path Delay:     1.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=445)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (-5.204ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.CQ      Tcko                  0.525   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        4.764   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.011ns (3.247ns logic, 4.764ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.490ns (Levels of Logic = 1)
  Clock Path Delay:     1.611ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=445)      1.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (-5.204ns logic, 6.815ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       4.338   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (3.152ns logic, 4.338ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.799ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.947ns (Levels of Logic = 1)
  Clock Path Delay:     1.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y18.CLK     net (fanout=445)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (-5.204ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        4.707   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (3.240ns logic, 4.707ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.248ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.496ns (Levels of Logic = 1)
  Clock Path Delay:     1.611ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=445)      1.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (-5.204ns logic, 6.815ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.344   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (3.152ns logic, 4.344ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.212ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Clock Path Delay:     1.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y15.CLK     net (fanout=445)      0.709   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (-1.568ns logic, 2.671ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y15.CQ      Tcko                  0.200   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        1.788   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.596ns logic, 1.788ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.931ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Delay:     1.100ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=445)      0.706   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (-1.568ns logic, 2.668ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.512   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.594ns logic, 1.512ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.339ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Clock Path Delay:     1.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X39Y16.CLK     net (fanout=445)      0.681   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (-1.568ns logic, 2.643ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.CMUX    Tshcko                0.244   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        1.899   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.640ns logic, 1.899ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.931ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Delay:     1.100ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=445)      0.706   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (-1.568ns logic, 2.668ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.512   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.594ns logic, 1.512ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.362ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 1)
  Clock Path Delay:     1.100ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=445)      0.706   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (-1.568ns logic, 2.668ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    Y13.T                net (fanout=16)       1.943   okHI/hi_drive
    Y13.PAD              Tiotp                 1.396   hi_inout<2>
                                                       hi_inout_2_IOBUF/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.594ns logic, 1.943ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.026ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_2 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Delay:     1.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp489.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y15.CLK     net (fanout=445)      0.709   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (-1.568ns logic, 2.671ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_2 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y15.CMUX    Tshcko                0.238   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_2
    Y13.O                net (fanout=1)        1.564   okHI/hi_dataout_reg<2>
    Y13.PAD              Tioop                 1.396   hi_inout<2>
                                                       hi_inout_2_IOBUF/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.634ns logic, 1.564ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     12.911ns|            0|            0|            3|        26893|
| TS_okHI_dcm_clk0              |     20.830ns|     12.911ns|          N/A|            0|            0|        26893|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.351ns|            0|            0|            0|       225320|
| TS_pll_clk2x                  |      5.000ns|      3.621ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.351ns|          N/A|            0|            0|       225255|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.993(R)|      SLOW  |   -2.070(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.242(R)|      SLOW  |   -1.389(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.449(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.490(R)|      SLOW  |   -1.856(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.163(R)|      SLOW  |   -1.815(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.798(R)|      SLOW  |   -2.040(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.163(R)|      SLOW  |   -1.713(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         8.555(R)|      SLOW  |         3.931(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         8.721(R)|      SLOW  |         3.931(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         8.594(R)|      SLOW  |         4.026(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.231(R)|      SLOW  |         4.403(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.231(R)|      SLOW  |         4.203(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         8.958(R)|      SLOW  |         4.226(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.145(R)|      SLOW  |         4.772(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         9.831(R)|      SLOW  |         4.772(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         8.829(R)|      SLOW  |         4.323(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         9.895(R)|      SLOW  |         4.786(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         9.704(R)|      SLOW  |         4.786(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.105(R)|      SLOW  |         4.329(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         8.869(R)|      SLOW  |         4.356(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         9.116(R)|      SLOW  |         4.505(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         8.987(R)|      SLOW  |         4.440(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         9.675(R)|      SLOW  |         4.702(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.564(R)|      SLOW  |         4.742(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   12.911|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.450; Ideal Clock Offset To Actual Clock 2.523; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.163(R)|      SLOW  |   -1.713(R)|      FAST  |    4.167|    9.213|       -2.523|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.163|         -  |      -1.713|         -  |    4.167|    9.213|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.758; Ideal Clock Offset To Actual Clock 3.004; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.798(R)|      SLOW  |   -2.040(R)|      FAST  |    3.532|    9.540|       -3.004|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.798|         -  |      -2.040|         -  |    3.532|    9.540|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.348; Ideal Clock Offset To Actual Clock 2.574; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.163(R)|      SLOW  |   -1.815(R)|      FAST  |    4.167|    9.315|       -2.574|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.163|         -  |      -1.815|         -  |    4.167|    9.315|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.634; Ideal Clock Offset To Actual Clock 2.758; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.490(R)|      SLOW  |   -1.856(R)|      FAST  |    3.840|    9.356|       -2.758|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.490|         -  |      -1.856|         -  |    3.840|    9.356|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.096; Ideal Clock Offset To Actual Clock -0.314; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.449(R)|      SLOW  |   -1.353(R)|      FAST  |    8.681|    8.053|        0.314|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.449|         -  |      -1.353|         -  |    8.681|    8.053|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.853; Ideal Clock Offset To Actual Clock 0.101; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.242(R)|      SLOW  |   -1.389(R)|      FAST  |    7.888|    8.089|       -0.101|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.242|         -  |      -1.389|         -  |    7.888|    8.089|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.923; Ideal Clock Offset To Actual Clock 0.817; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.993(R)|      SLOW  |   -2.070(R)|      FAST  |    7.137|    8.770|       -0.817|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.993|         -  |      -2.070|         -  |    7.137|    8.770|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<7>       |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<10>      |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<11>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<12>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.471|         -  |    4.110|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.564|      SLOW  |        4.742|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.590 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        8.555|      SLOW  |        3.931|      FAST  |         0.000|
hi_inout<1>                                    |        8.721|      SLOW  |        3.931|      FAST  |         0.166|
hi_inout<2>                                    |        8.594|      SLOW  |        4.026|      FAST  |         0.039|
hi_inout<3>                                    |        9.231|      SLOW  |        4.403|      FAST  |         0.676|
hi_inout<4>                                    |        9.231|      SLOW  |        4.203|      FAST  |         0.676|
hi_inout<5>                                    |        8.958|      SLOW  |        4.226|      FAST  |         0.403|
hi_inout<6>                                    |       10.145|      SLOW  |        4.772|      FAST  |         1.590|
hi_inout<7>                                    |        9.831|      SLOW  |        4.772|      FAST  |         1.276|
hi_inout<8>                                    |        8.829|      SLOW  |        4.323|      FAST  |         0.274|
hi_inout<9>                                    |        9.895|      SLOW  |        4.786|      FAST  |         1.340|
hi_inout<10>                                   |        9.704|      SLOW  |        4.786|      FAST  |         1.149|
hi_inout<11>                                   |        9.105|      SLOW  |        4.329|      FAST  |         0.550|
hi_inout<12>                                   |        8.869|      SLOW  |        4.356|      FAST  |         0.314|
hi_inout<13>                                   |        9.116|      SLOW  |        4.505|      FAST  |         0.561|
hi_inout<14>                                   |        8.987|      SLOW  |        4.440|      FAST  |         0.432|
hi_inout<15>                                   |        9.675|      SLOW  |        4.702|      FAST  |         1.120|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253275 paths, 0 nets, and 9859 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.798ns
   Minimum output required time after clock:  10.145ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 24 17:29:44 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 328 MB



