<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='95' type='331'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='93'>// Vector bit select: similar to ISD::VSELECT but not all bits within an
  // element must be identical.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1149' c='_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9452' u='r' c='_ZL15tryCombineToBSLPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
