library ieee;
use ieee.std_logic_1164.all;

entity part5 is
	port (clk, r, s : in std_logic;
			q : out std_logic);
end;

architecture Behavior of part5 is
end;