// Generated register defines for tagger_reg

// Copyright information found in source file:
// Copyright 2018-2021 ETH Zurich and University of Bologna.

// Licensing information found in source file:
// 
// SPDX-License-Identifier: SHL-0.51

#ifndef _TAGGER_REG_REG_DEFS_
#define _TAGGER_REG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define TAGGER_REG_PARAM_REG_WIDTH 32

// Partition configuration commit register (common parameters)
#define TAGGER_REG_PAT_COMMIT_COMMIT_FIELD_WIDTH 1
#define TAGGER_REG_PAT_COMMIT_COMMIT_FIELDS_PER_REG 32
#define TAGGER_REG_PAT_COMMIT_MULTIREG_COUNT 1

// Partition configuration commit register
#define TAGGER_REG_PAT_COMMIT_REG_OFFSET 0x0
#define TAGGER_REG_PAT_COMMIT_COMMIT_0_BIT 0

// Partition address (common parameters)
#define TAGGER_REG_PAT_ADDR_PAT_ADDR_FIELD_WIDTH 32
#define TAGGER_REG_PAT_ADDR_PAT_ADDR_FIELDS_PER_REG 1
#define TAGGER_REG_PAT_ADDR_MULTIREG_COUNT 16

// Partition address
#define TAGGER_REG_PAT_ADDR_0_REG_OFFSET 0x4

// Partition address
#define TAGGER_REG_PAT_ADDR_1_REG_OFFSET 0x8

// Partition address
#define TAGGER_REG_PAT_ADDR_2_REG_OFFSET 0xc

// Partition address
#define TAGGER_REG_PAT_ADDR_3_REG_OFFSET 0x10

// Partition address
#define TAGGER_REG_PAT_ADDR_4_REG_OFFSET 0x14

// Partition address
#define TAGGER_REG_PAT_ADDR_5_REG_OFFSET 0x18

// Partition address
#define TAGGER_REG_PAT_ADDR_6_REG_OFFSET 0x1c

// Partition address
#define TAGGER_REG_PAT_ADDR_7_REG_OFFSET 0x20

// Partition address
#define TAGGER_REG_PAT_ADDR_8_REG_OFFSET 0x24

// Partition address
#define TAGGER_REG_PAT_ADDR_9_REG_OFFSET 0x28

// Partition address
#define TAGGER_REG_PAT_ADDR_10_REG_OFFSET 0x2c

// Partition address
#define TAGGER_REG_PAT_ADDR_11_REG_OFFSET 0x30

// Partition address
#define TAGGER_REG_PAT_ADDR_12_REG_OFFSET 0x34

// Partition address
#define TAGGER_REG_PAT_ADDR_13_REG_OFFSET 0x38

// Partition address
#define TAGGER_REG_PAT_ADDR_14_REG_OFFSET 0x3c

// Partition address
#define TAGGER_REG_PAT_ADDR_15_REG_OFFSET 0x40

// Partition ID (common parameters)
#define TAGGER_REG_PATID_PATID_FIELD_WIDTH 32
#define TAGGER_REG_PATID_PATID_FIELDS_PER_REG 1
#define TAGGER_REG_PATID_MULTIREG_COUNT 3

// Partition ID
#define TAGGER_REG_PATID_0_REG_OFFSET 0x44

// Partition ID
#define TAGGER_REG_PATID_1_REG_OFFSET 0x48

// Partition ID
#define TAGGER_REG_PATID_2_REG_OFFSET 0x4c

// Address encoding mode switch register (common parameters)
#define TAGGER_REG_ADDR_CONF_ADDR_CONF_FIELD_WIDTH 32
#define TAGGER_REG_ADDR_CONF_ADDR_CONF_FIELDS_PER_REG 1
#define TAGGER_REG_ADDR_CONF_MULTIREG_COUNT 1

// Address encoding mode switch register
#define TAGGER_REG_ADDR_CONF_REG_OFFSET 0x50

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _TAGGER_REG_REG_DEFS_
// End generated register defines for tagger_reg