# ğŸš€ SoC RISC-V: An ASIC Implementation of the FEMTORV32
#### ğŸ› ï¸ Designed by Felipe Ferreira Nascimento, SÃ£o Paulo, Brazil.

---
## ğŸŒ Overview
The RISC-V architecture, under a Berkeley Software Distribution (BSD) license, is revered globally in academia and the industry. This project aims at a full physical implementation of an SoC using the FemtoRV32 project, offering a microarchitecture ready for future ASIC projects.

ğŸ”— [FemtoRV32 Project](https://github.com/BrunoLevy/learn-fpga/tree/master/FemtoRV)
- ğŸ“„ Copyright (c) 2020-2021, Bruno Levy
- ğŸ“œ All rights reserved.

---
## ğŸ›  Requirements
To simulate the SoC, the following tools are needed:
- [Iverilog](http://iverilog.icarus.com)
- RISC-V GCC configured for Femtorv32 or picoRV32 processor design.

ğŸ’¡ **Tip:** Acquire the correct GCC cross-compiler by installing the picoRV32 source from [GitHub](https://github.com/cliffordwolf/picorv32).

---
## ğŸŒŸ ITA-CORES Initiative
Acknowledging the global advancements in RISC-V and Open Source, ITA introduced the "ITA CORES" initiative focusing on designing and manufacturing digital processors based on the RISC-V ISA.
![ITA.CORES](docs/ITA_CORES_LOGO_OF.png)

---
## ğŸ§  SoC RISC-V Implementation
This project aimed to implement and physically validate the Quark core, ideal due to its compact microarchitecture for low-cost implementations.
![SoC-RISC-V](docs/block_diagram.png)

### ğŸ›  Methodologies and Tools
We explored essential methodologies and tools necessary for a complex digital flow, targeting the efficient implementation and validation of the core.
![Development Phases](docs/steps.png)
![Tap-out](docs/tapout.png)

---
## ğŸ“š Framework Details
In digital chip development, optimizations often lead to modifications in the original design, which, although intended for improvements, can introduce errors or inconsistencies.

### ğŸ›  Developed Framework
This project developed a framework to verify the conformity of the Quark core with the ISA RISC-V specifications.
![Framework](docs/diagrama_fluxo_test.png)
![Purpose of the Framework](docs/fluxo_automatizado.png)

#### ğŸŒ€ Functioning and steps of the framework
The framework operates through several stages, managing test files, setting up test environments, compiling with the RISC-V toolchain, organizing compiled files, preparing instructions for simulation, automated test execution and validation, and finally, executing tests on a physical device.

1. **Stage 1: Test File Management**
   - System identifies and manages the test files, which are stored in five main repositories, supporting test files written in both C language and RISC-V assembly.

2. **Stage 2: Test Environment Setup**
   - Application prepares the automated testing environment through a series of specialized scripts.

3. **Stage 3: Compilation with the RISC-V Toolchain**
   - The application uses the RISC-V toolchain to convert the test files into executable machine code.

4. **Stage 4: Organization of Compiled Files**
   - The files and their dependencies are organized in specific directories for each test.

5. **Stage 5: Preparation of Instructions for Simulation**
   - The resulting .elf files are converted into instructions in hexadecimal format suitable for digital simulators used in the project.

6. **Stage 6: Automated Test Execution and Validation**
   - This stage involves the execution and automated validation of each test, providing visual feedback on the test status.

7. **Stage 7: Execution of Tests on Physical Device**
   - This stage involves setting up and executing the tests on hardware, such as an FPGA or physical chip.

---
### ğŸ’Œ Feedback & Contributions
Your feedback and contributions are highly welcomed and appreciated! Feel free to improve any part of this project and submit your ideas and enhancements.
