{
  "id": "gl_packet-beta_00414",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/apb_monitor.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph APB_Signals[\"APB Signals\"]\n        PSEL[\"psel\"]\n        PENABLE[\"penable\"]\n        PWRITE[\"pwrite\"]\n        PADDR[\"paddr\"]\n        PWDATA[\"pwdata\"]\n        PRDATA[\"prdata\"]\n        PREADY[\"pready\"]\n        PSLVERR[\"pslverr\"]\n    end\n\n    subgraph apb_monitor[\"apb_monitor\"]\n        subgraph Capture[\"Signal Capture\"]\n            CAP[\"Sample @ posedge\\nwhen psel & penable\"]\n        end\n\n        subgraph Trans[\"Transaction Tracking\"]\n            TRACK[\"Start: psel & !penable\\nEnd: pready | pslverr\"]\n        end\n\n        subgraph Reporter[\"Reporter\"]\n            PKT[\"Generate packets\\n(cmd/data/perf)\"]\n        end\n    end\n\n    subgraph Output[\"Monitor Bus Output\"]\n        MONBUS[\"mon_*\\n(64-bit packets)\"]\n    end\n\n    PSEL --> Capture\n    PENABLE --> Capture\n    PWRITE --> Capture\n    PADDR --> Capture\n    PWDATA --> Capture\n    PRDATA --> Capture\n    PREADY --> Capture\n    PSLVERR --> Capture\n    Capture --> Trans\n    Trans --> Reporter\n    Reporter --> MONBUS\n",
  "content_size": 1071,
  "collected_at": "2026-02-06T14:09:14.374269",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}